# do run.do
# vsim -voptargs="+acc" -L design -coverage tb_top.tb_top -logfile run.log "+UVM_TESTNAME=AXI_Burst_Read_after_Write_Test" 
# Start time: 11:51:20 on Aug 17,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Note: (vopt-143) Recognized 1 FSM in module "sdram_controller(fast)".
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Note: (vopt-143) Recognized 2 FSMs in module "AXIL_Slave_FSM(fast)".
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Note: (vopt-143) Recognized 1 FSM in module "fifo_sdram_cntrl(fast)".
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# ** Warning: (vopt-2060) Recursion level specified without specifying explicit design unit or instance name.: (+cover=sbceft1).
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.AXI_Interface(fast)
# Loading work.SDRAM_Interface(fast)
# Loading design.AXI2SDRAM(fast)
# Loading design.AXIL_Slave_FSM(fast)
# Loading design.FIFO(fast)
# Loading design.async_fifo(fast)
# Loading design.async_fifo_1(fast)
# Loading design.fifo_sdram_cntrl(fast)
# Loading design.sdram_controller(fast)
# Loading design.mt48lc16m16a2(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.AXI_Interface(fast)
# Loading work.SDRAM_Interface(fast)
# ** Warning: (vsim-3839) Variable '/tb_top/CKE', driven via a port connection, is multiply driven. See ../DV/TB/tb_top.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: ../DV/TB/tb_top.sv Line: 28
# ** Warning: (vsim-3839) Variable '/tb_top/CKE', driven via a port connection, is multiply driven. See ../DV/TB/tb_top.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: ../DV/TB/tb_top.sv Line: 25
# ** Warning: (vsim-3839) Variable '/tb_top/CLK', driven via a port connection, is multiply driven. See ../DV/TB/tb_top.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: ../DV/TB/tb_top.sv Line: 24
# ** Warning: (vsim-3839) Variable '/tb_top/CLK', driven via a port connection, is multiply driven. See ../DV/TB/tb_top.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: ../DV/TB/tb_top.sv Line: 18
# Loading /home/vlsi/Chandrakant/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0.0 ns: reporter [RNTST] Running test AXI_Burst_Read_after_Write_Test...
# UVM_INFO ../DV/TB/AXI_SDRAM_Test.sv(155) @ 0.0 ns: uvm_test_top [uvm_test_top] -------------------------AXI_SDRAM_Test_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Base_Sequence.sv(10) @ 0.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [AXI_Burst_Read_after_Write_Sequence] -------------------------AXI_base_Sequence_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(192) @ 0.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [AXI_Burst_Read_after_Write_Sequence] -------------------------AXI_Sequence_build-------------------------------
# UVM_INFO ../DV/TB/AXI2SDRAM_Environment.sv(16) @ 0.0 ns: uvm_test_top.env [uvm_test_top.env] -------------------------AXI2SDRAM_Environment_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Agent.sv(15) @ 0.0 ns: uvm_test_top.env.axi_agt [uvm_test_top.env.axi_agt] -------------------------AXI_Agent_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(15) @ 0.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(19) @ 0.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_build-------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Coverage.sv(66) @ 0.0 ns: uvm_test_top.env.axi_sd_cvg [uvm_test_top.env.axi_sd_cvg] -----------------COVERAGE Bulid Phase---------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(45) @ 0.0 ns: uvm_test_top.env.axi_sd_scb [uvm_test_top.env.axi_sd_scb] -----------------SCOREBOARD Bulid Phase---------------------
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Agent.sv(15) @ 0.0 ns: uvm_test_top.env.sdram_agt [uvm_test_top.env.sdram_agt] -------------------------SDRAM_Agent_build-------------------------------
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(21) @ 0.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_build-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Agent.sv(23) @ 0.0 ns: uvm_test_top.env.axi_agt [uvm_test_top.env.axi_agt] -------------------------AXI_Agent_connect-------------------------------
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Agent.sv(23) @ 0.0 ns: uvm_test_top.env.sdram_agt [uvm_test_top.env.sdram_agt] -------------------------SDRAM_Agent_connect-------------------------------
# UVM_WARNING @ 0.0 ns: uvm_test_top [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior.
# UVM_INFO @ 0.0 ns: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------
# Name                         Type                             Size  Value
# -------------------------------------------------------------------------
# uvm_test_top                 AXI_Burst_Read_after_Write_Test  -     @478 
#   env                        AXI2SDRAM_Environment            -     @485 
#     axi_agt                  AXI_Agent                        -     @496 
#       axi_drv                AXI_Driver                       -     @666 
#         rsp_port             uvm_analysis_port                -     @681 
#         seq_item_port        uvm_seq_item_pull_port           -     @673 
#       axi_mon                AXI_Monitor                      -     @689 
#         item_collected_port  uvm_analysis_port                -     @696 
#       axi_seq                AXI_Sequencer                    -     @557 
#         rsp_export           uvm_analysis_export              -     @564 
#         seq_item_export      uvm_seq_item_pull_imp            -     @658 
#         arbitration_queue    array                            0     -    
#         lock_queue           array                            0     -    
#         num_last_reqs        integral                         32    'd1  
#         num_last_rsps        integral                         32    'd1  
#     axi_sd_cvg               AXI_SDRAM_Coverage               -     @533 
#       analysis_imp_c         uvm_analysis_imp_port_c          -     @540 
#       analysis_imp_d         uvm_analysis_imp_port_d          -     @548 
#     axi_sd_scb               AXI_SDRAM_Scoreboard             -     @510 
#       analysis_imp_a         uvm_analysis_imp_port_a          -     @517 
#       analysis_imp_b         uvm_analysis_imp_port_b          -     @525 
#     sdram_agt                SDRAM_Agent                      -     @503 
#       sdm_mon                SDRAM_Monitor                    -     @716 
#         item_collected_port  uvm_analysis_port                -     @723 
# -------------------------------------------------------------------------
# 
# UVM_INFO ../DV/TB/AXI_SDRAM_Test.sv(167) @ 0.0 ns: uvm_test_top [uvm_test_top] -------------------------AXI_SDRAM_Test_run_phase-------------------------------
# ** Error: $hold( posedge Clk:3 ns, Dqm:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3 ns, Ba:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1121
# ** Error: $hold( posedge Clk:3 ns, Addr:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3 ns, Cke:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1115
# ** Error: $hold( posedge Clk:3 ns, Cs_n:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1116
# ** Error: $hold( posedge Clk:3 ns, Ras_n:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:3 ns, Cas_n:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:3 ns, We_n:3 ns, 800 ps );
#    Time: 3 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( posedge Clk:3 ns, :9 ns, 7 ns );
#    Time: 9 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:6 ns, :12 ns, 7 ns );
#    Time: 12 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:9 ns, :15 ns, 7 ns );
#    Time: 15 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 15.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 15.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @739                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150aa                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005511                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    15.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:12 ns, :18 ns, 7 ns );
#    Time: 18 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:15 ns, :21 ns, 7 ns );
#    Time: 21 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:18 ns, :24 ns, 7 ns );
#    Time: 24 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 27.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:21 ns, :27 ns, 7 ns );
#    Time: 27 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:24 ns, :30 ns, 7 ns );
#    Time: 30 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 31.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 31.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @768                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150ac                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005514                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    31.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:27 ns, :33 ns, 7 ns );
#    Time: 33 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 35.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 35.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150aa  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005511
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 35.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 35.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150aa  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005511
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( negedge Clk:30 ns, :36 ns, 7 ns );
#    Time: 36 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:33 ns, :39 ns, 7 ns );
#    Time: 39 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:36 ns, :42 ns, 7 ns );
#    Time: 42 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 43.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:39 ns, :45 ns, 7 ns );
#    Time: 45 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 47.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 47.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @772                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150ae                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005517                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    47.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:42 ns, :48 ns, 7 ns );
#    Time: 48 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 51.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 51.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ac  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005514
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 51.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 51.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ac  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005514
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:45 ns, :51 ns, 7 ns );
#    Time: 51 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:48 ns, :54 ns, 7 ns );
#    Time: 54 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:51 ns, :57 ns, 7 ns );
#    Time: 57 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 59.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:54 ns, :60 ns, 7 ns );
#    Time: 60 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:57 ns, :63 ns, 7 ns );
#    Time: 63 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 63.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 63.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @776                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150b0                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa00551a                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    63.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:60 ns, :66 ns, 7 ns );
#    Time: 66 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 67.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 67.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ae  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005517
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 67.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 67.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ae  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005517
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:63 ns, :69 ns, 7 ns );
#    Time: 69 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:66 ns, :72 ns, 7 ns );
#    Time: 72 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 75.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:69 ns, :75 ns, 7 ns );
#    Time: 75 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:72 ns, :78 ns, 7 ns );
#    Time: 78 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 79.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 79.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @780                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150b2                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa00551d                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    79.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:75 ns, :81 ns, 7 ns );
#    Time: 81 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 83.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 83.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b0  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00551a
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 83.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 83.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b0  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00551a
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( negedge Clk:78 ns, :84 ns, 7 ns );
#    Time: 84 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:81 ns, :87 ns, 7 ns );
#    Time: 87 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:84 ns, :90 ns, 7 ns );
#    Time: 90 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 91.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:87 ns, :93 ns, 7 ns );
#    Time: 93 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 95.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 95.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @784                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150b4                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005520                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    95.0 ns                                 
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:90 ns, :96 ns, 7 ns );
#    Time: 96 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 99.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 99.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b2  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00551d
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 99.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 99.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b2  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00551d
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:93 ns, :99 ns, 7 ns );
#    Time: 99 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:96 ns, :102 ns, 7 ns );
#    Time: 102 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:99 ns, :105 ns, 7 ns );
#    Time: 105 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:105 ns, Addr:105 ns, 800 ps );
#    Time: 105 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:105 ns, Ras_n:105 ns, 800 ps );
#    Time: 105 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:105 ns, We_n:105 ns, 800 ps );
#    Time: 105 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:102 ns, :108 ns, 7 ns );
#    Time: 108 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:105 ns, :111 ns, 7 ns );
#    Time: 111 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 111.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 111.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @788                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150b6                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005523                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    111.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:111 ns, Addr:111 ns, 800 ps );
#    Time: 111 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:111 ns, Ras_n:111 ns, 800 ps );
#    Time: 111 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:111 ns, We_n:111 ns, 800 ps );
#    Time: 111 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:108 ns, :114 ns, 7 ns );
#    Time: 114 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b4  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005520
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b4  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005520
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:111 ns, :117 ns, 7 ns );
#    Time: 117 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:117 ns, Ras_n:117 ns, 800 ps );
#    Time: 117 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:117 ns, Cas_n:117 ns, 800 ps );
#    Time: 117 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:114 ns, :120 ns, 7 ns );
#    Time: 120 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# tb_top.SIM_Model : at time     123.0 ns ERROR: tRP violation during Auto Refresh
# ** Error: $period( posedge Clk:117 ns, :123 ns, 7 ns );
#    Time: 123 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:123 ns, Ras_n:123 ns, 800 ps );
#    Time: 123 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:123 ns, Cas_n:123 ns, 800 ps );
#    Time: 123 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:120 ns, :126 ns, 7 ns );
#    Time: 126 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 127.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 127.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @792                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150b8                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005526                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    127.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:123 ns, :129 ns, 7 ns );
#    Time: 129 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b6  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005523
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b6  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005523
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( negedge Clk:126 ns, :132 ns, 7 ns );
#    Time: 132 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:129 ns, :135 ns, 7 ns );
#    Time: 135 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:132 ns, :138 ns, 7 ns );
#    Time: 138 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:135 ns, :141 ns, 7 ns );
#    Time: 141 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 143.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 143.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @796                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150ba                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa005529                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    143.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:138 ns, :144 ns, 7 ns );
#    Time: 144 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b8  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005526
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150b8  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005526
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:141 ns, :147 ns, 7 ns );
#    Time: 147 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:144 ns, :150 ns, 7 ns );
#    Time: 150 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:147 ns, :153 ns, 7 ns );
#    Time: 153 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:150 ns, :156 ns, 7 ns );
#    Time: 156 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:153 ns, :159 ns, 7 ns );
#    Time: 159 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 159.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 159.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @800                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h0                                     
#   ARVALID                      integral    1     'h0                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h1150bc                                
#   AWVALID                      integral    1     'h1                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h0                                     
#   WDATA                        integral    32    'haa00552c                              
#   WSTRB                        integral    4     'hf                                     
#   WVALID                       integral    1     'h1                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    159.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:156 ns, :162 ns, 7 ns );
#    Time: 162 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ba  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005529
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150ba  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa005529
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( posedge Clk:159 ns, :165 ns, 7 ns );
#    Time: 165 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:162 ns, :168 ns, 7 ns );
#    Time: 168 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:165 ns, :171 ns, 7 ns );
#    Time: 171 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:171 ns, Ras_n:171 ns, 800 ps );
#    Time: 171 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:171 ns, Cas_n:171 ns, 800 ps );
#    Time: 171 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:168 ns, :174 ns, 7 ns );
#    Time: 174 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 175.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 175.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @804                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150aa                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    175.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# tb_top.SIM_Model : at time     177.0 ns ERROR: tRFC violation during Auto Refresh
# ** Error: $period( posedge Clk:171 ns, :177 ns, 7 ns );
#    Time: 177 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:177 ns, Ras_n:177 ns, 800 ps );
#    Time: 177 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:177 ns, Cas_n:177 ns, 800 ps );
#    Time: 177 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150bc  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00552c
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  -----------------------------------------------
# Name               Type        Size  Value     
# -----------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705      
#   ARESETn          integral    1     'h0       
#   ARADDR           integral    32    'h0       
#   ARVALID          integral    1     'h0       
#   ARREADY          integral    1     'h0       
#   AWADDR           integral    32    'h1150bc  
#   AWVALID          integral    1     'h1       
#   AWREADY          integral    1     'h0       
#   RDATA            integral    32    'h0       
#   RRESP            integral    2     'h0       
#   RVALID           integral    1     'h0       
#   RREADY           integral    1     'h0       
#   WDATA            integral    32    'haa00552c
#   WSTRB            integral    4     'h0       
#   WVALID           integral    1     'h1       
#   WREADY           integral    1     'h0       
#   BRESP            integral    2     'h0       
#   BVALID           integral    1     'h0       
#   BREADY           integral    1     'h1       
# -----------------------------------------------
# 
# ** Error: $period( negedge Clk:174 ns, :180 ns, 7 ns );
#    Time: 180 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:177 ns, :183 ns, 7 ns );
#    Time: 183 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:180 ns, :186 ns, 7 ns );
#    Time: 186 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:183 ns, :189 ns, 7 ns );
#    Time: 189 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 191.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 191.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @808                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ac                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    191.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:186 ns, :192 ns, 7 ns );
#    Time: 192 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:189 ns, :195 ns, 7 ns );
#    Time: 195 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:192 ns, :198 ns, 7 ns );
#    Time: 198 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:195 ns, :201 ns, 7 ns );
#    Time: 201 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:198 ns, :204 ns, 7 ns );
#    Time: 204 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:201 ns, :207 ns, 7 ns );
#    Time: 207 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 207.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 207.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @812                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ae                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    207.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:204 ns, :210 ns, 7 ns );
#    Time: 210 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:207 ns, :213 ns, 7 ns );
#    Time: 213 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:210 ns, :216 ns, 7 ns );
#    Time: 216 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:213 ns, :219 ns, 7 ns );
#    Time: 219 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:216 ns, :222 ns, 7 ns );
#    Time: 222 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 223.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 223.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @816                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150b0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    223.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:219 ns, :225 ns, 7 ns );
#    Time: 225 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:225 ns, Addr:225 ns, 800 ps );
#    Time: 225 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:225 ns, Ras_n:225 ns, 800 ps );
#    Time: 225 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:225 ns, Cas_n:225 ns, 800 ps );
#    Time: 225 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:225 ns, We_n:225 ns, 800 ps );
#    Time: 225 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:222 ns, :228 ns, 7 ns );
#    Time: 228 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# tb_top.SIM_Model : at time     231.0 ns ERROR: tRFC violation during Load Mode Register
# ** Error: $period( posedge Clk:225 ns, :231 ns, 7 ns );
#    Time: 231 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:231 ns, Addr:231 ns, 800 ps );
#    Time: 231 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:231 ns, Ras_n:231 ns, 800 ps );
#    Time: 231 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:231 ns, Cas_n:231 ns, 800 ps );
#    Time: 231 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:231 ns, We_n:231 ns, 800 ps );
#    Time: 231 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:228 ns, :234 ns, 7 ns );
#    Time: 234 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:231 ns, :237 ns, 7 ns );
#    Time: 237 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 239.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 239.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @820                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150b2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    239.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:234 ns, :240 ns, 7 ns );
#    Time: 240 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:237 ns, :243 ns, 7 ns );
#    Time: 243 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:240 ns, :246 ns, 7 ns );
#    Time: 246 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 249.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# --------------------------------------------
# Name               Type          Size  Value
# --------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731 
#   RAS              integral      1     'h1  
#   CAS              integral      1     'h1  
#   CS               integral      1     'h0  
#   WE               integral      1     'h1  
#   A                integral      13    'h0  
#   BA               integral      2     'h0  
#   DQ               integral      16    'h0  
#   DQM              integral      2     'h3  
#   ROW_Addr         integral      26    'h400
#   COL_Addr         integral      18    'h0  
#   Bank_Addr        integral      2     'h0  
#   DQ_Data_H_L      integral      32    'h0  
# --------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 249.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 249.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  --------------------------------------------
# Name               Type          Size  Value
# --------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731 
#   RAS              integral      1     'h1  
#   CAS              integral      1     'h1  
#   CS               integral      1     'h0  
#   WE               integral      1     'h1  
#   A                integral      13    'h0  
#   BA               integral      2     'h0  
#   DQ               integral      16    'h0  
#   DQM              integral      2     'h3  
#   ROW_Addr         integral      26    'h400
#   COL_Addr         integral      18    'h0  
#   Bank_Addr        integral      2     'h0  
#   DQ_Data_H_L      integral      32    'h0  
# --------------------------------------------
# 
# CHANDRAKANT
# SD_RD_ADDR=80000
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ** Error: $period( posedge Clk:243 ns, :249 ns, 7 ns );
#    Time: 249 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:246 ns, :252 ns, 7 ns );
#    Time: 252 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:249 ns, :255 ns, 7 ns );
#    Time: 255 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 255.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 255.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @824                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150b4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    255.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:252 ns, :258 ns, 7 ns );
#    Time: 258 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:255 ns, :261 ns, 7 ns );
#    Time: 261 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:258 ns, :264 ns, 7 ns );
#    Time: 264 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:261 ns, :267 ns, 7 ns );
#    Time: 267 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:267 ns, Dqm:267 ns, 800 ps );
#    Time: 267 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:267 ns, Addr:267 ns, 800 ps );
#    Time: 267 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:267 ns, Ras_n:267 ns, 800 ps );
#    Time: 267 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:264 ns, :270 ns, 7 ns );
#    Time: 270 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 271.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 271.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @828                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150b6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    271.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:267 ns, :273 ns, 7 ns );
#    Time: 273 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:273 ns, Addr:273 ns, 800 ps );
#    Time: 273 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:273 ns, Ras_n:273 ns, 800 ps );
#    Time: 273 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:270 ns, :276 ns, 7 ns );
#    Time: 276 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:273 ns, :279 ns, 7 ns );
#    Time: 279 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:276 ns, :282 ns, 7 ns );
#    Time: 282 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:279 ns, :285 ns, 7 ns );
#    Time: 285 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:285 ns, Addr:285 ns, 800 ps );
#    Time: 285 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:285 ns, Cas_n:285 ns, 800 ps );
#    Time: 285 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:285 ns, We_n:285 ns, 800 ps );
#    Time: 285 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 287.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 287.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @832                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150b8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    287.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:282 ns, :288 ns, 7 ns );
#    Time: 288 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:285 ns, :291 ns, 7 ns );
#    Time: 291 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:291 ns, Addr:291 ns, 800 ps );
#    Time: 291 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:291 ns, Cas_n:291 ns, 800 ps );
#    Time: 291 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:291 ns, We_n:291 ns, 800 ps );
#    Time: 291 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:291 ns, Dq:291 ns, 800 ps );
#    Time: 291 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:288 ns, :294 ns, 7 ns );
#    Time: 294 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:291 ns, :297 ns, 7 ns );
#    Time: 297 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:294 ns, :300 ns, 7 ns );
#    Time: 300 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:297 ns, :303 ns, 7 ns );
#    Time: 303 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 303.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 303.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @836                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ba                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    303.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:303 ns, Dqm:303 ns, 800 ps );
#    Time: 303 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:300 ns, :306 ns, 7 ns );
#    Time: 306 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:303 ns, :309 ns, 7 ns );
#    Time: 309 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:306 ns, :312 ns, 7 ns );
#    Time: 312 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:309 ns, :315 ns, 7 ns );
#    Time: 315 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:312 ns, :318 ns, 7 ns );
#    Time: 318 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 319.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 319.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @840                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150bc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    319.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:315 ns, :321 ns, 7 ns );
#    Time: 321 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:318 ns, :324 ns, 7 ns );
#    Time: 324 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:321 ns, :327 ns, 7 ns );
#    Time: 327 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:324 ns, :330 ns, 7 ns );
#    Time: 330 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:327 ns, :333 ns, 7 ns );
#    Time: 333 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 335.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 335.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @844                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150be                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    335.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:330 ns, :336 ns, 7 ns );
#    Time: 336 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:333 ns, :339 ns, 7 ns );
#    Time: 339 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:339 ns, Dqm:339 ns, 800 ps );
#    Time: 339 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:339 ns, Addr:339 ns, 800 ps );
#    Time: 339 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:339 ns, Ras_n:339 ns, 800 ps );
#    Time: 339 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:336 ns, :342 ns, 7 ns );
#    Time: 342 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:339 ns, :345 ns, 7 ns );
#    Time: 345 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:345 ns, Addr:345 ns, 800 ps );
#    Time: 345 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:345 ns, Ras_n:345 ns, 800 ps );
#    Time: 345 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:342 ns, :348 ns, 7 ns );
#    Time: 348 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:345 ns, :351 ns, 7 ns );
#    Time: 351 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 351.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 351.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @848                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150c0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    351.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:348 ns, :354 ns, 7 ns );
#    Time: 354 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:351 ns, :357 ns, 7 ns );
#    Time: 357 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:357 ns, Addr:357 ns, 800 ps );
#    Time: 357 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:357 ns, Cas_n:357 ns, 800 ps );
#    Time: 357 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:357 ns, We_n:357 ns, 800 ps );
#    Time: 357 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:354 ns, :360 ns, 7 ns );
#    Time: 360 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:357 ns, :363 ns, 7 ns );
#    Time: 363 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:363 ns, Addr:363 ns, 800 ps );
#    Time: 363 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:363 ns, Cas_n:363 ns, 800 ps );
#    Time: 363 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:363 ns, We_n:363 ns, 800 ps );
#    Time: 363 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:363 ns, Dq:363 ns, 800 ps );
#    Time: 363 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:360 ns, :366 ns, 7 ns );
#    Time: 366 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 367.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 367.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @852                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150c2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    367.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:363 ns, :369 ns, 7 ns );
#    Time: 369 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:366 ns, :372 ns, 7 ns );
#    Time: 372 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:369 ns, :375 ns, 7 ns );
#    Time: 375 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:375 ns, Dqm:375 ns, 800 ps );
#    Time: 375 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:372 ns, :378 ns, 7 ns );
#    Time: 378 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:375 ns, :381 ns, 7 ns );
#    Time: 381 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 383.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 383.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @856                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150c4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    383.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:378 ns, :384 ns, 7 ns );
#    Time: 384 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:381 ns, :387 ns, 7 ns );
#    Time: 387 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:384 ns, :390 ns, 7 ns );
#    Time: 390 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:387 ns, :393 ns, 7 ns );
#    Time: 393 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:390 ns, :396 ns, 7 ns );
#    Time: 396 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:393 ns, :399 ns, 7 ns );
#    Time: 399 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 399.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 399.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @860                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150c6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    399.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:396 ns, :402 ns, 7 ns );
#    Time: 402 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:399 ns, :405 ns, 7 ns );
#    Time: 405 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:402 ns, :408 ns, 7 ns );
#    Time: 408 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 411.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h156aa   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005511
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h156aa   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005511
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150aa
# ARADDR=1150aa
# WDATA=aa005511
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150aa
# SD_WDATA=aa005511
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:405 ns, :411 ns, 7 ns );
#    Time: 411 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:408 ns, :414 ns, 7 ns );
#    Time: 414 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 415.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 415.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @864                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150c8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    415.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:411 ns, :417 ns, 7 ns );
#    Time: 417 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:414 ns, :420 ns, 7 ns );
#    Time: 420 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:417 ns, :423 ns, 7 ns );
#    Time: 423 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:420 ns, :426 ns, 7 ns );
#    Time: 426 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:423 ns, :429 ns, 7 ns );
#    Time: 429 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 431.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 431.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @868                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ca                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    431.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:426 ns, :432 ns, 7 ns );
#    Time: 432 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:429 ns, :435 ns, 7 ns );
#    Time: 435 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:435 ns, Dqm:435 ns, 800 ps );
#    Time: 435 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:435 ns, Addr:435 ns, 800 ps );
#    Time: 435 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:435 ns, Ras_n:435 ns, 800 ps );
#    Time: 435 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:432 ns, :438 ns, 7 ns );
#    Time: 438 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:435 ns, :441 ns, 7 ns );
#    Time: 441 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:441 ns, Addr:441 ns, 800 ps );
#    Time: 441 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:441 ns, Ras_n:441 ns, 800 ps );
#    Time: 441 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:438 ns, :444 ns, 7 ns );
#    Time: 444 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:441 ns, :447 ns, 7 ns );
#    Time: 447 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 447.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 447.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @872                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150cc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    447.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:444 ns, :450 ns, 7 ns );
#    Time: 450 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:447 ns, :453 ns, 7 ns );
#    Time: 453 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:453 ns, Addr:453 ns, 800 ps );
#    Time: 453 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:453 ns, Cas_n:453 ns, 800 ps );
#    Time: 453 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:453 ns, We_n:453 ns, 800 ps );
#    Time: 453 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:450 ns, :456 ns, 7 ns );
#    Time: 456 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:453 ns, :459 ns, 7 ns );
#    Time: 459 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:459 ns, Addr:459 ns, 800 ps );
#    Time: 459 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:459 ns, Cas_n:459 ns, 800 ps );
#    Time: 459 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:459 ns, We_n:459 ns, 800 ps );
#    Time: 459 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:459 ns, Dq:459 ns, 800 ps );
#    Time: 459 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:456 ns, :462 ns, 7 ns );
#    Time: 462 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 463.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 463.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @876                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ce                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    463.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:459 ns, :465 ns, 7 ns );
#    Time: 465 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:462 ns, :468 ns, 7 ns );
#    Time: 468 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:465 ns, :471 ns, 7 ns );
#    Time: 471 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:471 ns, Dqm:471 ns, 800 ps );
#    Time: 471 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:468 ns, :474 ns, 7 ns );
#    Time: 474 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:471 ns, :477 ns, 7 ns );
#    Time: 477 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 479.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 479.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @880                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150d0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    479.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:474 ns, :480 ns, 7 ns );
#    Time: 480 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:477 ns, :483 ns, 7 ns );
#    Time: 483 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:480 ns, :486 ns, 7 ns );
#    Time: 486 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:483 ns, :489 ns, 7 ns );
#    Time: 489 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:486 ns, :492 ns, 7 ns );
#    Time: 492 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:489 ns, :495 ns, 7 ns );
#    Time: 495 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 495.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 495.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @884                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150d2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    495.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:492 ns, :498 ns, 7 ns );
#    Time: 498 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:495 ns, :501 ns, 7 ns );
#    Time: 501 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:498 ns, :504 ns, 7 ns );
#    Time: 504 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:501 ns, :507 ns, 7 ns );
#    Time: 507 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:507 ns, Dqm:507 ns, 800 ps );
#    Time: 507 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:507 ns, Addr:507 ns, 800 ps );
#    Time: 507 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:507 ns, Ras_n:507 ns, 800 ps );
#    Time: 507 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:504 ns, :510 ns, 7 ns );
#    Time: 510 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 511.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 511.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @888                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150d4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    511.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:507 ns, :513 ns, 7 ns );
#    Time: 513 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:513 ns, Addr:513 ns, 800 ps );
#    Time: 513 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:513 ns, Ras_n:513 ns, 800 ps );
#    Time: 513 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:510 ns, :516 ns, 7 ns );
#    Time: 516 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:513 ns, :519 ns, 7 ns );
#    Time: 519 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:516 ns, :522 ns, 7 ns );
#    Time: 522 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:519 ns, :525 ns, 7 ns );
#    Time: 525 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:525 ns, Addr:525 ns, 800 ps );
#    Time: 525 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:525 ns, Cas_n:525 ns, 800 ps );
#    Time: 525 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:525 ns, We_n:525 ns, 800 ps );
#    Time: 525 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 527.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 527.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @892                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150d6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    527.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:522 ns, :528 ns, 7 ns );
#    Time: 528 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:525 ns, :531 ns, 7 ns );
#    Time: 531 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:531 ns, Addr:531 ns, 800 ps );
#    Time: 531 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:531 ns, Cas_n:531 ns, 800 ps );
#    Time: 531 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:531 ns, We_n:531 ns, 800 ps );
#    Time: 531 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:531 ns, Dq:531 ns, 800 ps );
#    Time: 531 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:528 ns, :534 ns, 7 ns );
#    Time: 534 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:531 ns, :537 ns, 7 ns );
#    Time: 537 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:534 ns, :540 ns, 7 ns );
#    Time: 540 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:537 ns, :543 ns, 7 ns );
#    Time: 543 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 543.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 543.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @896                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150d8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    543.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:543 ns, Dqm:543 ns, 800 ps );
#    Time: 543 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:540 ns, :546 ns, 7 ns );
#    Time: 546 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:543 ns, :549 ns, 7 ns );
#    Time: 549 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:546 ns, :552 ns, 7 ns );
#    Time: 552 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:549 ns, :555 ns, 7 ns );
#    Time: 555 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:552 ns, :558 ns, 7 ns );
#    Time: 558 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 559.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 559.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @900                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150da                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    559.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:555 ns, :561 ns, 7 ns );
#    Time: 561 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:558 ns, :564 ns, 7 ns );
#    Time: 564 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:561 ns, :567 ns, 7 ns );
#    Time: 567 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:564 ns, :570 ns, 7 ns );
#    Time: 570 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:567 ns, :573 ns, 7 ns );
#    Time: 573 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 575.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 575.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @904                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150dc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    575.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:570 ns, :576 ns, 7 ns );
#    Time: 576 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 579.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15aac   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005514
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15aac   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005514
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150ac
# ARADDR=1150ac
# WDATA=aa005514
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150ac
# SD_WDATA=aa005514
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:573 ns, :579 ns, 7 ns );
#    Time: 579 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:576 ns, :582 ns, 7 ns );
#    Time: 582 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:579 ns, :585 ns, 7 ns );
#    Time: 585 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:582 ns, :588 ns, 7 ns );
#    Time: 588 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:585 ns, :591 ns, 7 ns );
#    Time: 591 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 591.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 591.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @908                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150de                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    591.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:588 ns, :594 ns, 7 ns );
#    Time: 594 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:591 ns, :597 ns, 7 ns );
#    Time: 597 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:594 ns, :600 ns, 7 ns );
#    Time: 600 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:597 ns, :603 ns, 7 ns );
#    Time: 603 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:603 ns, Dqm:603 ns, 800 ps );
#    Time: 603 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:603 ns, Addr:603 ns, 800 ps );
#    Time: 603 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:603 ns, Ras_n:603 ns, 800 ps );
#    Time: 603 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:600 ns, :606 ns, 7 ns );
#    Time: 606 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 607.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 607.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @912                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150e0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    607.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:603 ns, :609 ns, 7 ns );
#    Time: 609 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:609 ns, Addr:609 ns, 800 ps );
#    Time: 609 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:609 ns, Ras_n:609 ns, 800 ps );
#    Time: 609 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:606 ns, :612 ns, 7 ns );
#    Time: 612 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:609 ns, :615 ns, 7 ns );
#    Time: 615 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:612 ns, :618 ns, 7 ns );
#    Time: 618 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:615 ns, :621 ns, 7 ns );
#    Time: 621 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:621 ns, Addr:621 ns, 800 ps );
#    Time: 621 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:621 ns, Cas_n:621 ns, 800 ps );
#    Time: 621 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:621 ns, We_n:621 ns, 800 ps );
#    Time: 621 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 623.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 623.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @916                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150e2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    623.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:618 ns, :624 ns, 7 ns );
#    Time: 624 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:621 ns, :627 ns, 7 ns );
#    Time: 627 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:627 ns, Addr:627 ns, 800 ps );
#    Time: 627 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:627 ns, Cas_n:627 ns, 800 ps );
#    Time: 627 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:627 ns, We_n:627 ns, 800 ps );
#    Time: 627 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:627 ns, Dq:627 ns, 800 ps );
#    Time: 627 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:624 ns, :630 ns, 7 ns );
#    Time: 630 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:627 ns, :633 ns, 7 ns );
#    Time: 633 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:630 ns, :636 ns, 7 ns );
#    Time: 636 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:633 ns, :639 ns, 7 ns );
#    Time: 639 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 639.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 639.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @920                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150e4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    639.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:639 ns, Dqm:639 ns, 800 ps );
#    Time: 639 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:636 ns, :642 ns, 7 ns );
#    Time: 642 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:639 ns, :645 ns, 7 ns );
#    Time: 645 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:642 ns, :648 ns, 7 ns );
#    Time: 648 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:645 ns, :651 ns, 7 ns );
#    Time: 651 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:648 ns, :654 ns, 7 ns );
#    Time: 654 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 655.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 655.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @924                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150e6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    655.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:651 ns, :657 ns, 7 ns );
#    Time: 657 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:654 ns, :660 ns, 7 ns );
#    Time: 660 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:657 ns, :663 ns, 7 ns );
#    Time: 663 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:660 ns, :666 ns, 7 ns );
#    Time: 666 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:663 ns, :669 ns, 7 ns );
#    Time: 669 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 671.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 671.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @928                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150e8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    671.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:666 ns, :672 ns, 7 ns );
#    Time: 672 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:669 ns, :675 ns, 7 ns );
#    Time: 675 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:675 ns, Dqm:675 ns, 800 ps );
#    Time: 675 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:675 ns, Addr:675 ns, 800 ps );
#    Time: 675 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:675 ns, Ras_n:675 ns, 800 ps );
#    Time: 675 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:672 ns, :678 ns, 7 ns );
#    Time: 678 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:675 ns, :681 ns, 7 ns );
#    Time: 681 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:681 ns, Addr:681 ns, 800 ps );
#    Time: 681 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:681 ns, Ras_n:681 ns, 800 ps );
#    Time: 681 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:678 ns, :684 ns, 7 ns );
#    Time: 684 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:681 ns, :687 ns, 7 ns );
#    Time: 687 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 687.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 687.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @932                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ea                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    687.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:684 ns, :690 ns, 7 ns );
#    Time: 690 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:687 ns, :693 ns, 7 ns );
#    Time: 693 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:693 ns, Addr:693 ns, 800 ps );
#    Time: 693 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:693 ns, Cas_n:693 ns, 800 ps );
#    Time: 693 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:693 ns, We_n:693 ns, 800 ps );
#    Time: 693 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:690 ns, :696 ns, 7 ns );
#    Time: 696 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:693 ns, :699 ns, 7 ns );
#    Time: 699 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:699 ns, Addr:699 ns, 800 ps );
#    Time: 699 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:699 ns, Cas_n:699 ns, 800 ps );
#    Time: 699 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:699 ns, We_n:699 ns, 800 ps );
#    Time: 699 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:699 ns, Dq:699 ns, 800 ps );
#    Time: 699 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:696 ns, :702 ns, 7 ns );
#    Time: 702 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 703.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 703.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @936                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ec                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    703.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:699 ns, :705 ns, 7 ns );
#    Time: 705 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:702 ns, :708 ns, 7 ns );
#    Time: 708 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:705 ns, :711 ns, 7 ns );
#    Time: 711 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:711 ns, Dqm:711 ns, 800 ps );
#    Time: 711 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:708 ns, :714 ns, 7 ns );
#    Time: 714 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:711 ns, :717 ns, 7 ns );
#    Time: 717 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 719.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 719.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @940                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150ee                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    719.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:714 ns, :720 ns, 7 ns );
#    Time: 720 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:717 ns, :723 ns, 7 ns );
#    Time: 723 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:720 ns, :726 ns, 7 ns );
#    Time: 726 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:723 ns, :729 ns, 7 ns );
#    Time: 729 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ec
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ec
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:726 ns, :732 ns, 7 ns );
#    Time: 732 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:729 ns, :735 ns, 7 ns );
#    Time: 735 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 735.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 735.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @944                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150f0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    735.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:732 ns, :738 ns, 7 ns );
#    Time: 738 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:735 ns, :741 ns, 7 ns );
#    Time: 741 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:738 ns, :744 ns, 7 ns );
#    Time: 744 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 747.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15eae   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005517
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15eae   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005517
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150ae
# ARADDR=1150ae
# WDATA=aa005517
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150ae
# SD_WDATA=aa005517
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ee
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150ee
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:741 ns, :747 ns, 7 ns );
#    Time: 747 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:744 ns, :750 ns, 7 ns );
#    Time: 750 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 751.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 751.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @948                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150f2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    751.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:747 ns, :753 ns, 7 ns );
#    Time: 753 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:750 ns, :756 ns, 7 ns );
#    Time: 756 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:753 ns, :759 ns, 7 ns );
#    Time: 759 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:756 ns, :762 ns, 7 ns );
#    Time: 762 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:759 ns, :765 ns, 7 ns );
#    Time: 765 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 767.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 767.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @952                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150f4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    767.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:762 ns, :768 ns, 7 ns );
#    Time: 768 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:765 ns, :771 ns, 7 ns );
#    Time: 771 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:771 ns, Dqm:771 ns, 800 ps );
#    Time: 771 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:771 ns, Addr:771 ns, 800 ps );
#    Time: 771 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:771 ns, Ras_n:771 ns, 800 ps );
#    Time: 771 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:768 ns, :774 ns, 7 ns );
#    Time: 774 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:771 ns, :777 ns, 7 ns );
#    Time: 777 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:777 ns, Addr:777 ns, 800 ps );
#    Time: 777 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:777 ns, Ras_n:777 ns, 800 ps );
#    Time: 777 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:774 ns, :780 ns, 7 ns );
#    Time: 780 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:777 ns, :783 ns, 7 ns );
#    Time: 783 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 783.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 783.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @956                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150f6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    783.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:780 ns, :786 ns, 7 ns );
#    Time: 786 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:783 ns, :789 ns, 7 ns );
#    Time: 789 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:789 ns, Addr:789 ns, 800 ps );
#    Time: 789 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:789 ns, Cas_n:789 ns, 800 ps );
#    Time: 789 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:789 ns, We_n:789 ns, 800 ps );
#    Time: 789 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:786 ns, :792 ns, 7 ns );
#    Time: 792 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:789 ns, :795 ns, 7 ns );
#    Time: 795 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:795 ns, Addr:795 ns, 800 ps );
#    Time: 795 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:795 ns, Cas_n:795 ns, 800 ps );
#    Time: 795 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:795 ns, We_n:795 ns, 800 ps );
#    Time: 795 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:795 ns, Dq:795 ns, 800 ps );
#    Time: 795 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:792 ns, :798 ns, 7 ns );
#    Time: 798 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 799.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 799.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @960                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150f8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    799.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:795 ns, :801 ns, 7 ns );
#    Time: 801 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:798 ns, :804 ns, 7 ns );
#    Time: 804 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:801 ns, :807 ns, 7 ns );
#    Time: 807 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:807 ns, Dqm:807 ns, 800 ps );
#    Time: 807 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:804 ns, :810 ns, 7 ns );
#    Time: 810 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:807 ns, :813 ns, 7 ns );
#    Time: 813 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 815.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 815.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @964                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150fa                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    815.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:810 ns, :816 ns, 7 ns );
#    Time: 816 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:813 ns, :819 ns, 7 ns );
#    Time: 819 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:816 ns, :822 ns, 7 ns );
#    Time: 822 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:819 ns, :825 ns, 7 ns );
#    Time: 825 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 827.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 827.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150f8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:822 ns, :828 ns, 7 ns );
#    Time: 828 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:825 ns, :831 ns, 7 ns );
#    Time: 831 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 831.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 831.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @968                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150fc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    831.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:828 ns, :834 ns, 7 ns );
#    Time: 834 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:831 ns, :837 ns, 7 ns );
#    Time: 837 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:834 ns, :840 ns, 7 ns );
#    Time: 840 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 843.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 843.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:837 ns, :843 ns, 7 ns );
#    Time: 843 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:843 ns, Dqm:843 ns, 800 ps );
#    Time: 843 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:843 ns, Addr:843 ns, 800 ps );
#    Time: 843 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:843 ns, Ras_n:843 ns, 800 ps );
#    Time: 843 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:840 ns, :846 ns, 7 ns );
#    Time: 846 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 847.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 847.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @972                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1150fe                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    847.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:843 ns, :849 ns, 7 ns );
#    Time: 849 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:849 ns, Addr:849 ns, 800 ps );
#    Time: 849 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:849 ns, Ras_n:849 ns, 800 ps );
#    Time: 849 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:846 ns, :852 ns, 7 ns );
#    Time: 852 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:849 ns, :855 ns, 7 ns );
#    Time: 855 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:852 ns, :858 ns, 7 ns );
#    Time: 858 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 859.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 859.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:855 ns, :861 ns, 7 ns );
#    Time: 861 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:861 ns, Addr:861 ns, 800 ps );
#    Time: 861 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:861 ns, Cas_n:861 ns, 800 ps );
#    Time: 861 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:861 ns, We_n:861 ns, 800 ps );
#    Time: 861 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 863.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 863.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @976                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115100                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    863.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:858 ns, :864 ns, 7 ns );
#    Time: 864 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:861 ns, :867 ns, 7 ns );
#    Time: 867 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:867 ns, Addr:867 ns, 800 ps );
#    Time: 867 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:867 ns, Cas_n:867 ns, 800 ps );
#    Time: 867 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:867 ns, We_n:867 ns, 800 ps );
#    Time: 867 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:867 ns, Dq:867 ns, 800 ps );
#    Time: 867 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:864 ns, :870 ns, 7 ns );
#    Time: 870 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:867 ns, :873 ns, 7 ns );
#    Time: 873 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fe
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 875.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 875.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1150fe
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:870 ns, :876 ns, 7 ns );
#    Time: 876 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:873 ns, :879 ns, 7 ns );
#    Time: 879 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 879.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 879.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @980                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115102                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    879.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:879 ns, Dqm:879 ns, 800 ps );
#    Time: 879 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:876 ns, :882 ns, 7 ns );
#    Time: 882 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:879 ns, :885 ns, 7 ns );
#    Time: 885 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:882 ns, :888 ns, 7 ns );
#    Time: 888 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115100
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 891.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 891.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115100
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:885 ns, :891 ns, 7 ns );
#    Time: 891 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:888 ns, :894 ns, 7 ns );
#    Time: 894 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 895.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 895.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @984                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115104                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    895.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:891 ns, :897 ns, 7 ns );
#    Time: 897 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:894 ns, :900 ns, 7 ns );
#    Time: 900 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:897 ns, :903 ns, 7 ns );
#    Time: 903 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:900 ns, :906 ns, 7 ns );
#    Time: 906 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115102
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 907.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 907.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115102
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:903 ns, :909 ns, 7 ns );
#    Time: 909 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 911.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 911.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @988                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115106                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    911.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:906 ns, :912 ns, 7 ns );
#    Time: 912 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 915.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h162b0   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa00551a
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h162b0   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa00551a
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150b0
# ARADDR=1150b0
# WDATA=aa00551a
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b0
# SD_WDATA=aa00551a
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:909 ns, :915 ns, 7 ns );
#    Time: 915 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:912 ns, :918 ns, 7 ns );
#    Time: 918 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:915 ns, :921 ns, 7 ns );
#    Time: 921 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115104
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 923.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 923.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115104
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:918 ns, :924 ns, 7 ns );
#    Time: 924 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:921 ns, :927 ns, 7 ns );
#    Time: 927 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 927.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 927.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @992                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115108                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    927.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:924 ns, :930 ns, 7 ns );
#    Time: 930 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:927 ns, :933 ns, 7 ns );
#    Time: 933 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:930 ns, :936 ns, 7 ns );
#    Time: 936 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115106
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 939.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 939.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115106
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:933 ns, :939 ns, 7 ns );
#    Time: 939 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:939 ns, Dqm:939 ns, 800 ps );
#    Time: 939 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:939 ns, Addr:939 ns, 800 ps );
#    Time: 939 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:939 ns, Ras_n:939 ns, 800 ps );
#    Time: 939 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:936 ns, :942 ns, 7 ns );
#    Time: 942 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 943.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 943.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @996                                    
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11510a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    943.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:939 ns, :945 ns, 7 ns );
#    Time: 945 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:945 ns, Addr:945 ns, 800 ps );
#    Time: 945 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:945 ns, Ras_n:945 ns, 800 ps );
#    Time: 945 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:942 ns, :948 ns, 7 ns );
#    Time: 948 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:945 ns, :951 ns, 7 ns );
#    Time: 951 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:948 ns, :954 ns, 7 ns );
#    Time: 954 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115108
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 955.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 955.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115108
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:951 ns, :957 ns, 7 ns );
#    Time: 957 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:957 ns, Addr:957 ns, 800 ps );
#    Time: 957 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:957 ns, Cas_n:957 ns, 800 ps );
#    Time: 957 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:957 ns, We_n:957 ns, 800 ps );
#    Time: 957 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 959.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 959.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1000                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11510c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    959.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:954 ns, :960 ns, 7 ns );
#    Time: 960 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:957 ns, :963 ns, 7 ns );
#    Time: 963 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:963 ns, Addr:963 ns, 800 ps );
#    Time: 963 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:963 ns, Cas_n:963 ns, 800 ps );
#    Time: 963 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:963 ns, We_n:963 ns, 800 ps );
#    Time: 963 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:963 ns, Dq:963 ns, 800 ps );
#    Time: 963 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:960 ns, :966 ns, 7 ns );
#    Time: 966 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:963 ns, :969 ns, 7 ns );
#    Time: 969 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 971.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 971.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:966 ns, :972 ns, 7 ns );
#    Time: 972 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:969 ns, :975 ns, 7 ns );
#    Time: 975 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 975.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 975.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1004                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11510e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    975.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:975 ns, Dqm:975 ns, 800 ps );
#    Time: 975 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:972 ns, :978 ns, 7 ns );
#    Time: 978 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:975 ns, :981 ns, 7 ns );
#    Time: 981 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:978 ns, :984 ns, 7 ns );
#    Time: 984 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 987.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 987.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:981 ns, :987 ns, 7 ns );
#    Time: 987 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:984 ns, :990 ns, 7 ns );
#    Time: 990 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 991.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 991.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1008                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115110                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    991.0 ns                                
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:987 ns, :993 ns, 7 ns );
#    Time: 993 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:990 ns, :996 ns, 7 ns );
#    Time: 996 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:993 ns, :999 ns, 7 ns );
#    Time: 999 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:996 ns, :1002 ns, 7 ns );
#    Time: 1002 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1003.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1003.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11510e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:999 ns, :1005 ns, 7 ns );
#    Time: 1005 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1007.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1007.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1012                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115112                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1007.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1002 ns, :1008 ns, 7 ns );
#    Time: 1008 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1005 ns, :1011 ns, 7 ns );
#    Time: 1011 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1011 ns, Dqm:1011 ns, 800 ps );
#    Time: 1011 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1011 ns, Addr:1011 ns, 800 ps );
#    Time: 1011 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1011 ns, Ras_n:1011 ns, 800 ps );
#    Time: 1011 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1008 ns, :1014 ns, 7 ns );
#    Time: 1014 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1011 ns, :1017 ns, 7 ns );
#    Time: 1017 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1017 ns, Addr:1017 ns, 800 ps );
#    Time: 1017 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1017 ns, Ras_n:1017 ns, 800 ps );
#    Time: 1017 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115110
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1019.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1019.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115110
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1014 ns, :1020 ns, 7 ns );
#    Time: 1020 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1017 ns, :1023 ns, 7 ns );
#    Time: 1023 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1023.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1023.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1016                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115114                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1023.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1020 ns, :1026 ns, 7 ns );
#    Time: 1026 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1023 ns, :1029 ns, 7 ns );
#    Time: 1029 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1029 ns, Addr:1029 ns, 800 ps );
#    Time: 1029 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1029 ns, Cas_n:1029 ns, 800 ps );
#    Time: 1029 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1029 ns, We_n:1029 ns, 800 ps );
#    Time: 1029 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:1026 ns, :1032 ns, 7 ns );
#    Time: 1032 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115112
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1035.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1035.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115112
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1029 ns, :1035 ns, 7 ns );
#    Time: 1035 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1035 ns, Addr:1035 ns, 800 ps );
#    Time: 1035 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1035 ns, Cas_n:1035 ns, 800 ps );
#    Time: 1035 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1035 ns, We_n:1035 ns, 800 ps );
#    Time: 1035 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1035 ns, Dq:1035 ns, 800 ps );
#    Time: 1035 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1032 ns, :1038 ns, 7 ns );
#    Time: 1038 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1039.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1039.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1020                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115116                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1039.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1035 ns, :1041 ns, 7 ns );
#    Time: 1041 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1038 ns, :1044 ns, 7 ns );
#    Time: 1044 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1041 ns, :1047 ns, 7 ns );
#    Time: 1047 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1047 ns, Dqm:1047 ns, 800 ps );
#    Time: 1047 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1044 ns, :1050 ns, 7 ns );
#    Time: 1050 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115114
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1051.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1051.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115114
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1047 ns, :1053 ns, 7 ns );
#    Time: 1053 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1055.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1055.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1024                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115118                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1055.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1050 ns, :1056 ns, 7 ns );
#    Time: 1056 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1053 ns, :1059 ns, 7 ns );
#    Time: 1059 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1056 ns, :1062 ns, 7 ns );
#    Time: 1062 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1059 ns, :1065 ns, 7 ns );
#    Time: 1065 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115116
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1067.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1067.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115116
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1062 ns, :1068 ns, 7 ns );
#    Time: 1068 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1065 ns, :1071 ns, 7 ns );
#    Time: 1071 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1071.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1071.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1028                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11511a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1071.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1068 ns, :1074 ns, 7 ns );
#    Time: 1074 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1071 ns, :1077 ns, 7 ns );
#    Time: 1077 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1074 ns, :1080 ns, 7 ns );
#    Time: 1080 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 1083.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h166b2   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa00551d
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 1083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 1083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h166b2   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa00551d
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150b2
# ARADDR=1150b2
# WDATA=aa00551d
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b2
# SD_WDATA=aa00551d
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115118
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115118
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1077 ns, :1083 ns, 7 ns );
#    Time: 1083 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1080 ns, :1086 ns, 7 ns );
#    Time: 1086 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1087.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1087.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1032                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11511c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1087.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1083 ns, :1089 ns, 7 ns );
#    Time: 1089 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1086 ns, :1092 ns, 7 ns );
#    Time: 1092 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1089 ns, :1095 ns, 7 ns );
#    Time: 1095 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1092 ns, :1098 ns, 7 ns );
#    Time: 1098 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1099.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1099.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1095 ns, :1101 ns, 7 ns );
#    Time: 1101 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1103.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1103.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1036                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11511e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1103.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1098 ns, :1104 ns, 7 ns );
#    Time: 1104 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1101 ns, :1107 ns, 7 ns );
#    Time: 1107 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1107 ns, Dqm:1107 ns, 800 ps );
#    Time: 1107 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1107 ns, Addr:1107 ns, 800 ps );
#    Time: 1107 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1107 ns, Ras_n:1107 ns, 800 ps );
#    Time: 1107 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1104 ns, :1110 ns, 7 ns );
#    Time: 1110 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1107 ns, :1113 ns, 7 ns );
#    Time: 1113 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1113 ns, Addr:1113 ns, 800 ps );
#    Time: 1113 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1113 ns, Ras_n:1113 ns, 800 ps );
#    Time: 1113 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1110 ns, :1116 ns, 7 ns );
#    Time: 1116 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1113 ns, :1119 ns, 7 ns );
#    Time: 1119 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1119.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1119.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1040                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115120                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1119.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1116 ns, :1122 ns, 7 ns );
#    Time: 1122 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1119 ns, :1125 ns, 7 ns );
#    Time: 1125 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1125 ns, Addr:1125 ns, 800 ps );
#    Time: 1125 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1125 ns, Cas_n:1125 ns, 800 ps );
#    Time: 1125 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1125 ns, We_n:1125 ns, 800 ps );
#    Time: 1125 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:1122 ns, :1128 ns, 7 ns );
#    Time: 1128 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11511e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1125 ns, :1131 ns, 7 ns );
#    Time: 1131 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1131 ns, Addr:1131 ns, 800 ps );
#    Time: 1131 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1131 ns, Cas_n:1131 ns, 800 ps );
#    Time: 1131 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1131 ns, We_n:1131 ns, 800 ps );
#    Time: 1131 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1131 ns, Dq:1131 ns, 800 ps );
#    Time: 1131 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1128 ns, :1134 ns, 7 ns );
#    Time: 1134 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1135.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1135.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1044                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115122                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1135.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1131 ns, :1137 ns, 7 ns );
#    Time: 1137 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1134 ns, :1140 ns, 7 ns );
#    Time: 1140 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1137 ns, :1143 ns, 7 ns );
#    Time: 1143 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1143 ns, Dqm:1143 ns, 800 ps );
#    Time: 1143 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1140 ns, :1146 ns, 7 ns );
#    Time: 1146 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115120
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115120
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1143 ns, :1149 ns, 7 ns );
#    Time: 1149 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1151.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1151.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1048                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115124                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1151.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1146 ns, :1152 ns, 7 ns );
#    Time: 1152 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1149 ns, :1155 ns, 7 ns );
#    Time: 1155 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1152 ns, :1158 ns, 7 ns );
#    Time: 1158 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1155 ns, :1161 ns, 7 ns );
#    Time: 1161 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115122
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115122
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1158 ns, :1164 ns, 7 ns );
#    Time: 1164 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1161 ns, :1167 ns, 7 ns );
#    Time: 1167 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1167.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1167.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1052                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115126                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1167.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1164 ns, :1170 ns, 7 ns );
#    Time: 1170 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1167 ns, :1173 ns, 7 ns );
#    Time: 1173 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1170 ns, :1176 ns, 7 ns );
#    Time: 1176 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115124
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115124
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1173 ns, :1179 ns, 7 ns );
#    Time: 1179 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1179 ns, Dqm:1179 ns, 800 ps );
#    Time: 1179 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1179 ns, Addr:1179 ns, 800 ps );
#    Time: 1179 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1179 ns, Ras_n:1179 ns, 800 ps );
#    Time: 1179 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1176 ns, :1182 ns, 7 ns );
#    Time: 1182 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1183.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1183.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1056                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115128                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1183.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1179 ns, :1185 ns, 7 ns );
#    Time: 1185 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1185 ns, Addr:1185 ns, 800 ps );
#    Time: 1185 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1185 ns, Ras_n:1185 ns, 800 ps );
#    Time: 1185 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1182 ns, :1188 ns, 7 ns );
#    Time: 1188 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1185 ns, :1191 ns, 7 ns );
#    Time: 1191 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1188 ns, :1194 ns, 7 ns );
#    Time: 1194 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115126
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1195.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1195.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115126
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1191 ns, :1197 ns, 7 ns );
#    Time: 1197 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1197 ns, Addr:1197 ns, 800 ps );
#    Time: 1197 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1197 ns, Cas_n:1197 ns, 800 ps );
#    Time: 1197 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1197 ns, We_n:1197 ns, 800 ps );
#    Time: 1197 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1199.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1199.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1060                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11512a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1199.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1194 ns, :1200 ns, 7 ns );
#    Time: 1200 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1197 ns, :1203 ns, 7 ns );
#    Time: 1203 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1203 ns, Addr:1203 ns, 800 ps );
#    Time: 1203 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1203 ns, Cas_n:1203 ns, 800 ps );
#    Time: 1203 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1203 ns, We_n:1203 ns, 800 ps );
#    Time: 1203 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1203 ns, Dq:1203 ns, 800 ps );
#    Time: 1203 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1200 ns, :1206 ns, 7 ns );
#    Time: 1206 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1203 ns, :1209 ns, 7 ns );
#    Time: 1209 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115128
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1211.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1211.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115128
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1206 ns, :1212 ns, 7 ns );
#    Time: 1212 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1209 ns, :1215 ns, 7 ns );
#    Time: 1215 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1215.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1215.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1064                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11512c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1215.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:1215 ns, Dqm:1215 ns, 800 ps );
#    Time: 1215 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1212 ns, :1218 ns, 7 ns );
#    Time: 1218 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1215 ns, :1221 ns, 7 ns );
#    Time: 1221 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1218 ns, :1224 ns, 7 ns );
#    Time: 1224 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1227.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1227.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1221 ns, :1227 ns, 7 ns );
#    Time: 1227 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1224 ns, :1230 ns, 7 ns );
#    Time: 1230 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1231.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1231.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1068                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11512e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1231.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1227 ns, :1233 ns, 7 ns );
#    Time: 1233 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1230 ns, :1236 ns, 7 ns );
#    Time: 1236 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1233 ns, :1239 ns, 7 ns );
#    Time: 1239 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1236 ns, :1242 ns, 7 ns );
#    Time: 1242 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1243.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1243.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1239 ns, :1245 ns, 7 ns );
#    Time: 1245 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1247.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1247.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1072                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115130                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1247.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1242 ns, :1248 ns, 7 ns );
#    Time: 1248 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 1251.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16ab4   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005520
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 1251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 1251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16ab4   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005520
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150b4
# ARADDR=1150b4
# WDATA=aa005520
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b4
# SD_WDATA=aa005520
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1245 ns, :1251 ns, 7 ns );
#    Time: 1251 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1248 ns, :1254 ns, 7 ns );
#    Time: 1254 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1251 ns, :1257 ns, 7 ns );
#    Time: 1257 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1259.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1259.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11512e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1254 ns, :1260 ns, 7 ns );
#    Time: 1260 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1257 ns, :1263 ns, 7 ns );
#    Time: 1263 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1263.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1263.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1076                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115132                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1263.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1260 ns, :1266 ns, 7 ns );
#    Time: 1266 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1263 ns, :1269 ns, 7 ns );
#    Time: 1269 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1266 ns, :1272 ns, 7 ns );
#    Time: 1272 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115130
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1275.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1275.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115130
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1269 ns, :1275 ns, 7 ns );
#    Time: 1275 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1275 ns, Dqm:1275 ns, 800 ps );
#    Time: 1275 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1275 ns, Addr:1275 ns, 800 ps );
#    Time: 1275 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1275 ns, Ras_n:1275 ns, 800 ps );
#    Time: 1275 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1272 ns, :1278 ns, 7 ns );
#    Time: 1278 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1279.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1279.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1080                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115134                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1279.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1275 ns, :1281 ns, 7 ns );
#    Time: 1281 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1281 ns, Addr:1281 ns, 800 ps );
#    Time: 1281 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1281 ns, Ras_n:1281 ns, 800 ps );
#    Time: 1281 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1278 ns, :1284 ns, 7 ns );
#    Time: 1284 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1281 ns, :1287 ns, 7 ns );
#    Time: 1287 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1284 ns, :1290 ns, 7 ns );
#    Time: 1290 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115132
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1291.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1291.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115132
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1287 ns, :1293 ns, 7 ns );
#    Time: 1293 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1293 ns, Addr:1293 ns, 800 ps );
#    Time: 1293 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1293 ns, Cas_n:1293 ns, 800 ps );
#    Time: 1293 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1293 ns, We_n:1293 ns, 800 ps );
#    Time: 1293 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1295.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1295.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1084                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115136                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1295.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1290 ns, :1296 ns, 7 ns );
#    Time: 1296 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1293 ns, :1299 ns, 7 ns );
#    Time: 1299 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1299 ns, Addr:1299 ns, 800 ps );
#    Time: 1299 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1299 ns, Cas_n:1299 ns, 800 ps );
#    Time: 1299 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1299 ns, We_n:1299 ns, 800 ps );
#    Time: 1299 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1299 ns, Dq:1299 ns, 800 ps );
#    Time: 1299 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1296 ns, :1302 ns, 7 ns );
#    Time: 1302 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1299 ns, :1305 ns, 7 ns );
#    Time: 1305 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115134
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1307.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1307.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115134
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1302 ns, :1308 ns, 7 ns );
#    Time: 1308 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1305 ns, :1311 ns, 7 ns );
#    Time: 1311 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1311.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1311.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1088                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115138                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1311.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:1311 ns, Dqm:1311 ns, 800 ps );
#    Time: 1311 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1308 ns, :1314 ns, 7 ns );
#    Time: 1314 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1311 ns, :1317 ns, 7 ns );
#    Time: 1317 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1314 ns, :1320 ns, 7 ns );
#    Time: 1320 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115136
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1323.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1323.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115136
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1317 ns, :1323 ns, 7 ns );
#    Time: 1323 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1320 ns, :1326 ns, 7 ns );
#    Time: 1326 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1327.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1327.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1092                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11513a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1327.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1323 ns, :1329 ns, 7 ns );
#    Time: 1329 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1326 ns, :1332 ns, 7 ns );
#    Time: 1332 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1329 ns, :1335 ns, 7 ns );
#    Time: 1335 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1332 ns, :1338 ns, 7 ns );
#    Time: 1338 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115138
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1339.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1339.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115138
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1335 ns, :1341 ns, 7 ns );
#    Time: 1341 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1343.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1343.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1096                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11513c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1343.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1338 ns, :1344 ns, 7 ns );
#    Time: 1344 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1341 ns, :1347 ns, 7 ns );
#    Time: 1347 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1347 ns, Dqm:1347 ns, 800 ps );
#    Time: 1347 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1347 ns, Addr:1347 ns, 800 ps );
#    Time: 1347 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1347 ns, Ras_n:1347 ns, 800 ps );
#    Time: 1347 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1344 ns, :1350 ns, 7 ns );
#    Time: 1350 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1347 ns, :1353 ns, 7 ns );
#    Time: 1353 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1353 ns, Addr:1353 ns, 800 ps );
#    Time: 1353 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1353 ns, Ras_n:1353 ns, 800 ps );
#    Time: 1353 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1355.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1355.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1350 ns, :1356 ns, 7 ns );
#    Time: 1356 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1353 ns, :1359 ns, 7 ns );
#    Time: 1359 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1359.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1359.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1100                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11513e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1359.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1356 ns, :1362 ns, 7 ns );
#    Time: 1362 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1359 ns, :1365 ns, 7 ns );
#    Time: 1365 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1365 ns, Addr:1365 ns, 800 ps );
#    Time: 1365 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1365 ns, Cas_n:1365 ns, 800 ps );
#    Time: 1365 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1365 ns, We_n:1365 ns, 800 ps );
#    Time: 1365 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:1362 ns, :1368 ns, 7 ns );
#    Time: 1368 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1371.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1371.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1365 ns, :1371 ns, 7 ns );
#    Time: 1371 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1371 ns, Addr:1371 ns, 800 ps );
#    Time: 1371 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1371 ns, Cas_n:1371 ns, 800 ps );
#    Time: 1371 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1371 ns, We_n:1371 ns, 800 ps );
#    Time: 1371 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1371 ns, Dq:1371 ns, 800 ps );
#    Time: 1371 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1368 ns, :1374 ns, 7 ns );
#    Time: 1374 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1375.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1375.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1104                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115140                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1375.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1371 ns, :1377 ns, 7 ns );
#    Time: 1377 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1374 ns, :1380 ns, 7 ns );
#    Time: 1380 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1377 ns, :1383 ns, 7 ns );
#    Time: 1383 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1383 ns, Dqm:1383 ns, 800 ps );
#    Time: 1383 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1380 ns, :1386 ns, 7 ns );
#    Time: 1386 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1387.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1387.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11513e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1383 ns, :1389 ns, 7 ns );
#    Time: 1389 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1391.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1391.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1108                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115142                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1391.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1386 ns, :1392 ns, 7 ns );
#    Time: 1392 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1389 ns, :1395 ns, 7 ns );
#    Time: 1395 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1392 ns, :1398 ns, 7 ns );
#    Time: 1398 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1395 ns, :1401 ns, 7 ns );
#    Time: 1401 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115140
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1403.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1403.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115140
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1398 ns, :1404 ns, 7 ns );
#    Time: 1404 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1401 ns, :1407 ns, 7 ns );
#    Time: 1407 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1407.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1407.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1112                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115144                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1407.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1404 ns, :1410 ns, 7 ns );
#    Time: 1410 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1407 ns, :1413 ns, 7 ns );
#    Time: 1413 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1410 ns, :1416 ns, 7 ns );
#    Time: 1416 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 1419.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16eb6   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005523
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 1419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 1419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16eb6   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005523
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150b6
# ARADDR=1150b6
# WDATA=aa005523
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b6
# SD_WDATA=aa005523
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115142
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115142
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1413 ns, :1419 ns, 7 ns );
#    Time: 1419 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1416 ns, :1422 ns, 7 ns );
#    Time: 1422 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1423.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1423.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1116                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115146                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1423.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1419 ns, :1425 ns, 7 ns );
#    Time: 1425 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1422 ns, :1428 ns, 7 ns );
#    Time: 1428 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1425 ns, :1431 ns, 7 ns );
#    Time: 1431 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1428 ns, :1434 ns, 7 ns );
#    Time: 1434 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115144
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1435.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1435.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115144
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1431 ns, :1437 ns, 7 ns );
#    Time: 1437 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1439.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1439.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1120                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115148                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1439.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1434 ns, :1440 ns, 7 ns );
#    Time: 1440 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1437 ns, :1443 ns, 7 ns );
#    Time: 1443 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1443 ns, Dqm:1443 ns, 800 ps );
#    Time: 1443 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1443 ns, Addr:1443 ns, 800 ps );
#    Time: 1443 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1443 ns, Ras_n:1443 ns, 800 ps );
#    Time: 1443 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1440 ns, :1446 ns, 7 ns );
#    Time: 1446 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1443 ns, :1449 ns, 7 ns );
#    Time: 1449 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1449 ns, Addr:1449 ns, 800 ps );
#    Time: 1449 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1449 ns, Ras_n:1449 ns, 800 ps );
#    Time: 1449 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115146
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1451.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1451.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115146
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1446 ns, :1452 ns, 7 ns );
#    Time: 1452 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1449 ns, :1455 ns, 7 ns );
#    Time: 1455 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1455.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1455.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1124                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11514a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1455.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1452 ns, :1458 ns, 7 ns );
#    Time: 1458 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1455 ns, :1461 ns, 7 ns );
#    Time: 1461 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1461 ns, Addr:1461 ns, 800 ps );
#    Time: 1461 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1461 ns, Cas_n:1461 ns, 800 ps );
#    Time: 1461 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1461 ns, We_n:1461 ns, 800 ps );
#    Time: 1461 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:1458 ns, :1464 ns, 7 ns );
#    Time: 1464 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115148
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1467.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1467.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115148
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1461 ns, :1467 ns, 7 ns );
#    Time: 1467 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1467 ns, Addr:1467 ns, 800 ps );
#    Time: 1467 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1467 ns, Cas_n:1467 ns, 800 ps );
#    Time: 1467 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1467 ns, We_n:1467 ns, 800 ps );
#    Time: 1467 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1467 ns, Dq:1467 ns, 800 ps );
#    Time: 1467 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1464 ns, :1470 ns, 7 ns );
#    Time: 1470 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1471.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1471.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1128                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11514c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1471.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1467 ns, :1473 ns, 7 ns );
#    Time: 1473 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1470 ns, :1476 ns, 7 ns );
#    Time: 1476 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1473 ns, :1479 ns, 7 ns );
#    Time: 1479 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1479 ns, Dqm:1479 ns, 800 ps );
#    Time: 1479 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1476 ns, :1482 ns, 7 ns );
#    Time: 1482 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1483.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1483.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1479 ns, :1485 ns, 7 ns );
#    Time: 1485 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1487.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1487.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1132                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11514e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1487.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1482 ns, :1488 ns, 7 ns );
#    Time: 1488 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1485 ns, :1491 ns, 7 ns );
#    Time: 1491 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1488 ns, :1494 ns, 7 ns );
#    Time: 1494 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1491 ns, :1497 ns, 7 ns );
#    Time: 1497 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1499.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1499.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1494 ns, :1500 ns, 7 ns );
#    Time: 1500 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1497 ns, :1503 ns, 7 ns );
#    Time: 1503 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1503.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1503.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1136                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115150                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1503.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1500 ns, :1506 ns, 7 ns );
#    Time: 1506 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1503 ns, :1509 ns, 7 ns );
#    Time: 1509 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1506 ns, :1512 ns, 7 ns );
#    Time: 1512 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1515.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1515.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11514e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1509 ns, :1515 ns, 7 ns );
#    Time: 1515 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1515 ns, Dqm:1515 ns, 800 ps );
#    Time: 1515 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:1515 ns, Addr:1515 ns, 800 ps );
#    Time: 1515 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1515 ns, Ras_n:1515 ns, 800 ps );
#    Time: 1515 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:1512 ns, :1518 ns, 7 ns );
#    Time: 1518 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1519.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1519.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1140                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115152                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1519.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1515 ns, :1521 ns, 7 ns );
#    Time: 1521 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1521 ns, Addr:1521 ns, 800 ps );
#    Time: 1521 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1521 ns, Ras_n:1521 ns, 800 ps );
#    Time: 1521 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1518 ns, :1524 ns, 7 ns );
#    Time: 1524 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1521 ns, :1527 ns, 7 ns );
#    Time: 1527 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1524 ns, :1530 ns, 7 ns );
#    Time: 1530 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115150
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1531.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1531.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115150
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1527 ns, :1533 ns, 7 ns );
#    Time: 1533 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1533 ns, Addr:1533 ns, 800 ps );
#    Time: 1533 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1533 ns, Cas_n:1533 ns, 800 ps );
#    Time: 1533 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1533 ns, We_n:1533 ns, 800 ps );
#    Time: 1533 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1535.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1535.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1144                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115154                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1535.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1530 ns, :1536 ns, 7 ns );
#    Time: 1536 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1533 ns, :1539 ns, 7 ns );
#    Time: 1539 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:1539 ns, Addr:1539 ns, 800 ps );
#    Time: 1539 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:1539 ns, Cas_n:1539 ns, 800 ps );
#    Time: 1539 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:1539 ns, We_n:1539 ns, 800 ps );
#    Time: 1539 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:1539 ns, Dq:1539 ns, 800 ps );
#    Time: 1539 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:1536 ns, :1542 ns, 7 ns );
#    Time: 1542 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1539 ns, :1545 ns, 7 ns );
#    Time: 1545 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115152
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1547.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1547.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115152
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1542 ns, :1548 ns, 7 ns );
#    Time: 1548 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1545 ns, :1551 ns, 7 ns );
#    Time: 1551 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1551.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1551.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1148                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115156                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1551.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:1551 ns, Dqm:1551 ns, 800 ps );
#    Time: 1551 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:1548 ns, :1554 ns, 7 ns );
#    Time: 1554 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1551 ns, :1557 ns, 7 ns );
#    Time: 1557 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1554 ns, :1560 ns, 7 ns );
#    Time: 1560 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115154
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1563.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1563.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115154
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1557 ns, :1563 ns, 7 ns );
#    Time: 1563 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1560 ns, :1566 ns, 7 ns );
#    Time: 1566 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1567.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1567.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1152                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115158                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1567.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1563 ns, :1569 ns, 7 ns );
#    Time: 1569 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1566 ns, :1572 ns, 7 ns );
#    Time: 1572 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1569 ns, :1575 ns, 7 ns );
#    Time: 1575 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1572 ns, :1578 ns, 7 ns );
#    Time: 1578 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115156
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115156
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1575 ns, :1581 ns, 7 ns );
#    Time: 1581 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1583.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1583.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1156                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11515a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1583.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1578 ns, :1584 ns, 7 ns );
#    Time: 1584 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 1587.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h172b8   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005526
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 1587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 1587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h172b8   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005526
# -------------------------------------------------
# 
# ================================================
# AWADDR=1150b8
# ARADDR=1150b8
# WDATA=aa005526
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b8
# SD_WDATA=aa005526
# SD_RDATA=0
# ================================================
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1581 ns, :1587 ns, 7 ns );
#    Time: 1587 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1584 ns, :1590 ns, 7 ns );
#    Time: 1590 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1587 ns, :1593 ns, 7 ns );
#    Time: 1593 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115158
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1595.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1595.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115158
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1590 ns, :1596 ns, 7 ns );
#    Time: 1596 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1593 ns, :1599 ns, 7 ns );
#    Time: 1599 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1599.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1599.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1160                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11515c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1599.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1596 ns, :1602 ns, 7 ns );
#    Time: 1602 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1599 ns, :1605 ns, 7 ns );
#    Time: 1605 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1602 ns, :1608 ns, 7 ns );
#    Time: 1608 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1611.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1611.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1605 ns, :1611 ns, 7 ns );
#    Time: 1611 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1608 ns, :1614 ns, 7 ns );
#    Time: 1614 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1615.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1615.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1164                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11515e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1615.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1611 ns, :1617 ns, 7 ns );
#    Time: 1617 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1614 ns, :1620 ns, 7 ns );
#    Time: 1620 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1617 ns, :1623 ns, 7 ns );
#    Time: 1623 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1620 ns, :1626 ns, 7 ns );
#    Time: 1626 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1627.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1627.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1623 ns, :1629 ns, 7 ns );
#    Time: 1629 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1631.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1631.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1168                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115160                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1631.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1626 ns, :1632 ns, 7 ns );
#    Time: 1632 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1629 ns, :1635 ns, 7 ns );
#    Time: 1635 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1632 ns, :1638 ns, 7 ns );
#    Time: 1638 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1635 ns, :1641 ns, 7 ns );
#    Time: 1641 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1643.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1643.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11515e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1638 ns, :1644 ns, 7 ns );
#    Time: 1644 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1641 ns, :1647 ns, 7 ns );
#    Time: 1647 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1647.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1647.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1172                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115162                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1647.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1644 ns, :1650 ns, 7 ns );
#    Time: 1650 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1647 ns, :1653 ns, 7 ns );
#    Time: 1653 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1650 ns, :1656 ns, 7 ns );
#    Time: 1656 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115160
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1659.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1659.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115160
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1653 ns, :1659 ns, 7 ns );
#    Time: 1659 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1656 ns, :1662 ns, 7 ns );
#    Time: 1662 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1663.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1663.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1176                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115164                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1663.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1659 ns, :1665 ns, 7 ns );
#    Time: 1665 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1662 ns, :1668 ns, 7 ns );
#    Time: 1668 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1665 ns, :1671 ns, 7 ns );
#    Time: 1671 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1668 ns, :1674 ns, 7 ns );
#    Time: 1674 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115162
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1675.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1675.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115162
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1671 ns, :1677 ns, 7 ns );
#    Time: 1677 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1679.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1679.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1180                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115166                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1679.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1674 ns, :1680 ns, 7 ns );
#    Time: 1680 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1677 ns, :1683 ns, 7 ns );
#    Time: 1683 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1680 ns, :1686 ns, 7 ns );
#    Time: 1686 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1683 ns, :1689 ns, 7 ns );
#    Time: 1689 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115164
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1691.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1691.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115164
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1686 ns, :1692 ns, 7 ns );
#    Time: 1692 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1689 ns, :1695 ns, 7 ns );
#    Time: 1695 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1695.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1695.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1184                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115168                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1695.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1692 ns, :1698 ns, 7 ns );
#    Time: 1698 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1695 ns, :1701 ns, 7 ns );
#    Time: 1701 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1698 ns, :1704 ns, 7 ns );
#    Time: 1704 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115166
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1707.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1707.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115166
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1701 ns, :1707 ns, 7 ns );
#    Time: 1707 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1704 ns, :1710 ns, 7 ns );
#    Time: 1710 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1711.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1711.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1188                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11516a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1711.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1707 ns, :1713 ns, 7 ns );
#    Time: 1713 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1710 ns, :1716 ns, 7 ns );
#    Time: 1716 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1713 ns, :1719 ns, 7 ns );
#    Time: 1719 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1716 ns, :1722 ns, 7 ns );
#    Time: 1722 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115168
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1723.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1723.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115168
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1719 ns, :1725 ns, 7 ns );
#    Time: 1725 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1727.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1727.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1192                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11516c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1727.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1722 ns, :1728 ns, 7 ns );
#    Time: 1728 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1725 ns, :1731 ns, 7 ns );
#    Time: 1731 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1728 ns, :1734 ns, 7 ns );
#    Time: 1734 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1731 ns, :1737 ns, 7 ns );
#    Time: 1737 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1739.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1739.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1734 ns, :1740 ns, 7 ns );
#    Time: 1740 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1737 ns, :1743 ns, 7 ns );
#    Time: 1743 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1743.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1743.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1196                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11516e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1743.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1740 ns, :1746 ns, 7 ns );
#    Time: 1746 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1743 ns, :1749 ns, 7 ns );
#    Time: 1749 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1746 ns, :1752 ns, 7 ns );
#    Time: 1752 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1755.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1755.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1749 ns, :1755 ns, 7 ns );
#    Time: 1755 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1752 ns, :1758 ns, 7 ns );
#    Time: 1758 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1759.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1759.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1200                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115170                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1759.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1755 ns, :1761 ns, 7 ns );
#    Time: 1761 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1758 ns, :1764 ns, 7 ns );
#    Time: 1764 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1761 ns, :1767 ns, 7 ns );
#    Time: 1767 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1764 ns, :1770 ns, 7 ns );
#    Time: 1770 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1771.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1771.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11516e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1767 ns, :1773 ns, 7 ns );
#    Time: 1773 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1775.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1775.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1204                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115172                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1775.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1770 ns, :1776 ns, 7 ns );
#    Time: 1776 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1773 ns, :1779 ns, 7 ns );
#    Time: 1779 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1776 ns, :1782 ns, 7 ns );
#    Time: 1782 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1779 ns, :1785 ns, 7 ns );
#    Time: 1785 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115170
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1787.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1787.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115170
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1782 ns, :1788 ns, 7 ns );
#    Time: 1788 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1785 ns, :1791 ns, 7 ns );
#    Time: 1791 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1791.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1791.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1208                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115174                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1791.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1788 ns, :1794 ns, 7 ns );
#    Time: 1794 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1791 ns, :1797 ns, 7 ns );
#    Time: 1797 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1794 ns, :1800 ns, 7 ns );
#    Time: 1800 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115172
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1803.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1803.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115172
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1797 ns, :1803 ns, 7 ns );
#    Time: 1803 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1800 ns, :1806 ns, 7 ns );
#    Time: 1806 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1807.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1807.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1212                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115176                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1807.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1803 ns, :1809 ns, 7 ns );
#    Time: 1809 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1806 ns, :1812 ns, 7 ns );
#    Time: 1812 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1809 ns, :1815 ns, 7 ns );
#    Time: 1815 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1812 ns, :1818 ns, 7 ns );
#    Time: 1818 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115174
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115174
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1815 ns, :1821 ns, 7 ns );
#    Time: 1821 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1823.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1823.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1216                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115178                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1823.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1818 ns, :1824 ns, 7 ns );
#    Time: 1824 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1821 ns, :1827 ns, 7 ns );
#    Time: 1827 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1824 ns, :1830 ns, 7 ns );
#    Time: 1830 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1827 ns, :1833 ns, 7 ns );
#    Time: 1833 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115176
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1835.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1835.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115176
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1830 ns, :1836 ns, 7 ns );
#    Time: 1836 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1833 ns, :1839 ns, 7 ns );
#    Time: 1839 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1839.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1839.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1220                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11517a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1839.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1836 ns, :1842 ns, 7 ns );
#    Time: 1842 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1839 ns, :1845 ns, 7 ns );
#    Time: 1845 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1842 ns, :1848 ns, 7 ns );
#    Time: 1848 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115178
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1851.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1851.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115178
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1845 ns, :1851 ns, 7 ns );
#    Time: 1851 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1848 ns, :1854 ns, 7 ns );
#    Time: 1854 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1855.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1855.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1224                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11517c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1855.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1851 ns, :1857 ns, 7 ns );
#    Time: 1857 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1854 ns, :1860 ns, 7 ns );
#    Time: 1860 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1857 ns, :1863 ns, 7 ns );
#    Time: 1863 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1860 ns, :1866 ns, 7 ns );
#    Time: 1866 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1867.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1867.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1863 ns, :1869 ns, 7 ns );
#    Time: 1869 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1871.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1871.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1228                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11517e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1871.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1866 ns, :1872 ns, 7 ns );
#    Time: 1872 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1869 ns, :1875 ns, 7 ns );
#    Time: 1875 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1872 ns, :1878 ns, 7 ns );
#    Time: 1878 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1875 ns, :1881 ns, 7 ns );
#    Time: 1881 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1883.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1883.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1878 ns, :1884 ns, 7 ns );
#    Time: 1884 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1881 ns, :1887 ns, 7 ns );
#    Time: 1887 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1887.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1887.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1232                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115180                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1887.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1884 ns, :1890 ns, 7 ns );
#    Time: 1890 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1887 ns, :1893 ns, 7 ns );
#    Time: 1893 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1890 ns, :1896 ns, 7 ns );
#    Time: 1896 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1899.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1899.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11517e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1893 ns, :1899 ns, 7 ns );
#    Time: 1899 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1896 ns, :1902 ns, 7 ns );
#    Time: 1902 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1903.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1903.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1236                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115182                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1903.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1899 ns, :1905 ns, 7 ns );
#    Time: 1905 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1902 ns, :1908 ns, 7 ns );
#    Time: 1908 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1905 ns, :1911 ns, 7 ns );
#    Time: 1911 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1908 ns, :1914 ns, 7 ns );
#    Time: 1914 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115180
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115180
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1911 ns, :1917 ns, 7 ns );
#    Time: 1917 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1919.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1919.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1240                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115184                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1919.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1914 ns, :1920 ns, 7 ns );
#    Time: 1920 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1917 ns, :1923 ns, 7 ns );
#    Time: 1923 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1920 ns, :1926 ns, 7 ns );
#    Time: 1926 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1923 ns, :1929 ns, 7 ns );
#    Time: 1929 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115182
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1931.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1931.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115182
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1926 ns, :1932 ns, 7 ns );
#    Time: 1932 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1929 ns, :1935 ns, 7 ns );
#    Time: 1935 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1935.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1935.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1244                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115186                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1935.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1932 ns, :1938 ns, 7 ns );
#    Time: 1938 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1935 ns, :1941 ns, 7 ns );
#    Time: 1941 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1938 ns, :1944 ns, 7 ns );
#    Time: 1944 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115184
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1947.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1947.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115184
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1941 ns, :1947 ns, 7 ns );
#    Time: 1947 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1944 ns, :1950 ns, 7 ns );
#    Time: 1950 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1951.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1951.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1248                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115188                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1951.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1947 ns, :1953 ns, 7 ns );
#    Time: 1953 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1950 ns, :1956 ns, 7 ns );
#    Time: 1956 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1953 ns, :1959 ns, 7 ns );
#    Time: 1959 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1956 ns, :1962 ns, 7 ns );
#    Time: 1962 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115186
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1963.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1963.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115186
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1959 ns, :1965 ns, 7 ns );
#    Time: 1965 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1967.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1967.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1252                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11518a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1967.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1962 ns, :1968 ns, 7 ns );
#    Time: 1968 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1965 ns, :1971 ns, 7 ns );
#    Time: 1971 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1968 ns, :1974 ns, 7 ns );
#    Time: 1974 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1971 ns, :1977 ns, 7 ns );
#    Time: 1977 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115188
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1979.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1979.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115188
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:1974 ns, :1980 ns, 7 ns );
#    Time: 1980 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:1977 ns, :1983 ns, 7 ns );
#    Time: 1983 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1983.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1983.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1256                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11518c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1983.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:1980 ns, :1986 ns, 7 ns );
#    Time: 1986 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 1987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:1983 ns, :1989 ns, 7 ns );
#    Time: 1989 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1986 ns, :1992 ns, 7 ns );
#    Time: 1992 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 1995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 1995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 1995.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 1995.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:1989 ns, :1995 ns, 7 ns );
#    Time: 1995 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:1992 ns, :1998 ns, 7 ns );
#    Time: 1998 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 1999.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 1999.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1260                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11518e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    1999.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:1995 ns, :2001 ns, 7 ns );
#    Time: 2001 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:1998 ns, :2004 ns, 7 ns );
#    Time: 2004 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2001 ns, :2007 ns, 7 ns );
#    Time: 2007 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2004 ns, :2010 ns, 7 ns );
#    Time: 2010 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2011.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2011.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2007 ns, :2013 ns, 7 ns );
#    Time: 2013 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2015.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2015.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1264                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115190                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2015.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2010 ns, :2016 ns, 7 ns );
#    Time: 2016 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2013 ns, :2019 ns, 7 ns );
#    Time: 2019 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2016 ns, :2022 ns, 7 ns );
#    Time: 2022 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2019 ns, :2025 ns, 7 ns );
#    Time: 2025 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2027.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2027.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11518e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2022 ns, :2028 ns, 7 ns );
#    Time: 2028 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2025 ns, :2031 ns, 7 ns );
#    Time: 2031 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2031.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2031.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1268                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115192                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2031.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2028 ns, :2034 ns, 7 ns );
#    Time: 2034 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2031 ns, :2037 ns, 7 ns );
#    Time: 2037 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2034 ns, :2040 ns, 7 ns );
#    Time: 2040 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115190
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2043.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2043.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115190
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2037 ns, :2043 ns, 7 ns );
#    Time: 2043 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2040 ns, :2046 ns, 7 ns );
#    Time: 2046 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2047.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2047.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1272                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115194                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2047.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2043 ns, :2049 ns, 7 ns );
#    Time: 2049 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2046 ns, :2052 ns, 7 ns );
#    Time: 2052 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2049 ns, :2055 ns, 7 ns );
#    Time: 2055 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2052 ns, :2058 ns, 7 ns );
#    Time: 2058 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115192
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2059.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2059.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115192
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2055 ns, :2061 ns, 7 ns );
#    Time: 2061 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2063.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2063.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1276                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115196                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2063.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2058 ns, :2064 ns, 7 ns );
#    Time: 2064 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2061 ns, :2067 ns, 7 ns );
#    Time: 2067 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2064 ns, :2070 ns, 7 ns );
#    Time: 2070 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2067 ns, :2073 ns, 7 ns );
#    Time: 2073 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115194
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2075.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2075.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115194
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2070 ns, :2076 ns, 7 ns );
#    Time: 2076 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2073 ns, :2079 ns, 7 ns );
#    Time: 2079 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2079.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2079.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1280                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115198                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2079.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2076 ns, :2082 ns, 7 ns );
#    Time: 2082 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2079 ns, :2085 ns, 7 ns );
#    Time: 2085 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2082 ns, :2088 ns, 7 ns );
#    Time: 2088 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115196
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2091.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2091.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115196
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2085 ns, :2091 ns, 7 ns );
#    Time: 2091 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2088 ns, :2094 ns, 7 ns );
#    Time: 2094 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2095.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2095.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1284                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11519a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2095.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2091 ns, :2097 ns, 7 ns );
#    Time: 2097 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2094 ns, :2100 ns, 7 ns );
#    Time: 2100 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2097 ns, :2103 ns, 7 ns );
#    Time: 2103 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2100 ns, :2106 ns, 7 ns );
#    Time: 2106 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115198
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2107.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2107.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115198
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2103 ns, :2109 ns, 7 ns );
#    Time: 2109 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2111.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2111.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1288                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11519c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2111.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2106 ns, :2112 ns, 7 ns );
#    Time: 2112 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2109 ns, :2115 ns, 7 ns );
#    Time: 2115 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2112 ns, :2118 ns, 7 ns );
#    Time: 2118 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2115 ns, :2121 ns, 7 ns );
#    Time: 2121 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2123.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2123.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2118 ns, :2124 ns, 7 ns );
#    Time: 2124 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2121 ns, :2127 ns, 7 ns );
#    Time: 2127 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2127.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2127.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1292                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11519e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2127.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2124 ns, :2130 ns, 7 ns );
#    Time: 2130 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2127 ns, :2133 ns, 7 ns );
#    Time: 2133 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2130 ns, :2136 ns, 7 ns );
#    Time: 2136 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2139.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2139.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2133 ns, :2139 ns, 7 ns );
#    Time: 2139 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2136 ns, :2142 ns, 7 ns );
#    Time: 2142 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2143.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2143.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1296                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151a0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2143.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2139 ns, :2145 ns, 7 ns );
#    Time: 2145 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2142 ns, :2148 ns, 7 ns );
#    Time: 2148 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2145 ns, :2151 ns, 7 ns );
#    Time: 2151 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2148 ns, :2154 ns, 7 ns );
#    Time: 2154 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2155.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2155.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11519e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2151 ns, :2157 ns, 7 ns );
#    Time: 2157 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2159.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2159.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1300                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151a2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2159.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2154 ns, :2160 ns, 7 ns );
#    Time: 2160 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2157 ns, :2163 ns, 7 ns );
#    Time: 2163 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2160 ns, :2166 ns, 7 ns );
#    Time: 2166 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2163 ns, :2169 ns, 7 ns );
#    Time: 2169 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2171.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2171.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2166 ns, :2172 ns, 7 ns );
#    Time: 2172 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2169 ns, :2175 ns, 7 ns );
#    Time: 2175 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2175.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2175.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1304                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151a4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2175.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2172 ns, :2178 ns, 7 ns );
#    Time: 2178 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2175 ns, :2181 ns, 7 ns );
#    Time: 2181 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2178 ns, :2184 ns, 7 ns );
#    Time: 2184 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2187.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2187.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2181 ns, :2187 ns, 7 ns );
#    Time: 2187 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2184 ns, :2190 ns, 7 ns );
#    Time: 2190 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2191.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2191.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1308                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151a6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2191.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2187 ns, :2193 ns, 7 ns );
#    Time: 2193 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2190 ns, :2196 ns, 7 ns );
#    Time: 2196 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2193 ns, :2199 ns, 7 ns );
#    Time: 2199 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2196 ns, :2202 ns, 7 ns );
#    Time: 2202 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2199 ns, :2205 ns, 7 ns );
#    Time: 2205 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2207.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2207.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1312                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151a8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2207.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2202 ns, :2208 ns, 7 ns );
#    Time: 2208 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2205 ns, :2211 ns, 7 ns );
#    Time: 2211 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2208 ns, :2214 ns, 7 ns );
#    Time: 2214 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2211 ns, :2217 ns, 7 ns );
#    Time: 2217 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2217 ns, Dqm:2217 ns, 800 ps );
#    Time: 2217 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2217 ns, Ras_n:2217 ns, 800 ps );
#    Time: 2217 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2214 ns, :2220 ns, 7 ns );
#    Time: 2220 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2217 ns, :2223 ns, 7 ns );
#    Time: 2223 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2223.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2223.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1316                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151aa                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2223.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:2223 ns, Ras_n:2223 ns, 800 ps );
#    Time: 2223 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2220 ns, :2226 ns, 7 ns );
#    Time: 2226 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2223 ns, :2229 ns, 7 ns );
#    Time: 2229 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2226 ns, :2232 ns, 7 ns );
#    Time: 2232 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151a8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2229 ns, :2235 ns, 7 ns );
#    Time: 2235 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2235 ns, Addr:2235 ns, 800 ps );
#    Time: 2235 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2235 ns, Cas_n:2235 ns, 800 ps );
#    Time: 2235 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2232 ns, :2238 ns, 7 ns );
#    Time: 2238 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2239.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2239.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1320                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ac                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2239.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2235 ns, :2241 ns, 7 ns );
#    Time: 2241 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2241 ns, Addr:2241 ns, 800 ps );
#    Time: 2241 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2241 ns, Cas_n:2241 ns, 800 ps );
#    Time: 2241 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2238 ns, :2244 ns, 7 ns );
#    Time: 2244 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2241 ns, :2247 ns, 7 ns );
#    Time: 2247 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2244 ns, :2250 ns, 7 ns );
#    Time: 2250 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2247 ns, :2253 ns, 7 ns );
#    Time: 2253 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2255.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2255.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1324                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ae                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2255.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2250 ns, :2256 ns, 7 ns );
#    Time: 2256 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2253 ns, :2259 ns, 7 ns );
#    Time: 2259 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2259 ns, Dqm:2259 ns, 800 ps );
#    Time: 2259 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2256 ns, :2262 ns, 7 ns );
#    Time: 2262 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2259 ns, :2265 ns, 7 ns );
#    Time: 2265 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2262 ns, :2268 ns, 7 ns );
#    Time: 2268 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2265 ns, :2271 ns, 7 ns );
#    Time: 2271 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2271.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2271.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1328                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151b0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2271.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2268 ns, :2274 ns, 7 ns );
#    Time: 2274 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2271 ns, :2277 ns, 7 ns );
#    Time: 2277 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2274 ns, :2280 ns, 7 ns );
#    Time: 2280 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2277 ns, :2283 ns, 7 ns );
#    Time: 2283 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2280 ns, :2286 ns, 7 ns );
#    Time: 2286 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2287.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2287.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1332                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151b2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2287.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2283 ns, :2289 ns, 7 ns );
#    Time: 2289 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2289 ns, Dqm:2289 ns, 800 ps );
#    Time: 2289 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2289 ns, Ras_n:2289 ns, 800 ps );
#    Time: 2289 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2286 ns, :2292 ns, 7 ns );
#    Time: 2292 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2289 ns, :2295 ns, 7 ns );
#    Time: 2295 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2295 ns, Ras_n:2295 ns, 800 ps );
#    Time: 2295 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2292 ns, :2298 ns, 7 ns );
#    Time: 2298 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2295 ns, :2301 ns, 7 ns );
#    Time: 2301 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2303.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2303.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1336                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151b4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2303.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2298 ns, :2304 ns, 7 ns );
#    Time: 2304 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2301 ns, :2307 ns, 7 ns );
#    Time: 2307 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2307 ns, Addr:2307 ns, 800 ps );
#    Time: 2307 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2307 ns, Cas_n:2307 ns, 800 ps );
#    Time: 2307 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2304 ns, :2310 ns, 7 ns );
#    Time: 2310 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2307 ns, :2313 ns, 7 ns );
#    Time: 2313 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2313 ns, Addr:2313 ns, 800 ps );
#    Time: 2313 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2313 ns, Cas_n:2313 ns, 800 ps );
#    Time: 2313 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2310 ns, :2316 ns, 7 ns );
#    Time: 2316 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2313 ns, :2319 ns, 7 ns );
#    Time: 2319 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2319.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2319.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1340                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151b6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2319.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2316 ns, :2322 ns, 7 ns );
#    Time: 2322 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2319 ns, :2325 ns, 7 ns );
#    Time: 2325 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2322 ns, :2328 ns, 7 ns );
#    Time: 2328 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2325 ns, :2331 ns, 7 ns );
#    Time: 2331 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2331 ns, Dqm:2331 ns, 800 ps );
#    Time: 2331 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2328 ns, :2334 ns, 7 ns );
#    Time: 2334 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2335.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2335.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1344                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151b8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2335.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2331 ns, :2337 ns, 7 ns );
#    Time: 2337 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2334 ns, :2340 ns, 7 ns );
#    Time: 2340 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2337 ns, :2343 ns, 7 ns );
#    Time: 2343 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2340 ns, :2346 ns, 7 ns );
#    Time: 2346 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2343 ns, :2349 ns, 7 ns );
#    Time: 2349 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2351.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2351.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1348                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ba                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2351.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2346 ns, :2352 ns, 7 ns );
#    Time: 2352 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2349 ns, :2355 ns, 7 ns );
#    Time: 2355 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2352 ns, :2358 ns, 7 ns );
#    Time: 2358 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 2361.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# --------------------------------------------
# Name               Type          Size  Value
# --------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731 
#   RAS              integral      1     'h0  
#   CAS              integral      1     'h0  
#   CS               integral      1     'h0  
#   WE               integral      1     'h1  
#   A                integral      13    'h0  
#   BA               integral      2     'h0  
#   DQ               integral      16    'h0  
#   DQM              integral      2     'h0  
#   ROW_Addr         integral      26    'h0  
#   COL_Addr         integral      18    'h200
#   Bank_Addr        integral      2     'h0  
#   DQ_Data_H_L      integral      32    'h0  
# --------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 2361.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 2361.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  --------------------------------------------
# Name               Type          Size  Value
# --------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731 
#   RAS              integral      1     'h0  
#   CAS              integral      1     'h0  
#   CS               integral      1     'h0  
#   WE               integral      1     'h1  
#   A                integral      13    'h0  
#   BA               integral      2     'h0  
#   DQ               integral      16    'h0  
#   DQM              integral      2     'h0  
#   ROW_Addr         integral      26    'h0  
#   COL_Addr         integral      18    'h200
#   Bank_Addr        integral      2     'h0  
#   DQ_Data_H_L      integral      32    'h0  
# --------------------------------------------
# 
# ================================================
# AWADDR=1150ba
# ARADDR=1150ba
# WDATA=aa005529
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:2355 ns, :2361 ns, 7 ns );
#    Time: 2361 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2358 ns, :2364 ns, 7 ns );
#    Time: 2364 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2361 ns, :2367 ns, 7 ns );
#    Time: 2367 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2367.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2367.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1352                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151bc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2367.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2364 ns, :2370 ns, 7 ns );
#    Time: 2370 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2367 ns, :2373 ns, 7 ns );
#    Time: 2373 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2370 ns, :2376 ns, 7 ns );
#    Time: 2376 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2373 ns, :2379 ns, 7 ns );
#    Time: 2379 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2379 ns, Dqm:2379 ns, 800 ps );
#    Time: 2379 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2379 ns, Addr:2379 ns, 800 ps );
#    Time: 2379 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2379 ns, Ras_n:2379 ns, 800 ps );
#    Time: 2379 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2376 ns, :2382 ns, 7 ns );
#    Time: 2382 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2383.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2383.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1356                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151be                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2383.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2379 ns, :2385 ns, 7 ns );
#    Time: 2385 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2385 ns, Addr:2385 ns, 800 ps );
#    Time: 2385 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2385 ns, Ras_n:2385 ns, 800 ps );
#    Time: 2385 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2382 ns, :2388 ns, 7 ns );
#    Time: 2388 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2385 ns, :2391 ns, 7 ns );
#    Time: 2391 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2388 ns, :2394 ns, 7 ns );
#    Time: 2394 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2391 ns, :2397 ns, 7 ns );
#    Time: 2397 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2397 ns, Addr:2397 ns, 800 ps );
#    Time: 2397 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2397 ns, Cas_n:2397 ns, 800 ps );
#    Time: 2397 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2399.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2399.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1360                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151c0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2399.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2394 ns, :2400 ns, 7 ns );
#    Time: 2400 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2397 ns, :2403 ns, 7 ns );
#    Time: 2403 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2403 ns, Addr:2403 ns, 800 ps );
#    Time: 2403 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2403 ns, Cas_n:2403 ns, 800 ps );
#    Time: 2403 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2400 ns, :2406 ns, 7 ns );
#    Time: 2406 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2403 ns, :2409 ns, 7 ns );
#    Time: 2409 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2406 ns, :2412 ns, 7 ns );
#    Time: 2412 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2409 ns, :2415 ns, 7 ns );
#    Time: 2415 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2415.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2415.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1364                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151c2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2415.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2412 ns, :2418 ns, 7 ns );
#    Time: 2418 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2415 ns, :2421 ns, 7 ns );
#    Time: 2421 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2421 ns, Dqm:2421 ns, 800 ps );
#    Time: 2421 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2418 ns, :2424 ns, 7 ns );
#    Time: 2424 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2421 ns, :2427 ns, 7 ns );
#    Time: 2427 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2424 ns, :2430 ns, 7 ns );
#    Time: 2430 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2431.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2431.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1368                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151c4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2431.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2427 ns, :2433 ns, 7 ns );
#    Time: 2433 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2430 ns, :2436 ns, 7 ns );
#    Time: 2436 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2433 ns, :2439 ns, 7 ns );
#    Time: 2439 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2436 ns, :2442 ns, 7 ns );
#    Time: 2442 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2439 ns, :2445 ns, 7 ns );
#    Time: 2445 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2447.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2447.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1372                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151c6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2447.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2442 ns, :2448 ns, 7 ns );
#    Time: 2448 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2445 ns, :2451 ns, 7 ns );
#    Time: 2451 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2451 ns, Dqm:2451 ns, 800 ps );
#    Time: 2451 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2451 ns, Addr:2451 ns, 800 ps );
#    Time: 2451 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2451 ns, Ras_n:2451 ns, 800 ps );
#    Time: 2451 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2448 ns, :2454 ns, 7 ns );
#    Time: 2454 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2451 ns, :2457 ns, 7 ns );
#    Time: 2457 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2457 ns, Addr:2457 ns, 800 ps );
#    Time: 2457 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2457 ns, Ras_n:2457 ns, 800 ps );
#    Time: 2457 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2454 ns, :2460 ns, 7 ns );
#    Time: 2460 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2457 ns, :2463 ns, 7 ns );
#    Time: 2463 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2463.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2463.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1376                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151c8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2463.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2460 ns, :2466 ns, 7 ns );
#    Time: 2466 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2463 ns, :2469 ns, 7 ns );
#    Time: 2469 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2469 ns, Addr:2469 ns, 800 ps );
#    Time: 2469 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2469 ns, Cas_n:2469 ns, 800 ps );
#    Time: 2469 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2466 ns, :2472 ns, 7 ns );
#    Time: 2472 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2469 ns, :2475 ns, 7 ns );
#    Time: 2475 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2475 ns, Addr:2475 ns, 800 ps );
#    Time: 2475 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2475 ns, Cas_n:2475 ns, 800 ps );
#    Time: 2475 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2472 ns, :2478 ns, 7 ns );
#    Time: 2478 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2479.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2479.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1380                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ca                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2479.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2475 ns, :2481 ns, 7 ns );
#    Time: 2481 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2478 ns, :2484 ns, 7 ns );
#    Time: 2484 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2481 ns, :2487 ns, 7 ns );
#    Time: 2487 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2484 ns, :2490 ns, 7 ns );
#    Time: 2490 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2487 ns, :2493 ns, 7 ns );
#    Time: 2493 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2493 ns, Dqm:2493 ns, 800 ps );
#    Time: 2493 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2495.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2495.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1384                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151cc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2495.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2490 ns, :2496 ns, 7 ns );
#    Time: 2496 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2493 ns, :2499 ns, 7 ns );
#    Time: 2499 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2496 ns, :2502 ns, 7 ns );
#    Time: 2502 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2499 ns, :2505 ns, 7 ns );
#    Time: 2505 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2502 ns, :2508 ns, 7 ns );
#    Time: 2508 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2505 ns, :2511 ns, 7 ns );
#    Time: 2511 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2511.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2511.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1388                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ce                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2511.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2508 ns, :2514 ns, 7 ns );
#    Time: 2514 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2511 ns, :2517 ns, 7 ns );
#    Time: 2517 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2514 ns, :2520 ns, 7 ns );
#    Time: 2520 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 2523.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h156aa  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 2523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 2523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h156aa  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# 
# ================================================
# AWADDR=1150bc
# ARADDR=1150bc
# WDATA=aa00552c
# RDATA=0
# SD_RD_ADDR=1150aa
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0mUVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2517 ns, :2523 ns, 7 ns );
#    Time: 2523 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2520 ns, :2526 ns, 7 ns );
#    Time: 2526 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2527.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2527.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1392                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151d0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2527.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2523 ns, :2529 ns, 7 ns );
#    Time: 2529 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2526 ns, :2532 ns, 7 ns );
#    Time: 2532 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2529 ns, :2535 ns, 7 ns );
#    Time: 2535 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2532 ns, :2538 ns, 7 ns );
#    Time: 2538 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2535 ns, :2541 ns, 7 ns );
#    Time: 2541 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2541 ns, Dqm:2541 ns, 800 ps );
#    Time: 2541 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2541 ns, Addr:2541 ns, 800 ps );
#    Time: 2541 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2541 ns, Ras_n:2541 ns, 800 ps );
#    Time: 2541 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2543.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2543.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1396                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151d2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2543.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2538 ns, :2544 ns, 7 ns );
#    Time: 2544 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2541 ns, :2547 ns, 7 ns );
#    Time: 2547 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2547 ns, Addr:2547 ns, 800 ps );
#    Time: 2547 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2547 ns, Ras_n:2547 ns, 800 ps );
#    Time: 2547 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2544 ns, :2550 ns, 7 ns );
#    Time: 2550 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2547 ns, :2553 ns, 7 ns );
#    Time: 2553 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2550 ns, :2556 ns, 7 ns );
#    Time: 2556 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2553 ns, :2559 ns, 7 ns );
#    Time: 2559 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2559.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2559.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1400                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151d4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2559.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:2559 ns, Addr:2559 ns, 800 ps );
#    Time: 2559 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2559 ns, Cas_n:2559 ns, 800 ps );
#    Time: 2559 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2556 ns, :2562 ns, 7 ns );
#    Time: 2562 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2559 ns, :2565 ns, 7 ns );
#    Time: 2565 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2565 ns, Addr:2565 ns, 800 ps );
#    Time: 2565 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2565 ns, Cas_n:2565 ns, 800 ps );
#    Time: 2565 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2562 ns, :2568 ns, 7 ns );
#    Time: 2568 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2565 ns, :2571 ns, 7 ns );
#    Time: 2571 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2568 ns, :2574 ns, 7 ns );
#    Time: 2574 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2575.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2575.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1404                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151d6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2575.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2571 ns, :2577 ns, 7 ns );
#    Time: 2577 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2574 ns, :2580 ns, 7 ns );
#    Time: 2580 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2577 ns, :2583 ns, 7 ns );
#    Time: 2583 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2583 ns, Dqm:2583 ns, 800 ps );
#    Time: 2583 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2580 ns, :2586 ns, 7 ns );
#    Time: 2586 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2583 ns, :2589 ns, 7 ns );
#    Time: 2589 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2591.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2591.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1408                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151d8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2591.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2586 ns, :2592 ns, 7 ns );
#    Time: 2592 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2589 ns, :2595 ns, 7 ns );
#    Time: 2595 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2592 ns, :2598 ns, 7 ns );
#    Time: 2598 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2595 ns, :2601 ns, 7 ns );
#    Time: 2601 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2598 ns, :2604 ns, 7 ns );
#    Time: 2604 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2601 ns, :2607 ns, 7 ns );
#    Time: 2607 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2607.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2607.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1412                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151da                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2607.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2604 ns, :2610 ns, 7 ns );
#    Time: 2610 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2607 ns, :2613 ns, 7 ns );
#    Time: 2613 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2613 ns, Dqm:2613 ns, 800 ps );
#    Time: 2613 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2613 ns, Addr:2613 ns, 800 ps );
#    Time: 2613 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2613 ns, Ras_n:2613 ns, 800 ps );
#    Time: 2613 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2610 ns, :2616 ns, 7 ns );
#    Time: 2616 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2613 ns, :2619 ns, 7 ns );
#    Time: 2619 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2619 ns, Addr:2619 ns, 800 ps );
#    Time: 2619 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2619 ns, Ras_n:2619 ns, 800 ps );
#    Time: 2619 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2616 ns, :2622 ns, 7 ns );
#    Time: 2622 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2623.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2623.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1416                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151dc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2623.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2619 ns, :2625 ns, 7 ns );
#    Time: 2625 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2622 ns, :2628 ns, 7 ns );
#    Time: 2628 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2625 ns, :2631 ns, 7 ns );
#    Time: 2631 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2631 ns, Addr:2631 ns, 800 ps );
#    Time: 2631 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2631 ns, Cas_n:2631 ns, 800 ps );
#    Time: 2631 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:2628 ns, :2634 ns, 7 ns );
#    Time: 2634 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2631 ns, :2637 ns, 7 ns );
#    Time: 2637 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2637 ns, Addr:2637 ns, 800 ps );
#    Time: 2637 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2637 ns, Cas_n:2637 ns, 800 ps );
#    Time: 2637 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2639.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2639.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1420                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151de                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2639.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2634 ns, :2640 ns, 7 ns );
#    Time: 2640 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2637 ns, :2643 ns, 7 ns );
#    Time: 2643 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2640 ns, :2646 ns, 7 ns );
#    Time: 2646 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2643 ns, :2649 ns, 7 ns );
#    Time: 2649 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2646 ns, :2652 ns, 7 ns );
#    Time: 2652 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2649 ns, :2655 ns, 7 ns );
#    Time: 2655 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2655.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2655.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1424                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151e0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2655.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:2655 ns, Dqm:2655 ns, 800 ps );
#    Time: 2655 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2652 ns, :2658 ns, 7 ns );
#    Time: 2658 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2655 ns, :2661 ns, 7 ns );
#    Time: 2661 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2658 ns, :2664 ns, 7 ns );
#    Time: 2664 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2661 ns, :2667 ns, 7 ns );
#    Time: 2667 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2664 ns, :2670 ns, 7 ns );
#    Time: 2670 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2671.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2671.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1428                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151e2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2671.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2667 ns, :2673 ns, 7 ns );
#    Time: 2673 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2670 ns, :2676 ns, 7 ns );
#    Time: 2676 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2673 ns, :2679 ns, 7 ns );
#    Time: 2679 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2676 ns, :2682 ns, 7 ns );
#    Time: 2682 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 2685.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h15aac  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 2685.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 2685.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h15aac  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150be
# WDATA=0
# RDATA=0
# SD_RD_ADDR=1150ac
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:2679 ns, :2685 ns, 7 ns );
#    Time: 2685 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2687.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2687.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1432                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151e4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2687.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2682 ns, :2688 ns, 7 ns );
#    Time: 2688 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2685 ns, :2691 ns, 7 ns );
#    Time: 2691 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2688 ns, :2694 ns, 7 ns );
#    Time: 2694 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2691 ns, :2697 ns, 7 ns );
#    Time: 2697 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2694 ns, :2700 ns, 7 ns );
#    Time: 2700 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2697 ns, :2703 ns, 7 ns );
#    Time: 2703 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2703.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2703.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1436                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151e6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2703.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:2703 ns, Dqm:2703 ns, 800 ps );
#    Time: 2703 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2703 ns, Addr:2703 ns, 800 ps );
#    Time: 2703 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2703 ns, Ras_n:2703 ns, 800 ps );
#    Time: 2703 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2700 ns, :2706 ns, 7 ns );
#    Time: 2706 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2703 ns, :2709 ns, 7 ns );
#    Time: 2709 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2709 ns, Addr:2709 ns, 800 ps );
#    Time: 2709 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2709 ns, Ras_n:2709 ns, 800 ps );
#    Time: 2709 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2706 ns, :2712 ns, 7 ns );
#    Time: 2712 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2709 ns, :2715 ns, 7 ns );
#    Time: 2715 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2712 ns, :2718 ns, 7 ns );
#    Time: 2718 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2719.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2719.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1440                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151e8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2719.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2715 ns, :2721 ns, 7 ns );
#    Time: 2721 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2721 ns, Addr:2721 ns, 800 ps );
#    Time: 2721 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2721 ns, Cas_n:2721 ns, 800 ps );
#    Time: 2721 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:2721 ns, We_n:2721 ns, 800 ps );
#    Time: 2721 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2718 ns, :2724 ns, 7 ns );
#    Time: 2724 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2721 ns, :2727 ns, 7 ns );
#    Time: 2727 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2727 ns, Addr:2727 ns, 800 ps );
#    Time: 2727 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2727 ns, Cas_n:2727 ns, 800 ps );
#    Time: 2727 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:2727 ns, We_n:2727 ns, 800 ps );
#    Time: 2727 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:2727 ns, Dq:2727 ns, 800 ps );
#    Time: 2727 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:2724 ns, :2730 ns, 7 ns );
#    Time: 2730 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2727 ns, :2733 ns, 7 ns );
#    Time: 2733 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2735.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2735.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1444                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ea                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2735.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2730 ns, :2736 ns, 7 ns );
#    Time: 2736 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2733 ns, :2739 ns, 7 ns );
#    Time: 2739 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2739 ns, Dqm:2739 ns, 800 ps );
#    Time: 2739 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2736 ns, :2742 ns, 7 ns );
#    Time: 2742 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2739 ns, :2745 ns, 7 ns );
#    Time: 2745 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2742 ns, :2748 ns, 7 ns );
#    Time: 2748 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2745 ns, :2751 ns, 7 ns );
#    Time: 2751 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2751.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2751.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1448                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ec                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2751.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2748 ns, :2754 ns, 7 ns );
#    Time: 2754 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2751 ns, :2757 ns, 7 ns );
#    Time: 2757 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2754 ns, :2760 ns, 7 ns );
#    Time: 2760 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2757 ns, :2763 ns, 7 ns );
#    Time: 2763 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2760 ns, :2766 ns, 7 ns );
#    Time: 2766 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2767.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2767.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1452                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151ee                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2767.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2763 ns, :2769 ns, 7 ns );
#    Time: 2769 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2766 ns, :2772 ns, 7 ns );
#    Time: 2772 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2769 ns, :2775 ns, 7 ns );
#    Time: 2775 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2775 ns, Dqm:2775 ns, 800 ps );
#    Time: 2775 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:2775 ns, Addr:2775 ns, 800 ps );
#    Time: 2775 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2775 ns, Ras_n:2775 ns, 800 ps );
#    Time: 2775 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:2772 ns, :2778 ns, 7 ns );
#    Time: 2778 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ec
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ec
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2775 ns, :2781 ns, 7 ns );
#    Time: 2781 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2781 ns, Addr:2781 ns, 800 ps );
#    Time: 2781 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2781 ns, Ras_n:2781 ns, 800 ps );
#    Time: 2781 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2783.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2783.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1456                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151f0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2783.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2778 ns, :2784 ns, 7 ns );
#    Time: 2784 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2781 ns, :2787 ns, 7 ns );
#    Time: 2787 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2784 ns, :2790 ns, 7 ns );
#    Time: 2790 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2787 ns, :2793 ns, 7 ns );
#    Time: 2793 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2793 ns, Addr:2793 ns, 800 ps );
#    Time: 2793 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2793 ns, Cas_n:2793 ns, 800 ps );
#    Time: 2793 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:2793 ns, We_n:2793 ns, 800 ps );
#    Time: 2793 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ee
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151ee
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2790 ns, :2796 ns, 7 ns );
#    Time: 2796 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2793 ns, :2799 ns, 7 ns );
#    Time: 2799 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2799.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2799.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1460                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151f2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2799.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:2799 ns, Addr:2799 ns, 800 ps );
#    Time: 2799 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:2799 ns, Cas_n:2799 ns, 800 ps );
#    Time: 2799 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:2799 ns, We_n:2799 ns, 800 ps );
#    Time: 2799 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:2799 ns, Dq:2799 ns, 800 ps );
#    Time: 2799 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:2796 ns, :2802 ns, 7 ns );
#    Time: 2802 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2799 ns, :2805 ns, 7 ns );
#    Time: 2805 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2802 ns, :2808 ns, 7 ns );
#    Time: 2808 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2805 ns, :2811 ns, 7 ns );
#    Time: 2811 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:2811 ns, Dqm:2811 ns, 800 ps );
#    Time: 2811 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:2808 ns, :2814 ns, 7 ns );
#    Time: 2814 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2815.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2815.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1464                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151f4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2815.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2811 ns, :2817 ns, 7 ns );
#    Time: 2817 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2814 ns, :2820 ns, 7 ns );
#    Time: 2820 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2817 ns, :2823 ns, 7 ns );
#    Time: 2823 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2820 ns, :2826 ns, 7 ns );
#    Time: 2826 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2827.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2827.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2823 ns, :2829 ns, 7 ns );
#    Time: 2829 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2831.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2831.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1468                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151f6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2831.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2826 ns, :2832 ns, 7 ns );
#    Time: 2832 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2829 ns, :2835 ns, 7 ns );
#    Time: 2835 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2832 ns, :2838 ns, 7 ns );
#    Time: 2838 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2835 ns, :2841 ns, 7 ns );
#    Time: 2841 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2843.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2843.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2838 ns, :2844 ns, 7 ns );
#    Time: 2844 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 2847.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15eae   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005526
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 2847.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 2847.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h15eae   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'haa005526
# -------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150c0
# WDATA=0
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150ae
# SD_WDATA=aa005526
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:2841 ns, :2847 ns, 7 ns );
#    Time: 2847 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2847.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2847.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1472                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151f8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2847.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2844 ns, :2850 ns, 7 ns );
#    Time: 2850 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2847 ns, :2853 ns, 7 ns );
#    Time: 2853 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2850 ns, :2856 ns, 7 ns );
#    Time: 2856 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2859.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2859.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2853 ns, :2859 ns, 7 ns );
#    Time: 2859 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2856 ns, :2862 ns, 7 ns );
#    Time: 2862 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2863.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2863.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1476                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151fa                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2863.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2859 ns, :2865 ns, 7 ns );
#    Time: 2865 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2862 ns, :2868 ns, 7 ns );
#    Time: 2868 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2865 ns, :2871 ns, 7 ns );
#    Time: 2871 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2868 ns, :2874 ns, 7 ns );
#    Time: 2874 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2875.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2875.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151f8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2871 ns, :2877 ns, 7 ns );
#    Time: 2877 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2879.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2879.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1480                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151fc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2879.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2874 ns, :2880 ns, 7 ns );
#    Time: 2880 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2877 ns, :2883 ns, 7 ns );
#    Time: 2883 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2880 ns, :2886 ns, 7 ns );
#    Time: 2886 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2883 ns, :2889 ns, 7 ns );
#    Time: 2889 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2891.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2891.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2886 ns, :2892 ns, 7 ns );
#    Time: 2892 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2889 ns, :2895 ns, 7 ns );
#    Time: 2895 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2895.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2895.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1484                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1151fe                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2895.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2892 ns, :2898 ns, 7 ns );
#    Time: 2898 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2895 ns, :2901 ns, 7 ns );
#    Time: 2901 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2898 ns, :2904 ns, 7 ns );
#    Time: 2904 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2907.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2907.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2901 ns, :2907 ns, 7 ns );
#    Time: 2907 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2904 ns, :2910 ns, 7 ns );
#    Time: 2910 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2911.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2911.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1488                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115200                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2911.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2907 ns, :2913 ns, 7 ns );
#    Time: 2913 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2910 ns, :2916 ns, 7 ns );
#    Time: 2916 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2913 ns, :2919 ns, 7 ns );
#    Time: 2919 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2916 ns, :2922 ns, 7 ns );
#    Time: 2922 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fe
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2923.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2923.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1151fe
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2919 ns, :2925 ns, 7 ns );
#    Time: 2925 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2927.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2927.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1492                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115202                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2927.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2922 ns, :2928 ns, 7 ns );
#    Time: 2928 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2925 ns, :2931 ns, 7 ns );
#    Time: 2931 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2928 ns, :2934 ns, 7 ns );
#    Time: 2934 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2931 ns, :2937 ns, 7 ns );
#    Time: 2937 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115200
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2939.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2939.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115200
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2934 ns, :2940 ns, 7 ns );
#    Time: 2940 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2937 ns, :2943 ns, 7 ns );
#    Time: 2943 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2943.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2943.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1496                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115204                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2943.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2940 ns, :2946 ns, 7 ns );
#    Time: 2946 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2943 ns, :2949 ns, 7 ns );
#    Time: 2949 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2946 ns, :2952 ns, 7 ns );
#    Time: 2952 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115202
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2955.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2955.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115202
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2949 ns, :2955 ns, 7 ns );
#    Time: 2955 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2952 ns, :2958 ns, 7 ns );
#    Time: 2958 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2959.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2959.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1500                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115206                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2959.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:2955 ns, :2961 ns, 7 ns );
#    Time: 2961 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:2958 ns, :2964 ns, 7 ns );
#    Time: 2964 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2961 ns, :2967 ns, 7 ns );
#    Time: 2967 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2964 ns, :2970 ns, 7 ns );
#    Time: 2970 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115204
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2971.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2971.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115204
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2967 ns, :2973 ns, 7 ns );
#    Time: 2973 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2975.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2975.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1504                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115208                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2975.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2970 ns, :2976 ns, 7 ns );
#    Time: 2976 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2973 ns, :2979 ns, 7 ns );
#    Time: 2979 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2976 ns, :2982 ns, 7 ns );
#    Time: 2982 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2979 ns, :2985 ns, 7 ns );
#    Time: 2985 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 2987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 2987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115206
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 2987.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 2987.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115206
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:2982 ns, :2988 ns, 7 ns );
#    Time: 2988 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:2985 ns, :2991 ns, 7 ns );
#    Time: 2991 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 2991.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 2991.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1508                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11520a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    2991.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:2988 ns, :2994 ns, 7 ns );
#    Time: 2994 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 2995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:2991 ns, :2997 ns, 7 ns );
#    Time: 2997 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:2994 ns, :3 us, 7 ns );
#    Time: 3 us  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115208
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3003.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3003.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115208
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:2997 ns, :3003 ns, 7 ns );
#    Time: 3003 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3 us, :3006 ns, 7 ns );
#    Time: 3006 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3007.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3007.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1512                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11520c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3007.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3003 ns, :3009 ns, 7 ns );
#    Time: 3009 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3006 ns, :3012 ns, 7 ns );
#    Time: 3012 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3009 ns, :3015 ns, 7 ns );
#    Time: 3015 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3012 ns, :3018 ns, 7 ns );
#    Time: 3018 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3019.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3019.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3015 ns, :3021 ns, 7 ns );
#    Time: 3021 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3023.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3023.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1516                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11520e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3023.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3018 ns, :3024 ns, 7 ns );
#    Time: 3024 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3021 ns, :3027 ns, 7 ns );
#    Time: 3027 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3024 ns, :3030 ns, 7 ns );
#    Time: 3030 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3027 ns, :3033 ns, 7 ns );
#    Time: 3033 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3035.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3035.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3030 ns, :3036 ns, 7 ns );
#    Time: 3036 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3033 ns, :3039 ns, 7 ns );
#    Time: 3039 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3039.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3039.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1520                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115210                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3039.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3036 ns, :3042 ns, 7 ns );
#    Time: 3042 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3039 ns, :3045 ns, 7 ns );
#    Time: 3045 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3042 ns, :3048 ns, 7 ns );
#    Time: 3048 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3051.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3051.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11520e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3045 ns, :3051 ns, 7 ns );
#    Time: 3051 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3048 ns, :3054 ns, 7 ns );
#    Time: 3054 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3055.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3055.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1524                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115212                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3055.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3051 ns, :3057 ns, 7 ns );
#    Time: 3057 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3054 ns, :3060 ns, 7 ns );
#    Time: 3060 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3057 ns, :3063 ns, 7 ns );
#    Time: 3063 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3060 ns, :3066 ns, 7 ns );
#    Time: 3066 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115210
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3067.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3067.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115210
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3063 ns, :3069 ns, 7 ns );
#    Time: 3069 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3071.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3071.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1528                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115214                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3071.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3066 ns, :3072 ns, 7 ns );
#    Time: 3072 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3069 ns, :3075 ns, 7 ns );
#    Time: 3075 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3072 ns, :3078 ns, 7 ns );
#    Time: 3078 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3075 ns, :3081 ns, 7 ns );
#    Time: 3081 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115212
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3083.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115212
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3078 ns, :3084 ns, 7 ns );
#    Time: 3084 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3081 ns, :3087 ns, 7 ns );
#    Time: 3087 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3087.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3087.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1532                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115216                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3087.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3084 ns, :3090 ns, 7 ns );
#    Time: 3090 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3087 ns, :3093 ns, 7 ns );
#    Time: 3093 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3090 ns, :3096 ns, 7 ns );
#    Time: 3096 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115214
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3099.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3099.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115214
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3093 ns, :3099 ns, 7 ns );
#    Time: 3099 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3096 ns, :3102 ns, 7 ns );
#    Time: 3102 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3103.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3103.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1536                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115218                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3103.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3099 ns, :3105 ns, 7 ns );
#    Time: 3105 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3102 ns, :3108 ns, 7 ns );
#    Time: 3108 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3105 ns, :3111 ns, 7 ns );
#    Time: 3111 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3108 ns, :3114 ns, 7 ns );
#    Time: 3114 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115216
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3115.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115216
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3111 ns, :3117 ns, 7 ns );
#    Time: 3117 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3119.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3119.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1540                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11521a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3119.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3114 ns, :3120 ns, 7 ns );
#    Time: 3120 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3117 ns, :3123 ns, 7 ns );
#    Time: 3123 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3120 ns, :3126 ns, 7 ns );
#    Time: 3126 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3123 ns, :3129 ns, 7 ns );
#    Time: 3129 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3129 ns, Addr:3129 ns, 800 ps );
#    Time: 3129 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3129 ns, Ras_n:3129 ns, 800 ps );
#    Time: 3129 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:3129 ns, We_n:3129 ns, 800 ps );
#    Time: 3129 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115218
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3131.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115218
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3126 ns, :3132 ns, 7 ns );
#    Time: 3132 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3129 ns, :3135 ns, 7 ns );
#    Time: 3135 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3135.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3135.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1544                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11521c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3135.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:3135 ns, Addr:3135 ns, 800 ps );
#    Time: 3135 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3135 ns, Ras_n:3135 ns, 800 ps );
#    Time: 3135 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:3135 ns, We_n:3135 ns, 800 ps );
#    Time: 3135 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $period( negedge Clk:3132 ns, :3138 ns, 7 ns );
#    Time: 3138 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3135 ns, :3141 ns, 7 ns );
#    Time: 3141 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3141 ns, Ras_n:3141 ns, 800 ps );
#    Time: 3141 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:3141 ns, Cas_n:3141 ns, 800 ps );
#    Time: 3141 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3138 ns, :3144 ns, 7 ns );
#    Time: 3144 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3147.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3141 ns, :3147 ns, 7 ns );
#    Time: 3147 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3147 ns, Ras_n:3147 ns, 800 ps );
#    Time: 3147 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $hold( posedge Clk:3147 ns, Cas_n:3147 ns, 800 ps );
#    Time: 3147 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3144 ns, :3150 ns, 7 ns );
#    Time: 3150 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3151.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3151.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1548                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11521e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3151.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3147 ns, :3153 ns, 7 ns );
#    Time: 3153 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3150 ns, :3156 ns, 7 ns );
#    Time: 3156 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3153 ns, :3159 ns, 7 ns );
#    Time: 3159 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3156 ns, :3162 ns, 7 ns );
#    Time: 3162 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3163.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3159 ns, :3165 ns, 7 ns );
#    Time: 3165 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3167.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3167.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1552                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115220                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3167.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3162 ns, :3168 ns, 7 ns );
#    Time: 3168 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3165 ns, :3171 ns, 7 ns );
#    Time: 3171 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3168 ns, :3174 ns, 7 ns );
#    Time: 3174 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3171 ns, :3177 ns, 7 ns );
#    Time: 3177 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3179.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11521e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3174 ns, :3180 ns, 7 ns );
#    Time: 3180 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3177 ns, :3183 ns, 7 ns );
#    Time: 3183 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3183.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3183.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1556                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115222                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3183.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3180 ns, :3186 ns, 7 ns );
#    Time: 3186 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3183 ns, :3189 ns, 7 ns );
#    Time: 3189 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3186 ns, :3192 ns, 7 ns );
#    Time: 3192 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115220
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3195.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3195.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115220
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3189 ns, :3195 ns, 7 ns );
#    Time: 3195 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3192 ns, :3198 ns, 7 ns );
#    Time: 3198 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3199.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3199.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1560                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115224                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3199.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3195 ns, :3201 ns, 7 ns );
#    Time: 3201 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3198 ns, :3204 ns, 7 ns );
#    Time: 3204 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3201 ns, :3207 ns, 7 ns );
#    Time: 3207 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3204 ns, :3210 ns, 7 ns );
#    Time: 3210 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115222
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3211.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3211.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115222
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3207 ns, :3213 ns, 7 ns );
#    Time: 3213 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3215.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3215.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1564                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115226                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3215.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3210 ns, :3216 ns, 7 ns );
#    Time: 3216 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3213 ns, :3219 ns, 7 ns );
#    Time: 3219 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3216 ns, :3222 ns, 7 ns );
#    Time: 3222 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3219 ns, :3225 ns, 7 ns );
#    Time: 3225 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115224
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3227.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3227.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115224
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3222 ns, :3228 ns, 7 ns );
#    Time: 3228 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3225 ns, :3231 ns, 7 ns );
#    Time: 3231 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3231.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3231.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1568                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115228                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3231.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3228 ns, :3234 ns, 7 ns );
#    Time: 3234 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3231 ns, :3237 ns, 7 ns );
#    Time: 3237 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3234 ns, :3240 ns, 7 ns );
#    Time: 3240 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115226
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3243.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3243.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115226
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3237 ns, :3243 ns, 7 ns );
#    Time: 3243 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3240 ns, :3246 ns, 7 ns );
#    Time: 3246 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3247.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3247.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1572                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11522a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3247.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3243 ns, :3249 ns, 7 ns );
#    Time: 3249 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3246 ns, :3252 ns, 7 ns );
#    Time: 3252 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3249 ns, :3255 ns, 7 ns );
#    Time: 3255 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3252 ns, :3258 ns, 7 ns );
#    Time: 3258 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115228
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3259.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3259.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115228
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3255 ns, :3261 ns, 7 ns );
#    Time: 3261 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3263.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3263.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1576                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11522c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3263.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3258 ns, :3264 ns, 7 ns );
#    Time: 3264 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3261 ns, :3267 ns, 7 ns );
#    Time: 3267 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3264 ns, :3270 ns, 7 ns );
#    Time: 3270 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3267 ns, :3273 ns, 7 ns );
#    Time: 3273 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3275.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3275.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3270 ns, :3276 ns, 7 ns );
#    Time: 3276 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3273 ns, :3279 ns, 7 ns );
#    Time: 3279 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3279.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3279.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1580                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11522e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3279.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3276 ns, :3282 ns, 7 ns );
#    Time: 3282 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3279 ns, :3285 ns, 7 ns );
#    Time: 3285 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3282 ns, :3288 ns, 7 ns );
#    Time: 3288 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3291.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3291.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3285 ns, :3291 ns, 7 ns );
#    Time: 3291 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3288 ns, :3294 ns, 7 ns );
#    Time: 3294 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3295.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3295.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1584                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115230                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3295.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3291 ns, :3297 ns, 7 ns );
#    Time: 3297 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3294 ns, :3300 ns, 7 ns );
#    Time: 3300 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3297 ns, :3303 ns, 7 ns );
#    Time: 3303 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3300 ns, :3306 ns, 7 ns );
#    Time: 3306 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3307.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3307.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11522e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3303 ns, :3309 ns, 7 ns );
#    Time: 3309 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3311.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3311.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1588                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115232                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3311.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3306 ns, :3312 ns, 7 ns );
#    Time: 3312 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3309 ns, :3315 ns, 7 ns );
#    Time: 3315 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3312 ns, :3318 ns, 7 ns );
#    Time: 3318 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3315 ns, :3321 ns, 7 ns );
#    Time: 3321 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115230
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3323.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3323.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115230
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3318 ns, :3324 ns, 7 ns );
#    Time: 3324 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3321 ns, :3327 ns, 7 ns );
#    Time: 3327 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3327.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3327.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1592                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115234                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3327.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3324 ns, :3330 ns, 7 ns );
#    Time: 3330 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3327 ns, :3333 ns, 7 ns );
#    Time: 3333 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3330 ns, :3336 ns, 7 ns );
#    Time: 3336 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115232
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3339.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3339.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115232
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3333 ns, :3339 ns, 7 ns );
#    Time: 3339 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3336 ns, :3342 ns, 7 ns );
#    Time: 3342 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3343.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3343.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1596                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115236                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3343.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3339 ns, :3345 ns, 7 ns );
#    Time: 3345 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3342 ns, :3348 ns, 7 ns );
#    Time: 3348 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3345 ns, :3351 ns, 7 ns );
#    Time: 3351 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3348 ns, :3354 ns, 7 ns );
#    Time: 3354 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115234
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3355.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3355.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115234
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3351 ns, :3357 ns, 7 ns );
#    Time: 3357 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3359.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3359.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1600                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115238                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3359.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3354 ns, :3360 ns, 7 ns );
#    Time: 3360 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3357 ns, :3363 ns, 7 ns );
#    Time: 3363 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3360 ns, :3366 ns, 7 ns );
#    Time: 3366 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3363 ns, :3369 ns, 7 ns );
#    Time: 3369 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115236
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3371.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3371.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115236
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3366 ns, :3372 ns, 7 ns );
#    Time: 3372 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3369 ns, :3375 ns, 7 ns );
#    Time: 3375 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3375.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3375.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1604                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11523a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3375.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3372 ns, :3378 ns, 7 ns );
#    Time: 3378 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3375 ns, :3381 ns, 7 ns );
#    Time: 3381 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3378 ns, :3384 ns, 7 ns );
#    Time: 3384 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115238
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3387.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3387.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115238
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3381 ns, :3387 ns, 7 ns );
#    Time: 3387 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3384 ns, :3390 ns, 7 ns );
#    Time: 3390 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3391.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3391.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1608                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11523c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3391.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3387 ns, :3393 ns, 7 ns );
#    Time: 3393 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3390 ns, :3396 ns, 7 ns );
#    Time: 3396 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3393 ns, :3399 ns, 7 ns );
#    Time: 3399 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3396 ns, :3402 ns, 7 ns );
#    Time: 3402 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3403.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3403.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3399 ns, :3405 ns, 7 ns );
#    Time: 3405 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3407.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3407.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1612                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11523e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3407.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3402 ns, :3408 ns, 7 ns );
#    Time: 3408 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3405 ns, :3411 ns, 7 ns );
#    Time: 3411 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3408 ns, :3414 ns, 7 ns );
#    Time: 3414 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3411 ns, :3417 ns, 7 ns );
#    Time: 3417 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3419.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3414 ns, :3420 ns, 7 ns );
#    Time: 3420 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3417 ns, :3423 ns, 7 ns );
#    Time: 3423 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3423.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3423.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1616                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115240                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3423.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3420 ns, :3426 ns, 7 ns );
#    Time: 3426 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3423 ns, :3429 ns, 7 ns );
#    Time: 3429 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3426 ns, :3432 ns, 7 ns );
#    Time: 3432 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3435.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3435.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11523e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3429 ns, :3435 ns, 7 ns );
#    Time: 3435 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3432 ns, :3438 ns, 7 ns );
#    Time: 3438 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3439.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3439.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1620                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115242                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3439.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3435 ns, :3441 ns, 7 ns );
#    Time: 3441 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3438 ns, :3444 ns, 7 ns );
#    Time: 3444 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3441 ns, :3447 ns, 7 ns );
#    Time: 3447 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3444 ns, :3450 ns, 7 ns );
#    Time: 3450 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115240
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3451.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3451.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115240
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3447 ns, :3453 ns, 7 ns );
#    Time: 3453 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3455.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3455.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1624                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115244                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3455.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3450 ns, :3456 ns, 7 ns );
#    Time: 3456 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3453 ns, :3459 ns, 7 ns );
#    Time: 3459 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3456 ns, :3462 ns, 7 ns );
#    Time: 3462 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3459 ns, :3465 ns, 7 ns );
#    Time: 3465 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115242
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3467.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3467.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115242
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3462 ns, :3468 ns, 7 ns );
#    Time: 3468 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3465 ns, :3471 ns, 7 ns );
#    Time: 3471 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3471.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3471.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1628                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115246                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3471.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3468 ns, :3474 ns, 7 ns );
#    Time: 3474 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3471 ns, :3477 ns, 7 ns );
#    Time: 3477 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3474 ns, :3480 ns, 7 ns );
#    Time: 3480 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115244
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3483.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3483.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115244
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3477 ns, :3483 ns, 7 ns );
#    Time: 3483 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3480 ns, :3486 ns, 7 ns );
#    Time: 3486 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3487.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3487.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1632                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115248                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3487.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3483 ns, :3489 ns, 7 ns );
#    Time: 3489 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3486 ns, :3492 ns, 7 ns );
#    Time: 3492 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3489 ns, :3495 ns, 7 ns );
#    Time: 3495 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3492 ns, :3498 ns, 7 ns );
#    Time: 3498 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115246
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3499.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3499.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115246
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3495 ns, :3501 ns, 7 ns );
#    Time: 3501 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3503.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3503.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1636                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11524a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3503.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3498 ns, :3504 ns, 7 ns );
#    Time: 3504 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3501 ns, :3507 ns, 7 ns );
#    Time: 3507 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3504 ns, :3510 ns, 7 ns );
#    Time: 3510 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3507 ns, :3513 ns, 7 ns );
#    Time: 3513 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115248
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3515.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3515.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115248
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3510 ns, :3516 ns, 7 ns );
#    Time: 3516 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3513 ns, :3519 ns, 7 ns );
#    Time: 3519 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3519.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3519.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1640                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11524c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3519.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3516 ns, :3522 ns, 7 ns );
#    Time: 3522 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3519 ns, :3525 ns, 7 ns );
#    Time: 3525 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3522 ns, :3528 ns, 7 ns );
#    Time: 3528 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3531.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3531.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3525 ns, :3531 ns, 7 ns );
#    Time: 3531 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3528 ns, :3534 ns, 7 ns );
#    Time: 3534 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3535.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3535.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1644                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11524e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3535.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3531 ns, :3537 ns, 7 ns );
#    Time: 3537 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3534 ns, :3540 ns, 7 ns );
#    Time: 3540 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3537 ns, :3543 ns, 7 ns );
#    Time: 3543 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3540 ns, :3546 ns, 7 ns );
#    Time: 3546 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3547.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3547.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3543 ns, :3549 ns, 7 ns );
#    Time: 3549 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3551.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3551.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1648                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115250                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3551.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3546 ns, :3552 ns, 7 ns );
#    Time: 3552 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3549 ns, :3555 ns, 7 ns );
#    Time: 3555 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3552 ns, :3558 ns, 7 ns );
#    Time: 3558 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3555 ns, :3561 ns, 7 ns );
#    Time: 3561 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3563.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3563.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11524e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3558 ns, :3564 ns, 7 ns );
#    Time: 3564 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3561 ns, :3567 ns, 7 ns );
#    Time: 3567 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3567.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3567.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1652                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115252                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3567.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3564 ns, :3570 ns, 7 ns );
#    Time: 3570 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3567 ns, :3573 ns, 7 ns );
#    Time: 3573 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3570 ns, :3576 ns, 7 ns );
#    Time: 3576 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115250
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3579.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115250
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3573 ns, :3579 ns, 7 ns );
#    Time: 3579 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3576 ns, :3582 ns, 7 ns );
#    Time: 3582 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3583.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3583.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1656                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115254                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3583.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3579 ns, :3585 ns, 7 ns );
#    Time: 3585 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3585 ns, Dqm:3585 ns, 800 ps );
#    Time: 3585 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3585 ns, Addr:3585 ns, 800 ps );
#    Time: 3585 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3585 ns, Ras_n:3585 ns, 800 ps );
#    Time: 3585 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3582 ns, :3588 ns, 7 ns );
#    Time: 3588 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3585 ns, :3591 ns, 7 ns );
#    Time: 3591 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3591 ns, Addr:3591 ns, 800 ps );
#    Time: 3591 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3591 ns, Ras_n:3591 ns, 800 ps );
#    Time: 3591 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3588 ns, :3594 ns, 7 ns );
#    Time: 3594 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115252
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3595.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3595.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115252
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3591 ns, :3597 ns, 7 ns );
#    Time: 3597 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3599.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3599.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1660                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115256                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3599.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3594 ns, :3600 ns, 7 ns );
#    Time: 3600 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3597 ns, :3603 ns, 7 ns );
#    Time: 3603 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3603 ns, Addr:3603 ns, 800 ps );
#    Time: 3603 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3603 ns, Cas_n:3603 ns, 800 ps );
#    Time: 3603 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3600 ns, :3606 ns, 7 ns );
#    Time: 3606 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3603 ns, :3609 ns, 7 ns );
#    Time: 3609 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3609 ns, Addr:3609 ns, 800 ps );
#    Time: 3609 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3609 ns, Cas_n:3609 ns, 800 ps );
#    Time: 3609 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115254
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3611.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3611.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115254
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3606 ns, :3612 ns, 7 ns );
#    Time: 3612 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3609 ns, :3615 ns, 7 ns );
#    Time: 3615 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3615.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3615.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1664                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115258                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3615.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3612 ns, :3618 ns, 7 ns );
#    Time: 3618 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3615 ns, :3621 ns, 7 ns );
#    Time: 3621 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3618 ns, :3624 ns, 7 ns );
#    Time: 3624 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115256
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3627.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3627.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115256
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3621 ns, :3627 ns, 7 ns );
#    Time: 3627 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3627 ns, Dqm:3627 ns, 800 ps );
#    Time: 3627 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:3624 ns, :3630 ns, 7 ns );
#    Time: 3630 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3631.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3631.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1668                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11525a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3631.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3627 ns, :3633 ns, 7 ns );
#    Time: 3633 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3630 ns, :3636 ns, 7 ns );
#    Time: 3636 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3633 ns, :3639 ns, 7 ns );
#    Time: 3639 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3636 ns, :3642 ns, 7 ns );
#    Time: 3642 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115258
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3643.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3643.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115258
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3639 ns, :3645 ns, 7 ns );
#    Time: 3645 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3647.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3647.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1672                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11525c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3647.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3642 ns, :3648 ns, 7 ns );
#    Time: 3648 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3645 ns, :3651 ns, 7 ns );
#    Time: 3651 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3648 ns, :3654 ns, 7 ns );
#    Time: 3654 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 3657.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h1150400
#   COL_Addr         integral      18    'h16000  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 3657.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 3657.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h1150400
#   COL_Addr         integral      18    'h16000  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150c2
# WDATA=0
# RDATA=0
# SD_RD_ADDR=80000
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:3651 ns, :3657 ns, 7 ns );
#    Time: 3657 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3657 ns, Dqm:3657 ns, 800 ps );
#    Time: 3657 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3657 ns, Addr:3657 ns, 800 ps );
#    Time: 3657 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3657 ns, Ras_n:3657 ns, 800 ps );
#    Time: 3657 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3659.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3659.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3654 ns, :3660 ns, 7 ns );
#    Time: 3660 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3657 ns, :3663 ns, 7 ns );
#    Time: 3663 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3663.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3663.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1676                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11525e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3663.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:3663 ns, Addr:3663 ns, 800 ps );
#    Time: 3663 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3663 ns, Ras_n:3663 ns, 800 ps );
#    Time: 3663 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3660 ns, :3666 ns, 7 ns );
#    Time: 3666 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3663 ns, :3669 ns, 7 ns );
#    Time: 3669 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3666 ns, :3672 ns, 7 ns );
#    Time: 3672 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3675.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3675.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3669 ns, :3675 ns, 7 ns );
#    Time: 3675 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3675 ns, Addr:3675 ns, 800 ps );
#    Time: 3675 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3675 ns, Cas_n:3675 ns, 800 ps );
#    Time: 3675 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3672 ns, :3678 ns, 7 ns );
#    Time: 3678 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3679.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3679.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1680                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115260                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3679.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3675 ns, :3681 ns, 7 ns );
#    Time: 3681 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3681 ns, Addr:3681 ns, 800 ps );
#    Time: 3681 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3681 ns, Cas_n:3681 ns, 800 ps );
#    Time: 3681 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3678 ns, :3684 ns, 7 ns );
#    Time: 3684 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3681 ns, :3687 ns, 7 ns );
#    Time: 3687 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3684 ns, :3690 ns, 7 ns );
#    Time: 3690 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3691.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3691.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11525e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3687 ns, :3693 ns, 7 ns );
#    Time: 3693 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3695.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3695.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1684                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115262                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3695.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3690 ns, :3696 ns, 7 ns );
#    Time: 3696 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3693 ns, :3699 ns, 7 ns );
#    Time: 3699 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3699 ns, Dqm:3699 ns, 800 ps );
#    Time: 3699 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:3696 ns, :3702 ns, 7 ns );
#    Time: 3702 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3699 ns, :3705 ns, 7 ns );
#    Time: 3705 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115260
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3707.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3707.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115260
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3702 ns, :3708 ns, 7 ns );
#    Time: 3708 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3705 ns, :3711 ns, 7 ns );
#    Time: 3711 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3711.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3711.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1688                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115264                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3711.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3708 ns, :3714 ns, 7 ns );
#    Time: 3714 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3711 ns, :3717 ns, 7 ns );
#    Time: 3717 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3714 ns, :3720 ns, 7 ns );
#    Time: 3720 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115262
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3723.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3723.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115262
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3717 ns, :3723 ns, 7 ns );
#    Time: 3723 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3720 ns, :3726 ns, 7 ns );
#    Time: 3726 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3727.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3727.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1692                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115266                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3727.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3723 ns, :3729 ns, 7 ns );
#    Time: 3729 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3726 ns, :3732 ns, 7 ns );
#    Time: 3732 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3729 ns, :3735 ns, 7 ns );
#    Time: 3735 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3732 ns, :3738 ns, 7 ns );
#    Time: 3738 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115264
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3739.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3739.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115264
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3735 ns, :3741 ns, 7 ns );
#    Time: 3741 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3743.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3743.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1696                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115268                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3743.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3738 ns, :3744 ns, 7 ns );
#    Time: 3744 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3741 ns, :3747 ns, 7 ns );
#    Time: 3747 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3747 ns, Dqm:3747 ns, 800 ps );
#    Time: 3747 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3747 ns, Addr:3747 ns, 800 ps );
#    Time: 3747 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3747 ns, Ras_n:3747 ns, 800 ps );
#    Time: 3747 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3744 ns, :3750 ns, 7 ns );
#    Time: 3750 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3747 ns, :3753 ns, 7 ns );
#    Time: 3753 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3753 ns, Addr:3753 ns, 800 ps );
#    Time: 3753 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3753 ns, Ras_n:3753 ns, 800 ps );
#    Time: 3753 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115266
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3755.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3755.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115266
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3750 ns, :3756 ns, 7 ns );
#    Time: 3756 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3753 ns, :3759 ns, 7 ns );
#    Time: 3759 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3759.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3759.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1700                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11526a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3759.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3756 ns, :3762 ns, 7 ns );
#    Time: 3762 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3759 ns, :3765 ns, 7 ns );
#    Time: 3765 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3765 ns, Addr:3765 ns, 800 ps );
#    Time: 3765 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3765 ns, Cas_n:3765 ns, 800 ps );
#    Time: 3765 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3762 ns, :3768 ns, 7 ns );
#    Time: 3768 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115268
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3771.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3771.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115268
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3765 ns, :3771 ns, 7 ns );
#    Time: 3771 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3771 ns, Addr:3771 ns, 800 ps );
#    Time: 3771 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3771 ns, Cas_n:3771 ns, 800 ps );
#    Time: 3771 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3768 ns, :3774 ns, 7 ns );
#    Time: 3774 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3775.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3775.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1704                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11526c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3775.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3771 ns, :3777 ns, 7 ns );
#    Time: 3777 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3774 ns, :3780 ns, 7 ns );
#    Time: 3780 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3777 ns, :3783 ns, 7 ns );
#    Time: 3783 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3780 ns, :3786 ns, 7 ns );
#    Time: 3786 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3787.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3787.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3783 ns, :3789 ns, 7 ns );
#    Time: 3789 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3789 ns, Dqm:3789 ns, 800 ps );
#    Time: 3789 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3791.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3791.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1708                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11526e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3791.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3786 ns, :3792 ns, 7 ns );
#    Time: 3792 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3789 ns, :3795 ns, 7 ns );
#    Time: 3795 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3792 ns, :3798 ns, 7 ns );
#    Time: 3798 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3795 ns, :3801 ns, 7 ns );
#    Time: 3801 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3803.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3803.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3798 ns, :3804 ns, 7 ns );
#    Time: 3804 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3801 ns, :3807 ns, 7 ns );
#    Time: 3807 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3807.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3807.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1712                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115270                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3807.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3804 ns, :3810 ns, 7 ns );
#    Time: 3810 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3807 ns, :3813 ns, 7 ns );
#    Time: 3813 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3810 ns, :3816 ns, 7 ns );
#    Time: 3816 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 3819.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h164b1  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 3819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 3819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h164b1  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150c4
# WDATA=0
# RDATA=0
# SD_RD_ADDR=1150b1
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0mUVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3819.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3819.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11526e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3813 ns, :3819 ns, 7 ns );
#    Time: 3819 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3819 ns, Dqm:3819 ns, 800 ps );
#    Time: 3819 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3819 ns, Addr:3819 ns, 800 ps );
#    Time: 3819 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3819 ns, Ras_n:3819 ns, 800 ps );
#    Time: 3819 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3816 ns, :3822 ns, 7 ns );
#    Time: 3822 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3823.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3823.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1716                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115272                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3823.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3819 ns, :3825 ns, 7 ns );
#    Time: 3825 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3825 ns, Addr:3825 ns, 800 ps );
#    Time: 3825 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3825 ns, Ras_n:3825 ns, 800 ps );
#    Time: 3825 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3827.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3822 ns, :3828 ns, 7 ns );
#    Time: 3828 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3825 ns, :3831 ns, 7 ns );
#    Time: 3831 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3828 ns, :3834 ns, 7 ns );
#    Time: 3834 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3835.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115270
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3835.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3835.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115270
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3831 ns, :3837 ns, 7 ns );
#    Time: 3837 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3837 ns, Addr:3837 ns, 800 ps );
#    Time: 3837 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3837 ns, Cas_n:3837 ns, 800 ps );
#    Time: 3837 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3839.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3839.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1720                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115274                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3839.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3834 ns, :3840 ns, 7 ns );
#    Time: 3840 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3843.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3837 ns, :3843 ns, 7 ns );
#    Time: 3843 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3843 ns, Addr:3843 ns, 800 ps );
#    Time: 3843 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3843 ns, Cas_n:3843 ns, 800 ps );
#    Time: 3843 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3840 ns, :3846 ns, 7 ns );
#    Time: 3846 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3843 ns, :3849 ns, 7 ns );
#    Time: 3849 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3851.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115272
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3851.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3851.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115272
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3846 ns, :3852 ns, 7 ns );
#    Time: 3852 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3849 ns, :3855 ns, 7 ns );
#    Time: 3855 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3855.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3855.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1724                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115276                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3855.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3852 ns, :3858 ns, 7 ns );
#    Time: 3858 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3859.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3855 ns, :3861 ns, 7 ns );
#    Time: 3861 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3861 ns, Dqm:3861 ns, 800 ps );
#    Time: 3861 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:3858 ns, :3864 ns, 7 ns );
#    Time: 3864 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3867.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115274
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3867.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3867.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115274
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3861 ns, :3867 ns, 7 ns );
#    Time: 3867 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3864 ns, :3870 ns, 7 ns );
#    Time: 3870 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3871.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3871.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1728                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115278                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3871.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3867 ns, :3873 ns, 7 ns );
#    Time: 3873 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3875.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3870 ns, :3876 ns, 7 ns );
#    Time: 3876 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3873 ns, :3879 ns, 7 ns );
#    Time: 3879 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3876 ns, :3882 ns, 7 ns );
#    Time: 3882 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3883.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115276
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3883.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3883.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115276
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3879 ns, :3885 ns, 7 ns );
#    Time: 3885 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3887.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3887.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1732                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11527a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3887.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3882 ns, :3888 ns, 7 ns );
#    Time: 3888 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3891.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3885 ns, :3891 ns, 7 ns );
#    Time: 3891 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3888 ns, :3894 ns, 7 ns );
#    Time: 3894 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3891 ns, :3897 ns, 7 ns );
#    Time: 3897 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3899.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115278
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3899.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3899.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115278
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3894 ns, :3900 ns, 7 ns );
#    Time: 3900 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3897 ns, :3903 ns, 7 ns );
#    Time: 3903 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3903.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3903.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1736                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11527c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3903.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3900 ns, :3906 ns, 7 ns );
#    Time: 3906 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3907.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3903 ns, :3909 ns, 7 ns );
#    Time: 3909 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3909 ns, Dqm:3909 ns, 800 ps );
#    Time: 3909 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3909 ns, Addr:3909 ns, 800 ps );
#    Time: 3909 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3909 ns, Ras_n:3909 ns, 800 ps );
#    Time: 3909 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3906 ns, :3912 ns, 7 ns );
#    Time: 3912 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3915.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3915.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3909 ns, :3915 ns, 7 ns );
#    Time: 3915 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3915 ns, Addr:3915 ns, 800 ps );
#    Time: 3915 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3915 ns, Ras_n:3915 ns, 800 ps );
#    Time: 3915 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3912 ns, :3918 ns, 7 ns );
#    Time: 3918 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3919.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3919.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1740                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11527e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3919.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3915 ns, :3921 ns, 7 ns );
#    Time: 3921 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3923.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3918 ns, :3924 ns, 7 ns );
#    Time: 3924 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3921 ns, :3927 ns, 7 ns );
#    Time: 3927 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3927 ns, Addr:3927 ns, 800 ps );
#    Time: 3927 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3927 ns, Cas_n:3927 ns, 800 ps );
#    Time: 3927 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3924 ns, :3930 ns, 7 ns );
#    Time: 3930 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3931.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3931.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3931.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3927 ns, :3933 ns, 7 ns );
#    Time: 3933 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3933 ns, Addr:3933 ns, 800 ps );
#    Time: 3933 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3933 ns, Cas_n:3933 ns, 800 ps );
#    Time: 3933 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3935.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3935.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1744                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115280                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3935.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3930 ns, :3936 ns, 7 ns );
#    Time: 3936 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3939.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3933 ns, :3939 ns, 7 ns );
#    Time: 3939 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3936 ns, :3942 ns, 7 ns );
#    Time: 3942 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3939 ns, :3945 ns, 7 ns );
#    Time: 3945 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3947.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3947.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3947.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11527e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3942 ns, :3948 ns, 7 ns );
#    Time: 3948 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3945 ns, :3951 ns, 7 ns );
#    Time: 3951 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3951.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3951.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1748                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115282                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3951.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:3951 ns, Dqm:3951 ns, 800 ps );
#    Time: 3951 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:3948 ns, :3954 ns, 7 ns );
#    Time: 3954 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3955.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3951 ns, :3957 ns, 7 ns );
#    Time: 3957 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3954 ns, :3960 ns, 7 ns );
#    Time: 3960 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3963.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115280
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3963.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3963.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115280
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:3957 ns, :3963 ns, 7 ns );
#    Time: 3963 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3960 ns, :3966 ns, 7 ns );
#    Time: 3966 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3967.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3967.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1752                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115284                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3967.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:3963 ns, :3969 ns, 7 ns );
#    Time: 3969 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3971.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:3966 ns, :3972 ns, 7 ns );
#    Time: 3972 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3969 ns, :3975 ns, 7 ns );
#    Time: 3975 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:3972 ns, :3978 ns, 7 ns );
#    Time: 3978 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3979.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115282
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3979.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3979.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115282
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 3981.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h168b3  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 3981.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 3981.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  ------------------------------------------------
# Name               Type          Size  Value    
# ------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731     
#   RAS              integral      1     'h0      
#   CAS              integral      1     'h0      
#   CS               integral      1     'h0      
#   WE               integral      1     'h1      
#   A                integral      13    'h0      
#   BA               integral      2     'h0      
#   DQ               integral      16    'h0      
#   DQM              integral      2     'h0      
#   ROW_Addr         integral      26    'h11508a8
#   COL_Addr         integral      18    'h168b3  
#   Bank_Addr        integral      2     'h0      
#   DQ_Data_H_L      integral      32    'h0      
# ------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150c6
# WDATA=0
# RDATA=0
# SD_RD_ADDR=1150b3
# SD_WR_ADDR=0
# SD_WDATA=0
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:3975 ns, :3981 ns, 7 ns );
#    Time: 3981 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3981 ns, Dqm:3981 ns, 800 ps );
#    Time: 3981 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:3981 ns, Addr:3981 ns, 800 ps );
#    Time: 3981 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3981 ns, Ras_n:3981 ns, 800 ps );
#    Time: 3981 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3983.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3983.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1756                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115286                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3983.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:3978 ns, :3984 ns, 7 ns );
#    Time: 3984 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 3987.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3981 ns, :3987 ns, 7 ns );
#    Time: 3987 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:3987 ns, Addr:3987 ns, 800 ps );
#    Time: 3987 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3987 ns, Ras_n:3987 ns, 800 ps );
#    Time: 3987 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:3984 ns, :3990 ns, 7 ns );
#    Time: 3990 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3987 ns, :3993 ns, 7 ns );
#    Time: 3993 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 3995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 3995.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115284
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 3995.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 3995.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115284
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:3990 ns, :3996 ns, 7 ns );
#    Time: 3996 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:3993 ns, :3999 ns, 7 ns );
#    Time: 3999 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 3999.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 3999.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1760                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115288                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    3999.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:3999 ns, Addr:3999 ns, 800 ps );
#    Time: 3999 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:3999 ns, Cas_n:3999 ns, 800 ps );
#    Time: 3999 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:3996 ns, :4002 ns, 7 ns );
#    Time: 4002 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4003.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:3999 ns, :4005 ns, 7 ns );
#    Time: 4005 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4005 ns, Addr:4005 ns, 800 ps );
#    Time: 4005 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4005 ns, Cas_n:4005 ns, 800 ps );
#    Time: 4005 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $period( negedge Clk:4002 ns, :4008 ns, 7 ns );
#    Time: 4008 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4011.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115286
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4011.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4011.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115286
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4005 ns, :4011 ns, 7 ns );
#    Time: 4011 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4008 ns, :4014 ns, 7 ns );
#    Time: 4014 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4015.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4015.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1764                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11528a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4015.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4011 ns, :4017 ns, 7 ns );
#    Time: 4017 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4019.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4014 ns, :4020 ns, 7 ns );
#    Time: 4020 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4017 ns, :4023 ns, 7 ns );
#    Time: 4023 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4023 ns, Dqm:4023 ns, 800 ps );
#    Time: 4023 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:4020 ns, :4026 ns, 7 ns );
#    Time: 4026 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4027.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115288
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4027.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4027.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115288
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4023 ns, :4029 ns, 7 ns );
#    Time: 4029 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4031.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4031.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1768                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11528c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4031.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4026 ns, :4032 ns, 7 ns );
#    Time: 4032 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4035.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4029 ns, :4035 ns, 7 ns );
#    Time: 4035 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4032 ns, :4038 ns, 7 ns );
#    Time: 4038 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4035 ns, :4041 ns, 7 ns );
#    Time: 4041 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4043.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4043.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4043.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4038 ns, :4044 ns, 7 ns );
#    Time: 4044 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4041 ns, :4047 ns, 7 ns );
#    Time: 4047 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4047.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4047.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1772                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11528e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4047.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4044 ns, :4050 ns, 7 ns );
#    Time: 4050 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4051.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4047 ns, :4053 ns, 7 ns );
#    Time: 4053 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4050 ns, :4056 ns, 7 ns );
#    Time: 4056 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4059.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4059.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4059.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4053 ns, :4059 ns, 7 ns );
#    Time: 4059 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4056 ns, :4062 ns, 7 ns );
#    Time: 4062 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4063.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4063.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1776                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115290                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4063.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4059 ns, :4065 ns, 7 ns );
#    Time: 4065 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4067.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4062 ns, :4068 ns, 7 ns );
#    Time: 4068 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4065 ns, :4071 ns, 7 ns );
#    Time: 4071 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4071 ns, Dqm:4071 ns, 800 ps );
#    Time: 4071 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:4071 ns, Addr:4071 ns, 800 ps );
#    Time: 4071 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4071 ns, Ras_n:4071 ns, 800 ps );
#    Time: 4071 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:4068 ns, :4074 ns, 7 ns );
#    Time: 4074 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4075.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4075.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4075.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11528e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4071 ns, :4077 ns, 7 ns );
#    Time: 4077 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4077 ns, Addr:4077 ns, 800 ps );
#    Time: 4077 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4077 ns, Ras_n:4077 ns, 800 ps );
#    Time: 4077 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4079.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4079.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1780                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115292                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4079.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4074 ns, :4080 ns, 7 ns );
#    Time: 4080 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4083.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4077 ns, :4083 ns, 7 ns );
#    Time: 4083 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4080 ns, :4086 ns, 7 ns );
#    Time: 4086 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4083 ns, :4089 ns, 7 ns );
#    Time: 4089 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4089 ns, Addr:4089 ns, 800 ps );
#    Time: 4089 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4089 ns, Cas_n:4089 ns, 800 ps );
#    Time: 4089 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:4089 ns, We_n:4089 ns, 800 ps );
#    Time: 4089 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4091.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115290
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4091.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4091.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115290
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4086 ns, :4092 ns, 7 ns );
#    Time: 4092 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4089 ns, :4095 ns, 7 ns );
#    Time: 4095 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4095.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4095.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1784                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115294                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4095.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:4095 ns, Addr:4095 ns, 800 ps );
#    Time: 4095 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4095 ns, Cas_n:4095 ns, 800 ps );
#    Time: 4095 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:4095 ns, We_n:4095 ns, 800 ps );
#    Time: 4095 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:4095 ns, Dq:4095 ns, 800 ps );
#    Time: 4095 ns  Iteration: 6  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:4092 ns, :4098 ns, 7 ns );
#    Time: 4098 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4099.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4095 ns, :4101 ns, 7 ns );
#    Time: 4101 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4098 ns, :4104 ns, 7 ns );
#    Time: 4104 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4107.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115292
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4107.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4107.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115292
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4101 ns, :4107 ns, 7 ns );
#    Time: 4107 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4107 ns, Dqm:4107 ns, 800 ps );
#    Time: 4107 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:4104 ns, :4110 ns, 7 ns );
#    Time: 4110 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4111.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4111.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1788                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115296                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4111.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4107 ns, :4113 ns, 7 ns );
#    Time: 4113 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4115.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4110 ns, :4116 ns, 7 ns );
#    Time: 4116 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4113 ns, :4119 ns, 7 ns );
#    Time: 4119 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4116 ns, :4122 ns, 7 ns );
#    Time: 4122 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4123.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115294
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4123.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4123.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115294
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4119 ns, :4125 ns, 7 ns );
#    Time: 4125 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4127.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4127.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1792                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h115298                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4127.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4122 ns, :4128 ns, 7 ns );
#    Time: 4128 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4131.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4125 ns, :4131 ns, 7 ns );
#    Time: 4131 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4128 ns, :4134 ns, 7 ns );
#    Time: 4134 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4131 ns, :4137 ns, 7 ns );
#    Time: 4137 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4139.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115296
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4139.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4139.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115296
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4134 ns, :4140 ns, 7 ns );
#    Time: 4140 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../SDRAM/SDRAM_Monitor.sv(40) @ 4143.0 ns: uvm_test_top.env.sdram_agt.sdm_mon [uvm_test_top.env.sdram_agt.sdm_mon] -------------------------SDRAM_Monitor_data-------------------------------
# -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16cb5   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'h55260000
# -------------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(69) @ 4143.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_b method. Received sdram_pkt On Analysis Imp Port$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(70) @ 4143.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard sdram_pkt, 
#  -------------------------------------------------
# Name               Type          Size  Value     
# -------------------------------------------------
# uvm_sequence_item  SDRAM_Packet  -     @731      
#   RAS              integral      1     'h0       
#   CAS              integral      1     'h0       
#   CS               integral      1     'h0       
#   WE               integral      1     'h0       
#   A                integral      13    'h0       
#   BA               integral      2     'h0       
#   DQ               integral      16    'h0       
#   DQM              integral      2     'h0       
#   ROW_Addr         integral      26    'h11508a8 
#   COL_Addr         integral      18    'h16cb5   
#   Bank_Addr        integral      2     'h0       
#   DQ_Data_H_L      integral      32    'h55260000
# -------------------------------------------------
# 
# ================================================
# AWADDR=0
# ARADDR=1150c8
# WDATA=0
# RDATA=0
# SD_RD_ADDR=0
# SD_WR_ADDR=1150b5
# SD_WDATA=55260000
# SD_RDATA=0
# ================================================
# [1;31m.########.########..######..########....########....###....####.##......
# ....##....##.......##....##....##.......##.........##.##....##..##......
# ....##....##.......##..........##.......##........##...##...##..##......
# ....##....######....######.....##.......######...##.....##..##..##......
# ....##....##.............##....##.......##.......#########..##..##......
# ....##....##.......##....##....##.......##.......##.....##..##..##......
# ....##....########..######.....##.......##.......##.....##.####.########
# [0m** Error: $period( posedge Clk:4137 ns, :4143 ns, 7 ns );
#    Time: 4143 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4143.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4143.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1796                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11529a                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4143.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $hold( posedge Clk:4143 ns, Dqm:4143 ns, 800 ps );
#    Time: 4143 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $hold( posedge Clk:4143 ns, Addr:4143 ns, 800 ps );
#    Time: 4143 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4143 ns, Ras_n:4143 ns, 800 ps );
#    Time: 4143 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:4140 ns, :4146 ns, 7 ns );
#    Time: 4146 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4147.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4143 ns, :4149 ns, 7 ns );
#    Time: 4149 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4149 ns, Addr:4149 ns, 800 ps );
#    Time: 4149 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4149 ns, Ras_n:4149 ns, 800 ps );
#    Time: 4149 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1118
# ** Error: $period( negedge Clk:4146 ns, :4152 ns, 7 ns );
#    Time: 4152 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4155.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115298
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4155.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4155.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h115298
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4149 ns, :4155 ns, 7 ns );
#    Time: 4155 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4152 ns, :4158 ns, 7 ns );
#    Time: 4158 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4159.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4159.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1800                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11529c                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4159.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4155 ns, :4161 ns, 7 ns );
#    Time: 4161 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4161 ns, Addr:4161 ns, 800 ps );
#    Time: 4161 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4161 ns, Cas_n:4161 ns, 800 ps );
#    Time: 4161 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:4161 ns, We_n:4161 ns, 800 ps );
#    Time: 4161 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4163.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4158 ns, :4164 ns, 7 ns );
#    Time: 4164 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4161 ns, :4167 ns, 7 ns );
#    Time: 4167 ns  Iteration: 3  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4167 ns, Addr:4167 ns, 800 ps );
#    Time: 4167 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1120
# ** Error: $hold( posedge Clk:4167 ns, Cas_n:4167 ns, 800 ps );
#    Time: 4167 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1117
# ** Error: $hold( posedge Clk:4167 ns, We_n:4167 ns, 800 ps );
#    Time: 4167 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1119
# ** Error: $hold( posedge Dq_chk:4167 ns, Dq:4167 ns, 800 ps );
#    Time: 4167 ns  Iteration: 5  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1123
# ** Error: $period( negedge Clk:4164 ns, :4170 ns, 7 ns );
#    Time: 4170 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4171.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4171.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4171.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529a
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4167 ns, :4173 ns, 7 ns );
#    Time: 4173 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4175.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4175.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1804                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h11529e                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4175.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4170 ns, :4176 ns, 7 ns );
#    Time: 4176 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4179.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4173 ns, :4179 ns, 7 ns );
#    Time: 4179 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $hold( posedge Clk:4179 ns, Dqm:4179 ns, 800 ps );
#    Time: 4179 ns  Iteration: 4  Process: /tb_top/SIM_Model/#Setuphold# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1122
# ** Error: $period( negedge Clk:4176 ns, :4182 ns, 7 ns );
#    Time: 4182 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4179 ns, :4185 ns, 7 ns );
#    Time: 4185 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4187.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4187.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4187.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529c
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4182 ns, :4188 ns, 7 ns );
#    Time: 4188 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4185 ns, :4191 ns, 7 ns );
#    Time: 4191 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4191.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4191.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1808                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152a0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4191.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4188 ns, :4194 ns, 7 ns );
#    Time: 4194 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4195.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4191 ns, :4197 ns, 7 ns );
#    Time: 4197 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4194 ns, :4200 ns, 7 ns );
#    Time: 4200 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4203.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4203.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h11529e
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4197 ns, :4203 ns, 7 ns );
#    Time: 4203 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4200 ns, :4206 ns, 7 ns );
#    Time: 4206 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4207.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4207.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1812                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152a2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4207.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4203 ns, :4209 ns, 7 ns );
#    Time: 4209 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4211.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4206 ns, :4212 ns, 7 ns );
#    Time: 4212 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4209 ns, :4215 ns, 7 ns );
#    Time: 4215 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4212 ns, :4218 ns, 7 ns );
#    Time: 4218 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4219.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4219.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4215 ns, :4221 ns, 7 ns );
#    Time: 4221 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4223.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4223.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1816                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152a4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4223.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4218 ns, :4224 ns, 7 ns );
#    Time: 4224 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4227.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4221 ns, :4227 ns, 7 ns );
#    Time: 4227 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4224 ns, :4230 ns, 7 ns );
#    Time: 4230 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4227 ns, :4233 ns, 7 ns );
#    Time: 4233 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4235.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4235.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4230 ns, :4236 ns, 7 ns );
#    Time: 4236 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4233 ns, :4239 ns, 7 ns );
#    Time: 4239 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4239.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4239.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1820                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152a6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4239.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4236 ns, :4242 ns, 7 ns );
#    Time: 4242 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4243.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4239 ns, :4245 ns, 7 ns );
#    Time: 4245 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4242 ns, :4248 ns, 7 ns );
#    Time: 4248 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4251.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4251.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4245 ns, :4251 ns, 7 ns );
#    Time: 4251 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4248 ns, :4254 ns, 7 ns );
#    Time: 4254 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4255.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4255.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1824                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152a8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4255.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4251 ns, :4257 ns, 7 ns );
#    Time: 4257 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4259.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4254 ns, :4260 ns, 7 ns );
#    Time: 4260 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4257 ns, :4263 ns, 7 ns );
#    Time: 4263 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4260 ns, :4266 ns, 7 ns );
#    Time: 4266 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4267.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4267.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4263 ns, :4269 ns, 7 ns );
#    Time: 4269 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4271.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4271.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1828                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152aa                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4271.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4266 ns, :4272 ns, 7 ns );
#    Time: 4272 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4275.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4269 ns, :4275 ns, 7 ns );
#    Time: 4275 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4272 ns, :4278 ns, 7 ns );
#    Time: 4278 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4275 ns, :4281 ns, 7 ns );
#    Time: 4281 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4283.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4283.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152a8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4278 ns, :4284 ns, 7 ns );
#    Time: 4284 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4281 ns, :4287 ns, 7 ns );
#    Time: 4287 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4287.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4287.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1832                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ac                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4287.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4284 ns, :4290 ns, 7 ns );
#    Time: 4290 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4291.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4287 ns, :4293 ns, 7 ns );
#    Time: 4293 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4290 ns, :4296 ns, 7 ns );
#    Time: 4296 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4299.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4299.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152aa
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4293 ns, :4299 ns, 7 ns );
#    Time: 4299 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4296 ns, :4302 ns, 7 ns );
#    Time: 4302 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4303.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4303.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1836                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ae                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4303.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4299 ns, :4305 ns, 7 ns );
#    Time: 4305 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4307.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4302 ns, :4308 ns, 7 ns );
#    Time: 4308 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4305 ns, :4311 ns, 7 ns );
#    Time: 4311 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4308 ns, :4314 ns, 7 ns );
#    Time: 4314 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4315.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4315.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ac
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4311 ns, :4317 ns, 7 ns );
#    Time: 4317 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4319.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4319.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1840                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152b0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4319.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4314 ns, :4320 ns, 7 ns );
#    Time: 4320 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4323.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4317 ns, :4323 ns, 7 ns );
#    Time: 4323 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4320 ns, :4326 ns, 7 ns );
#    Time: 4326 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4323 ns, :4329 ns, 7 ns );
#    Time: 4329 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4331.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4331.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ae
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4326 ns, :4332 ns, 7 ns );
#    Time: 4332 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4329 ns, :4335 ns, 7 ns );
#    Time: 4335 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4335.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4335.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1844                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152b2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4335.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4332 ns, :4338 ns, 7 ns );
#    Time: 4338 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4339.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4335 ns, :4341 ns, 7 ns );
#    Time: 4341 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4338 ns, :4344 ns, 7 ns );
#    Time: 4344 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4347.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4347.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4341 ns, :4347 ns, 7 ns );
#    Time: 4347 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4344 ns, :4350 ns, 7 ns );
#    Time: 4350 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4351.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4351.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1848                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152b4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4351.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4347 ns, :4353 ns, 7 ns );
#    Time: 4353 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4355.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4350 ns, :4356 ns, 7 ns );
#    Time: 4356 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4353 ns, :4359 ns, 7 ns );
#    Time: 4359 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4356 ns, :4362 ns, 7 ns );
#    Time: 4362 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4363.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4363.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4359 ns, :4365 ns, 7 ns );
#    Time: 4365 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4367.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4367.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1852                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152b6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4367.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4362 ns, :4368 ns, 7 ns );
#    Time: 4368 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4371.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4365 ns, :4371 ns, 7 ns );
#    Time: 4371 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4368 ns, :4374 ns, 7 ns );
#    Time: 4374 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4371 ns, :4377 ns, 7 ns );
#    Time: 4377 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4379.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4379.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4374 ns, :4380 ns, 7 ns );
#    Time: 4380 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4377 ns, :4383 ns, 7 ns );
#    Time: 4383 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4383.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4383.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1856                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152b8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4383.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4380 ns, :4386 ns, 7 ns );
#    Time: 4386 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4387.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4383 ns, :4389 ns, 7 ns );
#    Time: 4389 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4386 ns, :4392 ns, 7 ns );
#    Time: 4392 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4395.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4395.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4389 ns, :4395 ns, 7 ns );
#    Time: 4395 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4392 ns, :4398 ns, 7 ns );
#    Time: 4398 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4399.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4399.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1860                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ba                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4399.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4395 ns, :4401 ns, 7 ns );
#    Time: 4401 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4403.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4398 ns, :4404 ns, 7 ns );
#    Time: 4404 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4401 ns, :4407 ns, 7 ns );
#    Time: 4407 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4404 ns, :4410 ns, 7 ns );
#    Time: 4410 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4411.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4411.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152b8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4407 ns, :4413 ns, 7 ns );
#    Time: 4413 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4415.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4415.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1864                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152bc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4415.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4410 ns, :4416 ns, 7 ns );
#    Time: 4416 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4419.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4413 ns, :4419 ns, 7 ns );
#    Time: 4419 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4416 ns, :4422 ns, 7 ns );
#    Time: 4422 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4419 ns, :4425 ns, 7 ns );
#    Time: 4425 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4427.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4427.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ba
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4422 ns, :4428 ns, 7 ns );
#    Time: 4428 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4425 ns, :4431 ns, 7 ns );
#    Time: 4431 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4431.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4431.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1868                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152be                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4431.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4428 ns, :4434 ns, 7 ns );
#    Time: 4434 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4435.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4431 ns, :4437 ns, 7 ns );
#    Time: 4437 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4434 ns, :4440 ns, 7 ns );
#    Time: 4440 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4443.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4443.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152bc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4437 ns, :4443 ns, 7 ns );
#    Time: 4443 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4440 ns, :4446 ns, 7 ns );
#    Time: 4446 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4447.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4447.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1872                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152c0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4447.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4443 ns, :4449 ns, 7 ns );
#    Time: 4449 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4451.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4446 ns, :4452 ns, 7 ns );
#    Time: 4452 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4449 ns, :4455 ns, 7 ns );
#    Time: 4455 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4452 ns, :4458 ns, 7 ns );
#    Time: 4458 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4459.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4459.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152be
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4455 ns, :4461 ns, 7 ns );
#    Time: 4461 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4463.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4463.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1876                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152c2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4463.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4458 ns, :4464 ns, 7 ns );
#    Time: 4464 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4467.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4461 ns, :4467 ns, 7 ns );
#    Time: 4467 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4464 ns, :4470 ns, 7 ns );
#    Time: 4470 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4467 ns, :4473 ns, 7 ns );
#    Time: 4473 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4475.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4475.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4470 ns, :4476 ns, 7 ns );
#    Time: 4476 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4473 ns, :4479 ns, 7 ns );
#    Time: 4479 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4479.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4479.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1880                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152c4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4479.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4476 ns, :4482 ns, 7 ns );
#    Time: 4482 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4483.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4479 ns, :4485 ns, 7 ns );
#    Time: 4485 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4482 ns, :4488 ns, 7 ns );
#    Time: 4488 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4491.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4491.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4485 ns, :4491 ns, 7 ns );
#    Time: 4491 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4488 ns, :4494 ns, 7 ns );
#    Time: 4494 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4495.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4495.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1884                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152c6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4495.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4491 ns, :4497 ns, 7 ns );
#    Time: 4497 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4499.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4494 ns, :4500 ns, 7 ns );
#    Time: 4500 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4497 ns, :4503 ns, 7 ns );
#    Time: 4503 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4500 ns, :4506 ns, 7 ns );
#    Time: 4506 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4507.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4507.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4503 ns, :4509 ns, 7 ns );
#    Time: 4509 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4511.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4511.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1888                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152c8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4511.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4506 ns, :4512 ns, 7 ns );
#    Time: 4512 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4515.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4509 ns, :4515 ns, 7 ns );
#    Time: 4515 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4512 ns, :4518 ns, 7 ns );
#    Time: 4518 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4515 ns, :4521 ns, 7 ns );
#    Time: 4521 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4523.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4523.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4518 ns, :4524 ns, 7 ns );
#    Time: 4524 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4521 ns, :4527 ns, 7 ns );
#    Time: 4527 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4527.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4527.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1892                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ca                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4527.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4524 ns, :4530 ns, 7 ns );
#    Time: 4530 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4531.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4527 ns, :4533 ns, 7 ns );
#    Time: 4533 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4530 ns, :4536 ns, 7 ns );
#    Time: 4536 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4539.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4539.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152c8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4533 ns, :4539 ns, 7 ns );
#    Time: 4539 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4536 ns, :4542 ns, 7 ns );
#    Time: 4542 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4543.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4543.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1896                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152cc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4543.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4539 ns, :4545 ns, 7 ns );
#    Time: 4545 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4547.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4542 ns, :4548 ns, 7 ns );
#    Time: 4548 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4545 ns, :4551 ns, 7 ns );
#    Time: 4551 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4548 ns, :4554 ns, 7 ns );
#    Time: 4554 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4555.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4555.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ca
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4551 ns, :4557 ns, 7 ns );
#    Time: 4557 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4559.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4559.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1900                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ce                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4559.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4554 ns, :4560 ns, 7 ns );
#    Time: 4560 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4563.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4557 ns, :4563 ns, 7 ns );
#    Time: 4563 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4560 ns, :4566 ns, 7 ns );
#    Time: 4566 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4563 ns, :4569 ns, 7 ns );
#    Time: 4569 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4571.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4571.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152cc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4566 ns, :4572 ns, 7 ns );
#    Time: 4572 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4569 ns, :4575 ns, 7 ns );
#    Time: 4575 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4575.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4575.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1904                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152d0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4575.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4572 ns, :4578 ns, 7 ns );
#    Time: 4578 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4579.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4575 ns, :4581 ns, 7 ns );
#    Time: 4581 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4578 ns, :4584 ns, 7 ns );
#    Time: 4584 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4587.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4587.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ce
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4581 ns, :4587 ns, 7 ns );
#    Time: 4587 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4584 ns, :4590 ns, 7 ns );
#    Time: 4590 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4591.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4591.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1908                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152d2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4591.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4587 ns, :4593 ns, 7 ns );
#    Time: 4593 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4595.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4590 ns, :4596 ns, 7 ns );
#    Time: 4596 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4593 ns, :4599 ns, 7 ns );
#    Time: 4599 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4596 ns, :4602 ns, 7 ns );
#    Time: 4602 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4603.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4603.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4599 ns, :4605 ns, 7 ns );
#    Time: 4605 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4607.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4607.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1912                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152d4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4607.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4602 ns, :4608 ns, 7 ns );
#    Time: 4608 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4611.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4605 ns, :4611 ns, 7 ns );
#    Time: 4611 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4608 ns, :4614 ns, 7 ns );
#    Time: 4614 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4611 ns, :4617 ns, 7 ns );
#    Time: 4617 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4619.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4619.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4614 ns, :4620 ns, 7 ns );
#    Time: 4620 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4617 ns, :4623 ns, 7 ns );
#    Time: 4623 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4623.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4623.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1916                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152d6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4623.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4620 ns, :4626 ns, 7 ns );
#    Time: 4626 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4627.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4623 ns, :4629 ns, 7 ns );
#    Time: 4629 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4626 ns, :4632 ns, 7 ns );
#    Time: 4632 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4635.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4635.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4629 ns, :4635 ns, 7 ns );
#    Time: 4635 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4632 ns, :4638 ns, 7 ns );
#    Time: 4638 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4639.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4639.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1920                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152d8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4639.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4635 ns, :4641 ns, 7 ns );
#    Time: 4641 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4643.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4638 ns, :4644 ns, 7 ns );
#    Time: 4644 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4641 ns, :4647 ns, 7 ns );
#    Time: 4647 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4644 ns, :4650 ns, 7 ns );
#    Time: 4650 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4651.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4651.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4647 ns, :4653 ns, 7 ns );
#    Time: 4653 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4655.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4655.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1924                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152da                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4655.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4650 ns, :4656 ns, 7 ns );
#    Time: 4656 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4659.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4653 ns, :4659 ns, 7 ns );
#    Time: 4659 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4656 ns, :4662 ns, 7 ns );
#    Time: 4662 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4659 ns, :4665 ns, 7 ns );
#    Time: 4665 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4667.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4667.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152d8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4662 ns, :4668 ns, 7 ns );
#    Time: 4668 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4665 ns, :4671 ns, 7 ns );
#    Time: 4671 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4671.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4671.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1928                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152dc                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4671.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4668 ns, :4674 ns, 7 ns );
#    Time: 4674 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4675.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4671 ns, :4677 ns, 7 ns );
#    Time: 4677 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4674 ns, :4680 ns, 7 ns );
#    Time: 4680 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4683.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4683.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152da
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4677 ns, :4683 ns, 7 ns );
#    Time: 4683 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4680 ns, :4686 ns, 7 ns );
#    Time: 4686 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4687.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4687.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1932                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152de                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4687.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4683 ns, :4689 ns, 7 ns );
#    Time: 4689 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4691.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4686 ns, :4692 ns, 7 ns );
#    Time: 4692 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4689 ns, :4695 ns, 7 ns );
#    Time: 4695 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4692 ns, :4698 ns, 7 ns );
#    Time: 4698 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4699.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4699.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152dc
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4695 ns, :4701 ns, 7 ns );
#    Time: 4701 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4703.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4703.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1936                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152e0                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4703.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4698 ns, :4704 ns, 7 ns );
#    Time: 4704 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4707.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4701 ns, :4707 ns, 7 ns );
#    Time: 4707 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4704 ns, :4710 ns, 7 ns );
#    Time: 4710 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4707 ns, :4713 ns, 7 ns );
#    Time: 4713 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4715.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4715.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152de
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4710 ns, :4716 ns, 7 ns );
#    Time: 4716 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4713 ns, :4719 ns, 7 ns );
#    Time: 4719 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4719.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4719.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1940                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152e2                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4719.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4716 ns, :4722 ns, 7 ns );
#    Time: 4722 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4723.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4719 ns, :4725 ns, 7 ns );
#    Time: 4725 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4722 ns, :4728 ns, 7 ns );
#    Time: 4728 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4731.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4731.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e0
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4725 ns, :4731 ns, 7 ns );
#    Time: 4731 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4728 ns, :4734 ns, 7 ns );
#    Time: 4734 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4735.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4735.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1944                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152e4                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4735.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4731 ns, :4737 ns, 7 ns );
#    Time: 4737 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4739.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4734 ns, :4740 ns, 7 ns );
#    Time: 4740 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4737 ns, :4743 ns, 7 ns );
#    Time: 4743 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4740 ns, :4746 ns, 7 ns );
#    Time: 4746 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4747.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4747.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e2
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4743 ns, :4749 ns, 7 ns );
#    Time: 4749 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4751.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4751.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1948                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152e6                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4751.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4746 ns, :4752 ns, 7 ns );
#    Time: 4752 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4755.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4749 ns, :4755 ns, 7 ns );
#    Time: 4755 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4752 ns, :4758 ns, 7 ns );
#    Time: 4758 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4755 ns, :4761 ns, 7 ns );
#    Time: 4761 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4763.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4763.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e4
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4758 ns, :4764 ns, 7 ns );
#    Time: 4764 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4761 ns, :4767 ns, 7 ns );
#    Time: 4767 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4767.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4767.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1952                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152e8                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4767.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4764 ns, :4770 ns, 7 ns );
#    Time: 4770 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4771.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4767 ns, :4773 ns, 7 ns );
#    Time: 4773 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4770 ns, :4776 ns, 7 ns );
#    Time: 4776 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4779.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4779.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e6
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4773 ns, :4779 ns, 7 ns );
#    Time: 4779 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4776 ns, :4782 ns, 7 ns );
#    Time: 4782 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4783.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4783.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1956                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ea                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4783.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( posedge Clk:4779 ns, :4785 ns, 7 ns );
#    Time: 4785 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4787.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( negedge Clk:4782 ns, :4788 ns, 7 ns );
#    Time: 4788 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4785 ns, :4791 ns, 7 ns );
#    Time: 4791 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4788 ns, :4794 ns, 7 ns );
#    Time: 4794 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4795.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4795.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152e8
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( posedge Clk:4791 ns, :4797 ns, 7 ns );
#    Time: 4797 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Sequence.sv(210) @ 4799.0 ns: reporter@@AXI_Burst_Read_after_Write_Sequence [uvm_test_top.env.axi_agt.axi_seq.axi_seq] ################################-AXI Generated Packet-############################
# UVM_INFO ../DV/TB/../AXI/AXI_Driver.sv(27) @ 4799.0 ns: uvm_test_top.env.axi_agt.axi_drv [uvm_test_top.env.axi_agt.axi_drv] -------------------------AXI_Driver_packet#####-------------------------------
# -----------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                   
# -----------------------------------------------------------------------------------------
# trans                          AXI_Packet  -     @1960                                   
#   ARESETn                      integral    1     'h0                                     
#   ARADDR                       integral    32    'h1152ec                                
#   ARVALID                      integral    1     'h1                                     
#   ARREADY                      integral    1     'h0                                     
#   AWADDR                       integral    32    'h0                                     
#   AWVALID                      integral    1     'h0                                     
#   AWREADY                      integral    1     'h0                                     
#   RDATA                        integral    32    'h0                                     
#   RRESP                        integral    2     'h0                                     
#   RVALID                       integral    1     'h0                                     
#   RREADY                       integral    1     'h1                                     
#   WDATA                        integral    32    'h0                                     
#   WSTRB                        integral    4     'h0                                     
#   WVALID                       integral    1     'h0                                     
#   WREADY                       integral    1     'h0                                     
#   BRESP                        integral    2     'h0                                     
#   BVALID                       integral    1     'h0                                     
#   BREADY                       integral    1     'h0                                     
#   begin_time                   time        64    4799.0 ns                               
#   depth                        int         32    'd2                                     
#   parent sequence (name)       string      7     axi_seq                                 
#   parent sequence (full name)  string      40    uvm_test_top.env.axi_agt.axi_seq.axi_seq
#   sequencer                    string      32    uvm_test_top.env.axi_agt.axi_seq        
# -----------------------------------------------------------------------------------------
# ** Error: $period( negedge Clk:4794 ns, :4800 ns, 7 ns );
#    Time: 4800 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(118) @ 4803.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Read_Packet_sampled-------------------------------
# ** Error: $period( posedge Clk:4797 ns, :4803 ns, 7 ns );
#    Time: 4803 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# ** Error: $period( negedge Clk:4800 ns, :4806 ns, 7 ns );
#    Time: 4806 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# ** Error: $period( posedge Clk:4803 ns, :4809 ns, 7 ns );
#    Time: 4809 ns  Iteration: 2  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(86) @ 4811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------Write_Packet_sampled-------------------------------
# UVM_INFO ../DV/TB/../AXI/AXI_Monitor.sv(45) @ 4811.0 ns: uvm_test_top.env.axi_agt.axi_mon [uvm_test_top.env.axi_agt.axi_mon] -------------------------AXI_Monitor_data-------------------------------
# ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(49) @ 4811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Inside write_port_a method. Received axi_pkt On Analysis Imp Port#########################################################################################################
# UVM_INFO ../DV/TB/AXI_SDRAM_Scoreboard.sv(50) @ 4811.0 ns: uvm_test_top.env.axi_sd_scb [AXI_SDRAM_Scoreboard]  Printing inside scoreboard axi_pkt, 
#  ---------------------------------------------
# Name               Type        Size  Value   
# ---------------------------------------------
# uvm_sequence_item  AXI_Packet  -     @705    
#   ARESETn          integral    1     'h0     
#   ARADDR           integral    32    'h1152ea
#   ARVALID          integral    1     'h1     
#   ARREADY          integral    1     'h0     
#   AWADDR           integral    32    'h0     
#   AWVALID          integral    1     'h0     
#   AWREADY          integral    1     'h0     
#   RDATA            integral    32    'h0     
#   RRESP            integral    2     'h0     
#   RVALID           integral    1     'h0     
#   RREADY           integral    1     'h0     
#   WDATA            integral    32    'h0     
#   WSTRB            integral    4     'h0     
#   WVALID           integral    1     'h0     
#   WREADY           integral    1     'h0     
#   BRESP            integral    2     'h0     
#   BVALID           integral    1     'h0     
#   BREADY           integral    1     'h0     
# ---------------------------------------------
# 
# ** Error: $period( negedge Clk:4806 ns, :4812 ns, 7 ns );
#    Time: 4812 ns  Iteration: 1  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1113
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4815.0 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# ** Error: $period( posedge Clk:4809 ns, :4815 ns, 7 ns );
#    Time: 4815 ns  Iteration: 10  Process: /tb_top/SIM_Model/#Period# File: ../Design/sdram_sim_model/mt48lc16m16a2.v Line: 1114
# UVM_INFO ../DV/TB/AXI_SDRAM_Coverage.sv(89) @ 4815.0 ns: uvm_test_top.env.axi_sd_cvg [uvm_test_top.env.axi_sd_cvg] Coverage is 39.62 %
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 2166
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AXI_Burst_Read_after_Write_Sequence]     2
# [AXI_SDRAM_Scoreboard]   632
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [UVM_DEPRECATED]     1
# [uvm_test_top]     2
# [uvm_test_top.env]     1
# [uvm_test_top.env.axi_agt]     2
# [uvm_test_top.env.axi_agt.axi_drv]   301
# [uvm_test_top.env.axi_agt.axi_mon]   898
# [uvm_test_top.env.axi_agt.axi_seq.axi_seq]   300
# [uvm_test_top.env.axi_sd_cvg]     2
# [uvm_test_top.env.axi_sd_scb]     1
# [uvm_test_top.env.sdram_agt]     2
# [uvm_test_top.env.sdram_agt.sdm_mon]    18
# ** Note: $finish    : /home/vlsi/Chandrakant/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4815 ns  Iteration: 61  Instance: /tb_top
# End time: 11:51:23 on Aug 17,2024, Elapsed time: 0:00:03
# Errors: 2019, Warnings: 29
