# MIT6.004 Beta Architecture InVerilog
Beta Architecture is a classic 5 stage pipelined processor developed at MIT. Students at MIT make this architecture during their labs in a course named "Computation Structure / MIT 6.004". This code follows the design made in MIT 6.004 - Spring 2016.


![image](https://user-images.githubusercontent.com/38817722/52643240-46b27600-2ee5-11e9-94b1-6f2805b1f075.png)

  ![image](https://user-images.githubusercontent.com/38817722/52643274-56ca5580-2ee5-11e9-84f5-81ae3e0876dc.png)
![image](https://user-images.githubusercontent.com/38817722/52643334-76fa1480-2ee5-11e9-9dab-c4346ea066ac.png)
