{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655049060479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655049060503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 12:50:59 2022 " "Processing started: Sun Jun 12 12:50:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655049060503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655049060503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off unidade_de_controle -c unidade_de_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655049060503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655049061824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655049061824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_de_controle.vhd 2 1 " "Using design file unidade_de_controle.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle-arch " "Found design unit 1: unidade_de_controle-arch" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Sophia/Documents/parasitas/USP_Poli_Lab-Dig-A/exp8/unidade_de_controle/unidade_de_controle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655049095770 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Sophia/Documents/parasitas/USP_Poli_Lab-Dig-A/exp8/unidade_de_controle/unidade_de_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655049095770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1655049095770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidade_de_controle " "Elaborating entity \"unidade_de_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655049095782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState unidade_de_controle.vhd(38) " "VHDL Process Statement warning at unidade_de_controle.vhd(38): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Sophia/Documents/parasitas/USP_Poli_Lab-Dig-A/exp8/unidade_de_controle/unidade_de_controle.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655049095785 "|unidade_de_controle"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "unidade_de_controle.vhd(40) " "HDL error at unidade_de_controle.vhd(40): couldn't implement registers for assignments on this clock edge" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Sophia/Documents/parasitas/USP_Poli_Lab-Dig-A/exp8/unidade_de_controle/unidade_de_controle.vhd" 40 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1655049095786 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "unidade_de_controle.vhd(46) " "HDL error at unidade_de_controle.vhd(46): couldn't implement registers for assignments on this clock edge" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Sophia/Documents/parasitas/USP_Poli_Lab-Dig-A/exp8/unidade_de_controle/unidade_de_controle.vhd" 46 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1655049095786 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655049095787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655049096102 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 12:51:36 2022 " "Processing ended: Sun Jun 12 12:51:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655049096102 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655049096102 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655049096102 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655049096102 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655049096965 ""}
