<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="WallPanel_FPGA" device="LCMXO3LF-9400C-6BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="Master" top="Master"/>
        <Source name="Main.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="Master"/>
        </Source>
        <Source name="Outputbuffer.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="MatrixDriver.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="Outputbuffer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="PLL.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="PLL.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="PIC.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="SRAM.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="MatrixBusHandler.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="GammaRam.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="GammaRam.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="SpriteRam.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="SpriteRam.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="LUT_RAM.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="LUT_RAM.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="Master.rvl" type="Reveal" type_short="Reveal">
            <Options/>
        </Source>
        <Source name="masterlyser.rva" type="Reveal Analyzer Project File" type_short="RVA">
            <Options/>
        </Source>
        <Source name="WallPanel_FPGA.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="WallPanel_FPGA1.sty"/>
</BaliProject>
