Efinity Synthesis report for project top_level
Version: 2025.1.110
Generated at: Oct 25, 2025 16:06:47
Copyright (C) 2013 - 2025  All rights reserved.

Top-level Entity Name : top_level

family : Trion
device : T8F81
project : top_level
root : top_level
I,include : C:/Users/caleb/.efinity/project/test_project
output-dir : C:/Users/caleb/.efinity/project/test_project/outflow
work-dir : C:/Users/caleb/.efinity/project/test_project/work_dbg
write-efx-verilog : C:/Users/caleb/.efinity/project/test_project/work_dbg/test_project.dbg.map.v
binary-db : C:/Users/caleb/.efinity/project/test_project/work_dbg/test_project.dbg.vdb
insert-ios : 0
max-carry-cascade : 160
max_mult : -1
max_ram : -1
mode : speed
gen-mark-debug-json : 0

File List:

C:/Users/caleb/.efinity/project/test_project/outflow/test_project.elab.vdb (vdb-file) 
C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.post.vdb (vdb-file) 

### ### Report Section Start ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 26
Total number of FFs with enable signals: 557
CE signal <edb_top_inst/ceg_net2>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4277>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n1048>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1565>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1698>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net8>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2554>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/ceg_net11>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/tu_trigger>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/trigger_skipper_n/equal_6/n127>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/n327>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/la_biu_inst/n1232>, number of controlling flip flops: 3
CE signal <edb_top_inst/ceg_net18>, number of controlling flip flops: 1
CE signal <edb_top_inst/ceg_net24>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/n1823>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/~ceg_net27>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n267>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n265>, number of controlling flip flops: 1
CE signal <edb_top_inst/debug_hub_inst/n96>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 10
Total number of FFs with set/reset signals: 576
SR signal <edb_top_inst/edb_soft_reset>, number of controlling flip flops: 357
SR signal <edb_top_inst/la0/n2541>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/ts_resetn>, number of controlling flip flops: 64
SR signal <edb_top_inst/la0/trigger_skipper_n/n469>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 15
SR signal <edb_top_inst/la0/la_biu_inst/n1816>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/n4724>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n640>, number of controlling flip flops: 31
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 83
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
top_level:top_level                                                 1(1)        0(0)        0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
         CLK_50            173              2              0
 jtag_inst1_TCK            444              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	12
OUTPUT PORTS    : 	2

EFX_ADD         : 	153
EFX_LUT4        : 	898
   1-2  Inputs  : 	182
   3    Inputs  : 	263
   4    Inputs  : 	453
EFX_FF          : 	617
EFX_RAM_5K      : 	1
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 10s
Elapsed synthesis time : 10s
