// Seed: 2511186029
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8;
  assign id_8 = 1;
  assign id_8 = {id_1 == 1{id_1}};
  assign id_0 = 1;
  logic id_9;
  assign id_9 = id_1 == !1;
  logic id_10;
endmodule
