<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FrameWork.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ADC32.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter_4bit.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="DM74LS194.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM74LS194_DM74LS194_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM74LS194_DM74LS194_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Decoder_38_sch.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Framework.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Framework.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Framework.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Framework.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Framework.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Framework.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Framework.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Framework.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Framework.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Framework.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Framework.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Framework.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Framework.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Framework.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Framework.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Framework.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Framework.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Framework.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Framework.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Framework.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Framework.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Framework.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Framework_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Framework_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Framework_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Framework_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Framework_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Framework_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Framework_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Framework_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Framework_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Framework_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Framework_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Framework_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPIO.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="GPIO.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GPIO.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="GPIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GPIO.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HCT138_sch.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MB_DFF.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX4T1_4.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX8T1_32.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX8T1_8_sch.vf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Multi_8CH32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Multi_8CH32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Multi_8CH32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Multi_8CH32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multi_8CH32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Multi_8CH32.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multi_8CH32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multi_8CH32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Multi_8CH32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Multi_8CH32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Multi_8CH32_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Multi_8CH32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Multi_8CH32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux881_LSH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux881_LSH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux881_LSH.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux_6421.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_6421.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SAnti_jitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SAnti_jitter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SAnti_jitter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSeg_7.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SSeg_7.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSeg_7.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SSeg_7.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSeg_7withGraph.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SSeg_7withGraph.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSeg_7withGraph.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_7withGraph.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SSeg_7withGraph.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Segmap.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Segmap.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Segmap.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Segmap.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Segmap.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add4b.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add_sch.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkdiv.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clkdiv.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clkdiv.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clkdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clkdiv.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="framework.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="framework.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="framework.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1482848098" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1482848098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482848313" xil_pn:in_ck="7749494643718694080" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1482848313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="DM74LS194_Test.v"/>
      <outfile xil_pn:name="GPIO.v"/>
      <outfile xil_pn:name="HexTo8.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MC14495_LSH.vf"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Mux32881_LSH.vf"/>
      <outfile xil_pn:name="Mux441_LSH.vf"/>
      <outfile xil_pn:name="Mux881_LSH.vf"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="Reg_8_32.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SSeg_7withGraph.v"/>
      <outfile xil_pn:name="Segmap.v"/>
      <outfile xil_pn:name="Shift_32.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="counter_32bit_rev.v"/>
      <outfile xil_pn:name="shift_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1482848395" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5950486337583739181" xil_pn:start_ts="1482848395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482848396" xil_pn:in_ck="-2364844045884460390" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-466851590694486047" xil_pn:start_ts="1482848395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM74LS194.vf"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
    </transform>
    <transform xil_pn:end_ts="1482848140" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3403376670298973947" xil_pn:start_ts="1482848140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482848396" xil_pn:in_ck="1183731289100927307" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1482848396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="DM74LS194.vf"/>
      <outfile xil_pn:name="DM74LS194_Test.v"/>
      <outfile xil_pn:name="GPIO.v"/>
      <outfile xil_pn:name="HexTo8.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="MC14495_LSH.vf"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Mux32881_LSH.vf"/>
      <outfile xil_pn:name="Mux441_LSH.vf"/>
      <outfile xil_pn:name="Mux881_LSH.vf"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="Reg_8_32.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SSeg_7withGraph.v"/>
      <outfile xil_pn:name="Segmap.v"/>
      <outfile xil_pn:name="Shift_32.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="counter_32bit_rev.v"/>
      <outfile xil_pn:name="shift_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1482848399" xil_pn:in_ck="1183731289100927307" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8329512131534896805" xil_pn:start_ts="1482848396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_Test_beh.prj"/>
      <outfile xil_pn:name="shift_Test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1482848400" xil_pn:in_ck="-4072905978497326434" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8250561393563768478" xil_pn:start_ts="1482848399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_Test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1479692101" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479692101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482149764" xil_pn:in_ck="-2364844045884460390" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3020467555006270482" xil_pn:start_ts="1482149761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ADC32.vf"/>
      <outfile xil_pn:name="Counter_4bit.vf"/>
      <outfile xil_pn:name="DM74LS194.vf"/>
      <outfile xil_pn:name="Decoder_38_sch.vf"/>
      <outfile xil_pn:name="Framework.vf"/>
      <outfile xil_pn:name="HCT138_sch.vf"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="MUX4T1_4.vf"/>
      <outfile xil_pn:name="MUX8T1_32.vf"/>
      <outfile xil_pn:name="MUX8T1_8_sch.vf"/>
      <outfile xil_pn:name="add4b.vf"/>
      <outfile xil_pn:name="add_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1479692103" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3403376670298973947" xil_pn:start_ts="1479692103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479692103" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479692103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479692103" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1969783057415473250" xil_pn:start_ts="1479692103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479692103" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1479692103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479692103" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1460158555222149617" xil_pn:start_ts="1479692103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1482149808" xil_pn:in_ck="-8778898119646287771" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5210584412541983782" xil_pn:start_ts="1482149789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Framework.jhd"/>
      <outfile xil_pn:name="Framework.lso"/>
      <outfile xil_pn:name="Framework.ngc"/>
      <outfile xil_pn:name="Framework.ngr"/>
      <outfile xil_pn:name="Framework.prj"/>
      <outfile xil_pn:name="Framework.stx"/>
      <outfile xil_pn:name="Framework.syr"/>
      <outfile xil_pn:name="Framework.xst"/>
      <outfile xil_pn:name="Framework_xst.xrpt"/>
      <outfile xil_pn:name="Multi_8CH32.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1482149489" xil_pn:in_ck="-518180219983701225" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119251581198016208" xil_pn:start_ts="1482149489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1482149826" xil_pn:in_ck="-866647914293919505" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1311341728751075999" xil_pn:start_ts="1482149810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Framework.bld"/>
      <outfile xil_pn:name="Framework.ngd"/>
      <outfile xil_pn:name="Framework_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1482149900" xil_pn:in_ck="-3637825111382127316" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5951755017322214492" xil_pn:start_ts="1482149826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Framework.pcf"/>
      <outfile xil_pn:name="Framework_map.map"/>
      <outfile xil_pn:name="Framework_map.mrp"/>
      <outfile xil_pn:name="Framework_map.ncd"/>
      <outfile xil_pn:name="Framework_map.ngm"/>
      <outfile xil_pn:name="Framework_map.xrpt"/>
      <outfile xil_pn:name="Framework_summary.xml"/>
      <outfile xil_pn:name="Framework_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1482149957" xil_pn:in_ck="1084065234385998821" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1482149900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Framework.ncd"/>
      <outfile xil_pn:name="Framework.pad"/>
      <outfile xil_pn:name="Framework.par"/>
      <outfile xil_pn:name="Framework.ptwx"/>
      <outfile xil_pn:name="Framework.unroutes"/>
      <outfile xil_pn:name="Framework.xpi"/>
      <outfile xil_pn:name="Framework_pad.csv"/>
      <outfile xil_pn:name="Framework_pad.txt"/>
      <outfile xil_pn:name="Framework_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1482150008" xil_pn:in_ck="-6459373046514386703" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1482149957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Framework.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="framework.bgn"/>
      <outfile xil_pn:name="framework.bit"/>
      <outfile xil_pn:name="framework.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1482295409" xil_pn:in_ck="-8427140789147535653" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1482295409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479699676" xil_pn:in_ck="-8427140789147535653" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="6977014462729658208" xil_pn:start_ts="1479699674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1482149957" xil_pn:in_ck="2085815077569098792" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1482149940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Framework.twr"/>
      <outfile xil_pn:name="Framework.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
