INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/imem_blk_ram/imem_blk_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_blk_ram
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module imem_blk_ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/dmem_blk_ram/dmem_blk_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_blk_ram
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module dmem_blk_ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/bios_mem/sim/bios_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bios_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/z1top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top
INFO: [VRFC 10-2458] undeclared symbol MLCK, assumed default net type wire [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/z1top.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Riscv151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Riscv151
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/audio/i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2421] module ALU is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Riscv151
WARNING: [VRFC 10-1195] overwriting previous definition of module Riscv151 [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
WARNING: [VRFC 10-2421] module instruction_decoder is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haz_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-2421] module control_unit is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_decoder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:51]
WARNING: [VRFC 10-1195] overwriting previous definition of module mem_read_decoder [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-2421] module fifo is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/fifo.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/audio/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
WARNING: [VRFC 10-2421] module reg_file is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
WARNING: [VRFC 10-2421] module button_parser is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/button_parser.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
WARNING: [VRFC 10-1195] overwriting previous definition of module synchronizer [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_control
WARNING: [VRFC 10-2421] module mem_control is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
WARNING: [VRFC 10-2421] module async_fifo is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/async_fifo.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
WARNING: [VRFC 10-2421] module uart is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-2421] module edge_detector is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/edge_detector.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
WARNING: [VRFC 10-1195] overwriting previous definition of module uart_transmitter [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_transmitter.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
WARNING: [VRFC 10-2421] module uart_receiver is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_receiver.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top
INFO: [VRFC 10-2458] undeclared symbol MLCK, assumed default net type wire [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:40]
WARNING: [VRFC 10-2421] module z1top is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
WARNING: [VRFC 10-2421] module branch_control is previously defined, ignoring this definition [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/branch_control.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-1195] overwriting previous definition of module debouncer [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/debouncer.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/ALU_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/assembly_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/bios_mem_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bios_mem_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/echo_integration_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo_integration_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/echo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/fifo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/i2s_controller_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/control_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_testbench
