#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 09:08:46 2019
# Process ID: 86112
# Current directory: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent107632 D:\Documents HDD\School\Cmpe 125\Cmpe 125 Projects\SafeProject\SafeProject.xpr
# Log file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/vivado.log
# Journal file: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b48d8a86c8e24294a8ed140309adf1d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Full_Calc_DP.v:27]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Full_Calc_DP.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Full_Calc_tb_behav -key {Behavioral:sim_1:Functional:Full_Calc_tb} -tclbatch {Full_Calc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Full_Calc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Full_Calc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 941.578 ; gain = 22.934
run 1 us
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
run 10 us
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
run 10 us
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  7 09:09:57 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.runs/synth_1/runme.log
[Tue May  7 09:09:57 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 976.371 ; gain = 0.332
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.runs/impl_1/Full_Calc_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.runs/impl_1/Full_Calc_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:27]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Full_Calc_tb_behav -key {Behavioral:sim_1:Functional:Full_Calc_tb} -tclbatch {Full_Calc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Full_Calc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Full_Calc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1672.082 ; gain = 10.262
run 10 us
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
run 10 us
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
op 2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.098 ; gain = 0.152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
op 3
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
op 3
aluout:  x
aluout:  x
aluout:  x
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
in1:  x
in2:  x
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
op 3
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
in1:  x
in2:  x
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  x
in2:  0
aluout:  x
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  x
in1:  x
in2:  0
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1688.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
in1:  x
in2:  x
aluout:  x
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  1
aluout:  1
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  1
aluout:  1
in1:  1
in2:  1
aluout:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  2
aluout:  2
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  2
aluout:  2
in1:  2
in2:  2
aluout:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  3
aluout:  3
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  3
aluout:  3
in1:  3
in2:  3
aluout:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  4
aluout:  4
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  4
aluout:  4
in1:  4
in2:  4
aluout:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  5
aluout:  5
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  5
aluout:  5
in1:  5
in2:  5
aluout:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  6
aluout:  6
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  6
aluout:  6
in1:  6
in2:  6
aluout:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  7
aluout:  7
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  7
aluout:  7
in1:  7
in2:  7
aluout:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  8
aluout:  8
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  8
aluout:  8
in1:  8
in2:  8
aluout:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  9
aluout:  9
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  9
aluout:  9
in1:  9
in2:  9
aluout:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 10
aluout: 10
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 10
aluout: 10
in1: 10
in2: 10
aluout:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
in1: 10
in2: 10
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 10
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 11
aluout: 11
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 11
aluout: 11
in1: 11
in2: 11
aluout:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
in1: 11
in2: 11
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 11
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 12
aluout: 12
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 12
aluout: 12
in1: 12
in2: 12
aluout:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
in1: 12
in2: 12
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 12
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 13
aluout: 13
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 13
aluout: 13
in1: 13
in2: 13
aluout:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
in1: 13
in2: 13
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 13
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 14
aluout: 14
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 14
aluout: 14
in1: 14
in2: 14
aluout:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
in1: 14
in2: 14
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 14
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 15
aluout: 15
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2: 15
aluout: 15
in1: 15
in2: 15
aluout:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
in1: 15
in2: 15
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  0
reg in: 15
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  0
aluout:  1
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  0
aluout:  1
in1:  1
in2:  1
aluout:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  0
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  1
aluout:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  1
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  2
aluout:  3
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  2
aluout:  3
in1:  3
in2:  3
aluout:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  2
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  3
aluout:  2
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  3
aluout:  2
in1:  2
in2:  2
aluout:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  3
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  4
aluout:  5
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  4
aluout:  5
in1:  5
in2:  5
aluout:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  4
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  5
aluout:  4
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  5
aluout:  4
in1:  4
in2:  4
aluout:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  5
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  6
aluout:  7
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  6
aluout:  7
in1:  7
in2:  7
aluout:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  6
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  7
aluout:  6
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  7
aluout:  6
in1:  6
in2:  6
aluout:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  7
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  8
aluout:  9
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  8
aluout:  9
in1:  9
in2:  9
aluout:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  8
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
op 3
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  9
aluout:  8
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  1
in2:  9
aluout:  8
in1:  8
in2:  8
aluout:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
reg in:  1
reg in:  9
reg in:  Z
reg in:  0
reg in:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.930 ; gain = 0.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Full_Calc_tb_behav -key {Behavioral:sim_1:Functional:Full_Calc_tb} -tclbatch {Full_Calc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Full_Calc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  x
m2out:  0
in1:  x
in2:  x
aluout:  x
m2out:  0
in1:  0
in2:  0
aluout:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
op 3
in1:  0
in2:  1
aluout:  1
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
in1:  1
in2:  1
aluout:  0
m2out:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  2
aluout:  2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
in1:  2
in2:  2
aluout:  0
m2out:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  3
aluout:  3
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
in1:  3
in2:  3
aluout:  0
m2out:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  4
aluout:  4
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
in1:  4
in2:  4
aluout:  0
m2out:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  5
aluout:  5
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
in1:  5
in2:  5
aluout:  0
m2out:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  6
aluout:  6
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
in1:  6
in2:  6
aluout:  0
m2out:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  7
aluout:  7
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
in1:  7
in2:  7
aluout:  0
m2out:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  8
aluout:  8
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
in1:  8
in2:  8
aluout:  0
m2out:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  9
aluout:  9
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
in1:  9
in2:  9
aluout:  0
m2out:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 10
aluout: 10
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
in1: 10
in2: 10
aluout:  0
m2out:  0
m2out:  0
in1: 10
in2: 10
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 11
aluout: 11
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
in1: 11
in2: 11
aluout:  0
m2out:  0
m2out:  0
in1: 11
in2: 11
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 12
aluout: 12
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
in1: 12
in2: 12
aluout:  0
m2out:  0
m2out:  0
in1: 12
in2: 12
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 13
aluout: 13
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
in1: 13
in2: 13
aluout:  0
m2out:  0
m2out:  0
in1: 13
in2: 13
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 14
aluout: 14
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
in1: 14
in2: 14
aluout:  0
m2out:  0
m2out:  0
in1: 14
in2: 14
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 15
aluout: 15
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
in1: 15
in2: 15
aluout:  0
m2out:  0
m2out:  0
in1: 15
in2: 15
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  0
aluout:  1
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
in1:  1
in2:  1
aluout:  0
m2out:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
m2out:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  2
aluout:  3
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
in1:  3
in2:  3
aluout:  0
m2out:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  3
aluout:  2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
in1:  2
in2:  2
aluout:  0
m2out:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  4
aluout:  5
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
in1:  5
in2:  5
aluout:  0
m2out:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  5
aluout:  4
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
in1:  4
in2:  4
aluout:  0
m2out:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  6
aluout:  7
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
in1:  7
in2:  7
aluout:  0
m2out:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  7
aluout:  6
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
in1:  6
in2:  6
aluout:  0
m2out:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  8
aluout:  9
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
in1:  9
in2:  9
aluout:  0
m2out:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  9
aluout:  8
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
in1:  8
in2:  8
aluout:  0
m2out:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Full_Calc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.105 ; gain = 1.789
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.770 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  x
m2out:  0
in1:  x
in2:  x
aluout:  x
m2out:  0
in1:  0
in2:  0
aluout:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
op 3
in1:  0
in2:  1
aluout:  1
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
in1:  1
in2:  1
aluout:  0
m2out:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  2
aluout:  2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
in1:  2
in2:  2
aluout:  0
m2out:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  3
aluout:  3
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
in1:  3
in2:  3
aluout:  0
m2out:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  4
aluout:  4
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
in1:  4
in2:  4
aluout:  0
m2out:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  5
aluout:  5
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
in1:  5
in2:  5
aluout:  0
m2out:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  6
aluout:  6
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
in1:  6
in2:  6
aluout:  0
m2out:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  7
aluout:  7
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
in1:  7
in2:  7
aluout:  0
m2out:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  8
aluout:  8
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
in1:  8
in2:  8
aluout:  0
m2out:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2:  9
aluout:  9
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
in1:  9
in2:  9
aluout:  0
m2out:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 10
aluout: 10
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
in1: 10
in2: 10
aluout:  0
m2out:  0
m2out:  0
in1: 10
in2: 10
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 11
aluout: 11
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
in1: 11
in2: 11
aluout:  0
m2out:  0
m2out:  0
in1: 11
in2: 11
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 12
aluout: 12
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
in1: 12
in2: 12
aluout:  0
m2out:  0
m2out:  0
in1: 12
in2: 12
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 13
aluout: 13
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
in1: 13
in2: 13
aluout:  0
m2out:  0
m2out:  0
in1: 13
in2: 13
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 14
aluout: 14
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
in1: 14
in2: 14
aluout:  0
m2out:  0
m2out:  0
in1: 14
in2: 14
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  0
in2: 15
aluout: 15
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
in1: 15
in2: 15
aluout:  0
m2out:  0
m2out:  0
in1: 15
in2: 15
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  0
aluout:  1
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
in1:  0
in2:  0
aluout:  0
m2out:  0
m2out:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  2
aluout:  3
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
in1:  2
in2:  2
aluout:  0
m2out:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  3
aluout:  2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
in1:  3
in2:  3
aluout:  0
m2out:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  4
aluout:  5
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
in1:  4
in2:  4
aluout:  0
m2out:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  5
aluout:  4
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
in1:  5
in2:  5
aluout:  0
m2out:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  6
aluout:  7
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
in1:  6
in2:  6
aluout:  0
m2out:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  7
aluout:  6
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
in1:  7
in2:  7
aluout:  0
m2out:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  8
aluout:  9
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
in1:  8
in2:  8
aluout:  0
m2out:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
op 3
in1:  1
in2:  9
aluout:  8
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
in1:  9
in2:  9
aluout:  0
m2out:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1695.078 ; gain = 0.309
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
s1: x
s1: x
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
s1: 0
m2out:  x
m2out:  0
s1: 0
in1:  x
in2:  x
aluout:  x
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
m2out:  0
m2out:  0
m2out:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  0
in2:  1
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
s1: 0
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  2
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
s1: 0
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  3
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
s1: 0
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  4
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
s1: 0
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  5
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
s1: 0
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  6
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
s1: 0
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  7
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
s1: 0
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  8
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
s1: 0
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  9
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
s1: 0
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 10
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
s1: 0
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 11
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
s1: 0
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 12
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
s1: 0
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 13
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
s1: 0
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 14
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
s1: 0
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 15
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
s1: 0
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  1
in2:  0
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
s1: 0
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  2
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
s1: 0
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  3
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
s1: 0
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  4
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
s1: 0
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  5
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
s1: 0
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  6
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
s1: 0
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  7
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
s1: 0
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  8
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
s1: 0
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  9
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
s1: 0
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 0
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
in1:  0
in2:  0
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.957 ; gain = 0.500
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
s1: x
s1: x
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
s1: 0
m2out:  x
m2out:  0
s1: 0
in1:  x
in2:  x
aluout:  x
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
m2out:  0
m2out:  0
m2out:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  0
in2:  1
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  2
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  3
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  4
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  5
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  6
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  7
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  8
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  9
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 10
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 11
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 12
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 13
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 14
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 15
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  1
in2:  0
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  2
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  3
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  4
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  5
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  6
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  7
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  8
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  9
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.785 ; gain = 0.188
run 10 us
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 10
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  1
in2: 10
aluout: 11
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 11
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  1
in2: 11
aluout: 10
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 12
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  1
in2: 12
aluout: 13
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 13
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  1
in2: 13
aluout: 12
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 14
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  1
in2: 14
aluout: 15
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2: 15
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  1
in2: 15
aluout: 14
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  0
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  2
in2:  0
aluout:  2
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  1
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  2
in2:  1
aluout:  3
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  2
aluout:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  3
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  2
in2:  3
aluout:  1
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  4
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  2
in2:  4
aluout:  6
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  5
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  2
in2:  5
aluout:  7
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  6
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  2
in2:  6
aluout:  4
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  7
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  2
in2:  7
aluout:  5
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  2
in2:  8
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  2
in2:  8
aluout: 10
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2:  9
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  2
in2:  9
aluout: 11
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 10
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  2
in2: 10
aluout:  8
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 11
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  2
in2: 11
aluout:  9
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 12
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  2
in2: 12
aluout: 14
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 13
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  2
in2: 13
aluout: 15
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 14
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  2
in2: 14
aluout: 12
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  2
in2: 15
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  2
in2: 15
aluout: 13
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  3
in2:  0
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  3
in2:  0
aluout:  3
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  1
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  3
in2:  1
aluout:  2
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  2
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  3
in2:  2
aluout:  1
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  3
aluout:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  4
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  3
in2:  4
aluout:  7
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  5
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  3
in2:  5
aluout:  6
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  3
in2:  6
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  3
in2:  6
aluout:  5
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  7
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  3
in2:  7
aluout:  4
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  8
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  3
in2:  8
aluout: 11
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2:  9
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  3
in2:  9
aluout: 10
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2: 10
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  3
in2: 10
aluout:  9
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  3
in2: 11
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  3
in2: 11
aluout:  8
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2: 12
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  3
in2: 12
aluout: 15
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2: 13
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  3
in2: 13
aluout: 14
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2: 14
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  3
in2: 14
aluout: 13
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  3
in2: 15
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  3
in2: 15
aluout: 12
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  4
in2:  0
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  4
in2:  0
aluout:  4
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  1
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  4
in2:  1
aluout:  5
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  2
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  4
in2:  2
aluout:  6
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  3
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  4
in2:  3
aluout:  7
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  4
in2:  4
aluout:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  5
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  4
in2:  5
aluout:  1
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  6
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  4
in2:  6
aluout:  2
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  7
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  4
in2:  7
aluout:  3
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  4
in2:  8
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  4
in2:  8
aluout: 12
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2:  9
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  4
in2:  9
aluout: 13
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2: 10
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  4
in2: 10
aluout: 14
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2: 11
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  4
in2: 11
aluout: 15
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  4
in2: 12
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  4
in2: 12
aluout:  8
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2: 13
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  4
in2: 13
aluout:  9
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2: 14
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  4
in2: 14
aluout: 10
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  4
in2: 15
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  4
in2: 15
aluout: 11
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  5
in2:  0
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  5
in2:  0
aluout:  5
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  1
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  5
in2:  1
aluout:  4
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  2
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  5
in2:  2
aluout:  7
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  3
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  5
in2:  3
aluout:  6
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  5
in2:  4
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  5
in2:  4
aluout:  1
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  5
aluout:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  6
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  5
in2:  6
aluout:  3
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  5
in2:  7
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  5
in2:  7
aluout:  2
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  8
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  5
in2:  8
aluout: 13
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2:  9
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  5
in2:  9
aluout: 12
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  5
in2: 10
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  5
in2: 10
aluout: 15
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2: 11
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  5
in2: 11
aluout: 14
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2: 12
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  5
in2: 12
aluout:  9
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  5
in2: 13
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  5
in2: 13
aluout:  8
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2: 14
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  5
in2: 14
aluout: 11
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  5
in2: 15
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  5
in2: 15
aluout: 10
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2:  0
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  6
in2:  0
aluout:  6
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  1
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  6
in2:  1
aluout:  7
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  2
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  6
in2:  2
aluout:  4
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2:  3
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  6
in2:  3
aluout:  5
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  4
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  6
in2:  4
aluout:  2
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  5
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  6
in2:  5
aluout:  3
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2:  6
aluout:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  7
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  6
in2:  7
aluout:  1
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2:  8
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  6
in2:  8
aluout: 14
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2:  9
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  6
in2:  9
aluout: 15
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2: 10
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  6
in2: 10
aluout: 12
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2: 11
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  6
in2: 11
aluout: 13
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2: 12
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  6
in2: 12
aluout: 10
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2: 13
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  6
in2: 13
aluout: 11
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  6
in2: 14
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  6
in2: 14
aluout:  8
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  6
in2: 15
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  6
in2: 15
aluout:  9
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2:  0
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  7
in2:  0
aluout:  7
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  1
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  7
in2:  1
aluout:  6
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  2
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  7
in2:  2
aluout:  5
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2:  3
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  7
in2:  3
aluout:  4
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  4
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  7
in2:  4
aluout:  3
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2:  5
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  7
in2:  5
aluout:  2
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  6
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  7
in2:  6
aluout:  1
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2:  7
aluout:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  8
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  7
in2:  8
aluout: 15
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2:  9
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  7
in2:  9
aluout: 14
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2: 10
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  7
in2: 10
aluout: 13
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2: 11
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  7
in2: 11
aluout: 12
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2: 12
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  7
in2: 12
aluout: 11
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2: 13
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  7
in2: 13
aluout: 10
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  7
in2: 14
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  7
in2: 14
aluout:  9
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  7
in2: 15
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  7
in2: 15
aluout:  8
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2:  0
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  8
in2:  0
aluout:  8
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2:  1
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  8
in2:  1
aluout:  9
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2:  2
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  8
in2:  2
aluout: 10
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2:  3
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  8
in2:  3
aluout: 11
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2:  4
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  8
in2:  4
aluout: 12
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2:  5
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  8
in2:  5
aluout: 13
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2:  6
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  8
in2:  6
aluout: 14
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2:  7
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  8
in2:  7
aluout: 15
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2:  8
aluout:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2:  9
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  8
in2:  9
aluout:  1
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2: 10
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  8
in2: 10
aluout:  2
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2: 11
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  8
in2: 11
aluout:  3
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2: 12
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  8
in2: 12
aluout:  4
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2: 13
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  8
in2: 13
aluout:  5
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  8
in2: 14
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  8
in2: 14
aluout:  6
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  8
in2: 15
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  8
in2: 15
aluout:  7
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  0
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  9
in2:  0
aluout:  9
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2:  1
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  9
in2:  1
aluout:  8
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  2
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  9
in2:  2
aluout: 11
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2:  3
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  9
in2:  3
aluout: 10
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  4
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  9
in2:  4
aluout: 13
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2:  5
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  9
in2:  5
aluout: 12
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  6
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  9
in2:  6
aluout: 15
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2:  7
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  9
in2:  7
aluout: 14
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  8
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  9
in2:  8
aluout:  1
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2:  9
aluout:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2: 10
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  9
in2: 10
aluout:  3
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2: 11
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  9
in2: 11
aluout:  2
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2: 12
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  9
in2: 12
aluout:  5
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2: 13
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  9
in2: 13
aluout:  4
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  9
in2: 14
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  9
in2: 14
aluout:  7
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  9
in2: 15
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  9
in2: 15
aluout:  6
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  0
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 10
in2:  0
aluout: 10
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2:  1
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 10
in2:  1
aluout: 11
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  2
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 10
in2:  2
aluout:  8
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2:  3
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 10
in2:  3
aluout:  9
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  4
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 10
in2:  4
aluout: 14
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  5
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 10
in2:  5
aluout: 15
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2:  6
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 10
in2:  6
aluout: 12
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  7
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 10
in2:  7
aluout: 13
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2:  8
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 10
in2:  8
aluout:  2
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2:  9
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 10
in2:  9
aluout:  3
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2: 10
aluout:  0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2: 11
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 10
in2: 11
aluout:  1
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2: 12
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 10
in2: 12
aluout:  6
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2: 13
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 10
in2: 13
aluout:  7
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 10
in2: 14
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 10
in2: 14
aluout:  4
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 10
in2: 15
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 10
in2: 15
aluout:  5
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  0
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 11
in2:  0
aluout: 11
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 11
in2:  1
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 11
in2:  1
aluout: 10
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  2
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 11
in2:  2
aluout:  9
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  3
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 11
in2:  3
aluout:  8
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 11
in2:  4
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 11
in2:  4
aluout: 15
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  5
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 11
in2:  5
aluout: 14
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  6
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 11
in2:  6
aluout: 13
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 11
in2:  7
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 11
in2:  7
aluout: 12
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  8
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 11
in2:  8
aluout:  3
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2:  9
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 11
in2:  9
aluout:  2
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 11
in2: 10
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 11
in2: 10
aluout:  1
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2: 11
aluout:  0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2: 12
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 11
in2: 12
aluout:  7
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 11
in2: 13
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 11
in2: 13
aluout:  6
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2: 14
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 11
in2: 14
aluout:  5
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 11
in2: 15
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 11
in2: 15
aluout:  4
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  0
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 12
in2:  0
aluout: 12
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 12
in2:  1
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 12
in2:  1
aluout: 13
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  2
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 12
in2:  2
aluout: 14
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  3
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 12
in2:  3
aluout: 15
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  4
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 12
in2:  4
aluout:  8
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 12
in2:  5
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 12
in2:  5
aluout:  9
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  6
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 12
in2:  6
aluout: 10
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  7
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 12
in2:  7
aluout: 11
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2:  8
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 12
in2:  8
aluout:  4
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 12
in2:  9
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 12
in2:  9
aluout:  5
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2: 10
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 12
in2: 10
aluout:  6
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2: 11
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 12
in2: 11
aluout:  7
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2: 12
aluout:  0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 12
in2: 13
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 12
in2: 13
aluout:  1
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2: 14
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 12
in2: 14
aluout:  2
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 12
in2: 15
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 12
in2: 15
aluout:  3
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  0
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 13
in2:  0
aluout: 13
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 13
in2:  1
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 13
in2:  1
aluout: 12
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  2
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 13
in2:  2
aluout: 15
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  3
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 13
in2:  3
aluout: 14
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  4
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 13
in2:  4
aluout:  9
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  5
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 13
in2:  5
aluout:  8
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 13
in2:  6
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 13
in2:  6
aluout: 11
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  7
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 13
in2:  7
aluout: 10
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  8
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 13
in2:  8
aluout:  5
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2:  9
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 13
in2:  9
aluout:  4
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2: 10
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 13
in2: 10
aluout:  7
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 13
in2: 11
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 13
in2: 11
aluout:  6
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2: 12
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 13
in2: 12
aluout:  1
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2: 13
aluout:  0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2: 14
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 13
in2: 14
aluout:  3
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 13
in2: 15
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 13
in2: 15
aluout:  2
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  0
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 14
in2:  0
aluout: 14
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 14
in2:  1
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 14
in2:  1
aluout: 15
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  2
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 14
in2:  2
aluout: 12
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  3
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 14
in2:  3
aluout: 13
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  4
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 14
in2:  4
aluout: 10
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  5
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 14
in2:  5
aluout: 11
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  6
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 14
in2:  6
aluout:  8
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  7
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 14
in2:  7
aluout:  9
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2:  8
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 14
in2:  8
aluout:  6
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 14
in2:  9
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 14
in2:  9
aluout:  7
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 10
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 14
in2: 10
aluout:  4
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 11
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 14
in2: 11
aluout:  5
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 12
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 14
in2: 12
aluout:  2
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 13
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 14
in2: 13
aluout:  3
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 14
aluout:  0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 14
in2: 15
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 14
in2: 15
aluout:  1
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  0
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 15
in2:  0
aluout: 15
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1: 15
in2:  1
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 15
in2:  1
aluout: 14
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  2
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 15
in2:  2
aluout: 13
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  3
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 15
in2:  3
aluout: 12
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  4
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 15
in2:  4
aluout: 11
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  5
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 15
in2:  5
aluout: 10
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  6
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 15
in2:  6
aluout:  9
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  7
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 15
in2:  7
aluout:  8
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  8
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 15
in2:  8
aluout:  7
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2:  9
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 15
in2:  9
aluout:  6
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 10
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 15
in2: 10
aluout:  5
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 11
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 15
in2: 11
aluout:  4
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 12
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 15
in2: 12
aluout:  3
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 13
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 15
in2: 13
aluout:  2
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 14
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 15
in2: 14
aluout:  1
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1: 15
in2: 15
aluout:  0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  1
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  2
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  3
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  4
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  5
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  6
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  7
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  8
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2:  9
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 10
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 11
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 12
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 13
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 14
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  0
in2: 15
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  0
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  2
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  3
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
run 10 us
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  4
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  5
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  6
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  7
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  8
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2:  9
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 10
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  1
in2: 10
aluout: 11
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 11
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  1
in2: 11
aluout: 10
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 12
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  1
in2: 12
aluout: 13
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 13
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  1
in2: 13
aluout: 12
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 14
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  1
in2: 14
aluout: 15
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  1
in2: 15
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  1
in2: 15
aluout: 14
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  0
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  2
in2:  0
aluout:  2
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  1
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  2
in2:  1
aluout:  3
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  2
aluout:  0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  3
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  2
in2:  3
aluout:  1
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  4
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  2
in2:  4
aluout:  6
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  5
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  2
in2:  5
aluout:  7
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  6
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  2
in2:  6
aluout:  4
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  7
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  2
in2:  7
aluout:  5
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  8
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  2
in2:  8
aluout: 10
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2:  9
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  2
in2:  9
aluout: 11
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 10
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  2
in2: 10
aluout:  8
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 11
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  2
in2: 11
aluout:  9
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 12
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  2
in2: 12
aluout: 14
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 13
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  2
in2: 13
aluout: 15
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 14
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  2
in2: 14
aluout: 12
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  2
in2: 15
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  2
in2: 15
aluout: 13
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  0
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  3
in2:  0
aluout:  3
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  1
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  3
in2:  1
aluout:  2
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  2
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  3
in2:  2
aluout:  1
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  3
aluout:  0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  4
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  3
in2:  4
aluout:  7
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  5
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  3
in2:  5
aluout:  6
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  6
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  3
in2:  6
aluout:  5
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  7
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  3
in2:  7
aluout:  4
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  8
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  3
in2:  8
aluout: 11
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2:  9
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  3
in2:  9
aluout: 10
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 10
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  3
in2: 10
aluout:  9
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 11
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  3
in2: 11
aluout:  8
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 12
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  3
in2: 12
aluout: 15
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 13
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  3
in2: 13
aluout: 14
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 14
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  3
in2: 14
aluout: 13
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  3
in2: 15
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  3
in2: 15
aluout: 12
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  0
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  4
in2:  0
aluout:  4
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  1
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  4
in2:  1
aluout:  5
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  2
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  4
in2:  2
aluout:  6
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  3
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  4
in2:  3
aluout:  7
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  4
aluout:  0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  5
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  4
in2:  5
aluout:  1
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  6
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  4
in2:  6
aluout:  2
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  7
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  4
in2:  7
aluout:  3
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  8
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  4
in2:  8
aluout: 12
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2:  9
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  4
in2:  9
aluout: 13
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 10
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  4
in2: 10
aluout: 14
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 11
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  4
in2: 11
aluout: 15
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 12
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  4
in2: 12
aluout:  8
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 13
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  4
in2: 13
aluout:  9
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 14
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  4
in2: 14
aluout: 10
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  4
in2: 15
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  4
in2: 15
aluout: 11
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  0
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  5
in2:  0
aluout:  5
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  1
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  5
in2:  1
aluout:  4
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  2
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  5
in2:  2
aluout:  7
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  3
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  5
in2:  3
aluout:  6
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  4
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  5
in2:  4
aluout:  1
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  5
aluout:  0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  6
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  5
in2:  6
aluout:  3
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  7
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  5
in2:  7
aluout:  2
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  8
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  5
in2:  8
aluout: 13
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2:  9
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  5
in2:  9
aluout: 12
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 10
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  5
in2: 10
aluout: 15
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 11
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  5
in2: 11
aluout: 14
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 12
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  5
in2: 12
aluout:  9
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 13
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  5
in2: 13
aluout:  8
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 14
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  5
in2: 14
aluout: 11
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  5
in2: 15
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  5
in2: 15
aluout: 10
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  0
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  6
in2:  0
aluout:  6
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  1
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  6
in2:  1
aluout:  7
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  2
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  6
in2:  2
aluout:  4
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  3
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  6
in2:  3
aluout:  5
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  4
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  6
in2:  4
aluout:  2
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  5
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  6
in2:  5
aluout:  3
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  6
aluout:  0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  7
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  6
in2:  7
aluout:  1
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  8
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  6
in2:  8
aluout: 14
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2:  9
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  6
in2:  9
aluout: 15
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 10
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  6
in2: 10
aluout: 12
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 11
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  6
in2: 11
aluout: 13
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 12
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  6
in2: 12
aluout: 10
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 13
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  6
in2: 13
aluout: 11
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 14
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  6
in2: 14
aluout:  8
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  6
in2: 15
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  6
in2: 15
aluout:  9
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  0
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  7
in2:  0
aluout:  7
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  1
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  7
in2:  1
aluout:  6
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  2
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  7
in2:  2
aluout:  5
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  3
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  7
in2:  3
aluout:  4
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  4
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  7
in2:  4
aluout:  3
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  5
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  7
in2:  5
aluout:  2
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  6
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  7
in2:  6
aluout:  1
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  7
aluout:  0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  8
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  7
in2:  8
aluout: 15
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2:  9
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  7
in2:  9
aluout: 14
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 10
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  7
in2: 10
aluout: 13
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 11
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  7
in2: 11
aluout: 12
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 12
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  7
in2: 12
aluout: 11
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 13
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  7
in2: 13
aluout: 10
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 14
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  7
in2: 14
aluout:  9
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  7
in2: 15
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  7
in2: 15
aluout:  8
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  0
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  8
in2:  0
aluout:  8
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  1
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  8
in2:  1
aluout:  9
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  2
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  8
in2:  2
aluout: 10
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  3
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  8
in2:  3
aluout: 11
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  4
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  8
in2:  4
aluout: 12
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  5
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  8
in2:  5
aluout: 13
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  6
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  8
in2:  6
aluout: 14
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  7
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  8
in2:  7
aluout: 15
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  8
aluout:  0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2:  9
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  8
in2:  9
aluout:  1
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 10
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  8
in2: 10
aluout:  2
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 11
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  8
in2: 11
aluout:  3
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 12
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  8
in2: 12
aluout:  4
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 13
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  8
in2: 13
aluout:  5
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 14
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  8
in2: 14
aluout:  6
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  8
in2: 15
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  8
in2: 15
aluout:  7
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  0
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  9
in2:  0
aluout:  9
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  1
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  9
in2:  1
aluout:  8
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  2
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  9
in2:  2
aluout: 11
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  3
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  9
in2:  3
aluout: 10
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  4
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  9
in2:  4
aluout: 13
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  5
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  9
in2:  5
aluout: 12
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  6
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  9
in2:  6
aluout: 15
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  7
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  9
in2:  7
aluout: 14
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  8
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  9
in2:  8
aluout:  1
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2:  9
aluout:  0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 10
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  9
in2: 10
aluout:  3
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 11
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  9
in2: 11
aluout:  2
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 12
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  9
in2: 12
aluout:  5
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 13
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  9
in2: 13
aluout:  4
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 14
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  9
in2: 14
aluout:  7
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1:  9
in2: 15
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  9
in2: 15
aluout:  6
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  0
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 10
in2:  0
aluout: 10
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  1
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 10
in2:  1
aluout: 11
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  2
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 10
in2:  2
aluout:  8
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  3
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 10
in2:  3
aluout:  9
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  4
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 10
in2:  4
aluout: 14
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  5
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 10
in2:  5
aluout: 15
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  6
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 10
in2:  6
aluout: 12
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  7
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 10
in2:  7
aluout: 13
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  8
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 10
in2:  8
aluout:  2
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2:  9
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 10
in2:  9
aluout:  3
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 10
aluout:  0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 11
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 10
in2: 11
aluout:  1
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 12
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 10
in2: 12
aluout:  6
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 13
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 10
in2: 13
aluout:  7
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 14
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 10
in2: 14
aluout:  4
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 10
in2: 15
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 10
in2: 15
aluout:  5
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  0
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 11
in2:  0
aluout: 11
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  1
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 11
in2:  1
aluout: 10
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  2
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 11
in2:  2
aluout:  9
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  3
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 11
in2:  3
aluout:  8
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  4
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 11
in2:  4
aluout: 15
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  5
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 11
in2:  5
aluout: 14
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  6
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 11
in2:  6
aluout: 13
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  7
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 11
in2:  7
aluout: 12
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  8
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 11
in2:  8
aluout:  3
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2:  9
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 11
in2:  9
aluout:  2
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 10
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 11
in2: 10
aluout:  1
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 11
aluout:  0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 12
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 11
in2: 12
aluout:  7
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 13
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 11
in2: 13
aluout:  6
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 14
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 11
in2: 14
aluout:  5
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 11
in2: 15
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 11
in2: 15
aluout:  4
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  0
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 12
in2:  0
aluout: 12
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  1
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 12
in2:  1
aluout: 13
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  2
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 12
in2:  2
aluout: 14
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  3
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 12
in2:  3
aluout: 15
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  4
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 12
in2:  4
aluout:  8
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  5
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 12
in2:  5
aluout:  9
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  6
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 12
in2:  6
aluout: 10
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  7
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 12
in2:  7
aluout: 11
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  8
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 12
in2:  8
aluout:  4
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2:  9
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 12
in2:  9
aluout:  5
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 10
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 12
in2: 10
aluout:  6
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 11
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 12
in2: 11
aluout:  7
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 12
aluout:  0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 13
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 12
in2: 13
aluout:  1
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 14
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 12
in2: 14
aluout:  2
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 12
in2: 15
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 12
in2: 15
aluout:  3
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  0
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 13
in2:  0
aluout: 13
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  1
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 13
in2:  1
aluout: 12
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  2
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 13
in2:  2
aluout: 15
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  3
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 13
in2:  3
aluout: 14
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  4
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 13
in2:  4
aluout:  9
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  5
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 13
in2:  5
aluout:  8
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  6
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 13
in2:  6
aluout: 11
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  7
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 13
in2:  7
aluout: 10
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  8
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 13
in2:  8
aluout:  5
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2:  9
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 13
in2:  9
aluout:  4
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 10
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 13
in2: 10
aluout:  7
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 11
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 13
in2: 11
aluout:  6
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 12
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 13
in2: 12
aluout:  1
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 13
aluout:  0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 14
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 13
in2: 14
aluout:  3
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 13
in2: 15
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 13
in2: 15
aluout:  2
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  0
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 14
in2:  0
aluout: 14
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  1
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 14
in2:  1
aluout: 15
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  2
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 14
in2:  2
aluout: 12
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  3
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 14
in2:  3
aluout: 13
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  4
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 14
in2:  4
aluout: 10
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  5
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 14
in2:  5
aluout: 11
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  6
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 14
in2:  6
aluout:  8
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  7
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 14
in2:  7
aluout:  9
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  8
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 14
in2:  8
aluout:  6
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2:  9
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 14
in2:  9
aluout:  7
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 10
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 14
in2: 10
aluout:  4
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 11
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 14
in2: 11
aluout:  5
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 12
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 14
in2: 12
aluout:  2
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 13
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 14
in2: 13
aluout:  3
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 14
aluout:  0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 14
in2: 15
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 14
in2: 15
aluout:  1
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  0
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1: 15
in2:  0
aluout: 15
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  1
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1: 15
in2:  1
aluout: 14
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  2
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1: 15
in2:  2
aluout: 13
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  3
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1: 15
in2:  3
aluout: 12
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  4
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1: 15
in2:  4
aluout: 11
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  5
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1: 15
in2:  5
aluout: 10
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  6
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1: 15
in2:  6
aluout:  9
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  7
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1: 15
in2:  7
aluout:  8
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  8
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1: 15
in2:  8
aluout:  7
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2:  9
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1: 15
in2:  9
aluout:  6
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 10
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1: 15
in2: 10
aluout:  5
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 11
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1: 15
in2: 11
aluout:  4
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 12
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1: 15
in2: 12
aluout:  3
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 13
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1: 15
in2: 13
aluout:  2
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 14
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1: 15
in2: 14
aluout:  1
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 2
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 2
in1: 15
in2: 15
aluout:  0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 1
m2out: 14
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
run 10 us
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out: 10
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 10
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out: 10
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 10
s1: 1
m2out: 11
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 11
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out: 10
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 10
s1: 1
m2out: 11
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 11
s1: 1
m2out: 12
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 12
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out: 10
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 10
s1: 1
m2out: 11
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 11
s1: 1
m2out: 12
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 12
s1: 1
m2out: 13
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 13
s1: 1
m2out:  0
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  0
s1: 1
m2out:  1
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  1
s1: 1
m2out:  2
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  2
s1: 1
m2out:  3
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  3
s1: 1
m2out:  4
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  4
s1: 1
m2out:  5
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  5
s1: 1
m2out:  6
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  6
s1: 1
m2out:  7
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  7
s1: 1
m2out:  8
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  8
s1: 1
m2out:  9
s1: 0
m2out:  0
s1: 0
s1: 1
m2out:  9
s1: 1
m2out: 10
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 10
s1: 1
m2out: 11
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 11
s1: 1
m2out: 12
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 12
s1: 1
m2out: 13
s1: 0
m2out:  0
s1: 0
s1: 1
m2out: 13
s1: 1
m2out: 14
s1: 0
m2out:  0
s1: 0
s1: 0
m2out:  0
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
s1: x
s1: x
m2out:  0
m2out:  0
m2out:  0
m2out:  0
m2out:  0
s1: 0
m2out:  x
m2out:  0
s1: 0
in1:  x
in2:  x
aluout:  x
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
m2out:  0
m2out:  0
m2out:  0
s1: 0
s1: 3
s1: 2
s1: 0
m2out:  0
op 3
s1: 0
s1: 2
in1:  0
in2:  1
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  0
in2:  1
aluout:  1
s1: 2
s1: 2
in1:  1
in2:  1
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  2
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  0
in2:  2
aluout:  2
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  3
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  0
in2:  3
aluout:  3
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  4
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  0
in2:  4
aluout:  4
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  5
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  0
in2:  5
aluout:  5
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  6
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  0
in2:  6
aluout:  6
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  7
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  0
in2:  7
aluout:  7
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  8
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  0
in2:  8
aluout:  8
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2:  9
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  0
in2:  9
aluout:  9
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 10
aluout: 10
s1: 2
m2out:  0
m2out: 10
in1:  0
in2: 10
aluout: 10
s1: 2
s1: 2
in1: 10
in2: 10
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 10
in2: 10
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 11
aluout: 11
s1: 2
m2out:  0
m2out: 11
in1:  0
in2: 11
aluout: 11
s1: 2
s1: 2
in1: 11
in2: 11
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 11
in2: 11
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 12
aluout: 12
s1: 2
m2out:  0
m2out: 12
in1:  0
in2: 12
aluout: 12
s1: 2
s1: 2
in1: 12
in2: 12
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 12
in2: 12
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 13
aluout: 13
s1: 2
m2out:  0
m2out: 13
in1:  0
in2: 13
aluout: 13
s1: 2
s1: 2
in1: 13
in2: 13
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 13
in2: 13
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 14
aluout: 14
s1: 2
m2out:  0
m2out: 14
in1:  0
in2: 14
aluout: 14
s1: 2
s1: 2
in1: 14
in2: 14
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 14
in2: 14
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  0
in2: 15
aluout: 15
s1: 2
m2out:  0
m2out: 15
in1:  0
in2: 15
aluout: 15
s1: 2
s1: 2
in1: 15
in2: 15
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1: 15
in2: 15
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
op 3
s1: 0
s1: 2
in1:  1
in2:  0
aluout:  1
s1: 2
m2out:  0
m2out:  1
in1:  1
in2:  0
aluout:  1
s1: 2
s1: 2
in1:  0
in2:  0
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  1
aluout:  0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 2
s1: 0
m2out:  0
in1:  1
in2:  1
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  2
aluout:  3
s1: 2
m2out:  0
m2out:  3
in1:  1
in2:  2
aluout:  3
s1: 2
s1: 2
in1:  2
in2:  2
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  2
in2:  2
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  3
aluout:  2
s1: 2
m2out:  0
m2out:  2
in1:  1
in2:  3
aluout:  2
s1: 2
s1: 2
in1:  3
in2:  3
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  3
in2:  3
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  4
aluout:  5
s1: 2
m2out:  0
m2out:  5
in1:  1
in2:  4
aluout:  5
s1: 2
s1: 2
in1:  4
in2:  4
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  4
in2:  4
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  5
aluout:  4
s1: 2
m2out:  0
m2out:  4
in1:  1
in2:  5
aluout:  4
s1: 2
s1: 2
in1:  5
in2:  5
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  5
in2:  5
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  6
aluout:  7
s1: 2
m2out:  0
m2out:  7
in1:  1
in2:  6
aluout:  7
s1: 2
s1: 2
in1:  6
in2:  6
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  6
in2:  6
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  7
aluout:  6
s1: 2
m2out:  0
m2out:  6
in1:  1
in2:  7
aluout:  6
s1: 2
s1: 2
in1:  7
in2:  7
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  7
in2:  7
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  8
aluout:  9
s1: 2
m2out:  0
m2out:  9
in1:  1
in2:  8
aluout:  9
s1: 2
s1: 2
in1:  8
in2:  8
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  8
in2:  8
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
s1: 0
s1: 3
s1: 2
s1: 0
op 3
s1: 0
s1: 2
in1:  1
in2:  9
aluout:  8
s1: 2
m2out:  0
m2out:  8
in1:  1
in2:  9
aluout:  8
s1: 2
s1: 2
in1:  9
in2:  9
aluout:  0
s1: 2
m2out:  0
s1: 2
s1: 0
m2out:  0
in1:  9
in2:  9
aluout:  0
s1: 0
in1:  0
in2:  0
aluout:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.996 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.164 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 10
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 11
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 12
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 13
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 14
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 15
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  0
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1712.215 ; gain = 0.051
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port c [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 10
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 11
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 12
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 13
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 14
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 15
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  0
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 0
en: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.344 ; gain = 0.004
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 10
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 11
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 12
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 13
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 14
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out: 15
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  0
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  1
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  2
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  3
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  4
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  5
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  6
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  7
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  8
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  1
en: 1
out:  9
en: 1
out:  Z
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  0
en: 0
en: 0
en: 0
en: 1
out:  0
en: 1
out:  x
en: 0
en: 0
en: 0
en: 0
en: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.422 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.586 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
out:  0
out:  1
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  2
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  3
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  4
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  5
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  6
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  7
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  8
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out:  9
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 10
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 11
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 12
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 13
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 14
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  0
out: 15
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  0
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  1
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  2
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  3
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  4
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  5
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  6
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  7
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  8
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
out:  1
out:  9
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  0
out:  x
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.695 ; gain = 0.254
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
out:  0
out:  1
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  2
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  3
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  4
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  5
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  6
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  7
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  8
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out:  9
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 10
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 11
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 12
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 13
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 14
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  0
out: 15
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  0
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  1
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  2
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  3
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  4
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  5
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  6
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  7
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  8
out:  Z
out:  0
out:  x
out:  0
out:  0
out:  1
out:  9
out:  Z
out:  0
out:  x
out:  0
out:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.918 ; gain = 0.121
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
out:  0
out:  1
out:  Z
out:  0
out:  1
out:  0
out:  0
out:  0
out:  2
out:  Z
out:  0
out:  2
out:  0
out:  0
out:  0
out:  3
out:  Z
out:  0
out:  3
out:  0
out:  0
out:  0
out:  4
out:  Z
out:  0
out:  4
out:  0
out:  0
out:  0
out:  5
out:  Z
out:  0
out:  5
out:  0
out:  0
out:  0
out:  6
out:  Z
out:  0
out:  6
out:  0
out:  0
out:  0
out:  7
out:  Z
out:  0
out:  7
out:  0
out:  0
out:  0
out:  8
out:  Z
out:  0
out:  8
out:  0
out:  0
out:  0
out:  9
out:  Z
out:  0
out:  9
out:  0
out:  0
out:  0
out: 10
out:  Z
out:  0
out: 10
out:  0
out:  0
out:  0
out: 11
out:  Z
out:  0
out: 11
out:  0
out:  0
out:  0
out: 12
out:  Z
out:  0
out: 12
out:  0
out:  0
out:  0
out: 13
out:  Z
out:  0
out: 13
out:  0
out:  0
out:  0
out: 14
out:  Z
out:  0
out: 14
out:  0
out:  0
out:  0
out: 15
out:  Z
out:  0
out: 15
out:  0
out:  0
out:  1
out:  0
out:  Z
out:  0
out:  0
out:  0
out:  0
out:  1
out:  1
out:  Z
out:  0
out:  1
out:  0
out:  0
out:  1
out:  2
out:  Z
out:  0
out:  2
out:  0
out:  0
out:  1
out:  3
out:  Z
out:  0
out:  3
out:  0
out:  0
out:  1
out:  4
out:  Z
out:  0
out:  4
out:  0
out:  0
out:  1
out:  5
out:  Z
out:  0
out:  5
out:  0
out:  0
out:  1
out:  6
out:  Z
out:  0
out:  6
out:  0
out:  0
out:  1
out:  7
out:  Z
out:  0
out:  7
out:  0
out:  0
out:  1
out:  8
out:  Z
out:  0
out:  8
out:  0
out:  0
out:  1
out:  9
out:  Z
out:  0
out:  9
out:  0
out:  0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1713.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue May  7 10:37:47 2019] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.runs/synth_1/runme.log
[Tue May  7 10:37:47 2019] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.runs/impl_1/Full_Calc_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.runs/impl_1/Full_Calc_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Full_Calc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Full_Calc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator_DP
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_DP
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/support_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShftReg
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module subtract
INFO: [VRFC 10-311] analyzing module nor4
INFO: [VRFC 10-311] analyzing module or4
INFO: [VRFC 10-311] analyzing module UD_CNT_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Calc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 34482fdd534e43c69b7a8ae3fba32757 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port f [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sim_1/new/Full_Calc_tb.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:18]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel_l [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc.v:43]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:28]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/Full_Calc_DP.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
