{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 16:53:02 2015 " "Info: Processing started: Tue Dec 08 16:53:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X addSub.v(5) " "Info (10281): Verilog HDL Declaration information at addSub.v(5): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y addSub.v(5) " "Info (10281): Verilog HDL Declaration information at addSub.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Info: Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RamToIR ramToIR dataPath.v(9) " "Info (10281): Verilog HDL Declaration information at dataPath.v(9): object \"RamToIR\" differs only in case from object \"ramToIR\" in the same scope" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address dataPath.v(10) " "Info (10281): Verilog HDL Declaration information at dataPath.v(10): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutIncre outIncre dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"OutIncre\" differs only in case from object \"outIncre\" in the same scope" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutJMP outJMP dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"OutJMP\" differs only in case from object \"outJMP\" in the same scope" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC40 pC40 dp1.v(5) " "Info (10281): Verilog HDL Declaration information at dp1.v(5): object \"PC40\" differs only in case from object \"pC40\" in the same scope" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRout iRout dp1.v(7) " "Info (10281): Verilog HDL Declaration information at dp1.v(7): object \"IRout\" differs only in case from object \"iRout\" in the same scope" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp1 " "Info: Found entity 1: dp1" {  } { { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OutAsel outAsel dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"OutAsel\" differs only in case from object \"outAsel\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a dp3.v(8) " "Info (10281): Verilog HDL Declaration information at dp3.v(8): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ProdSub prodSub dp3.v(9) " "Info (10281): Verilog HDL Declaration information at dp3.v(9): object \"ProdSub\" differs only in case from object \"prodSub\" in the same scope" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp3 " "Info: Found entity 1: dp3" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Info: Found entity 1: increment" {  } { { "increment.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/increment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/ram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Info: Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp1 dp1:DP1 " "Info: Elaborating entity \"dp1\" for hierarchy \"dp1:DP1\"" {  } { { "dataPath.v" "DP1" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dp1:DP1\|register:IR " "Info: Elaborating entity \"register\" for hierarchy \"dp1:DP1\|register:IR\"" {  } { { "dp1.v" "IR" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dp1:DP1\|register:PC " "Info: Elaborating entity \"register\" for hierarchy \"dp1:DP1\|register:PC\"" {  } { { "dp1.v" "PC" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment dp1:DP1\|increment:inc " "Info: Elaborating entity \"increment\" for hierarchy \"dp1:DP1\|increment:inc\"" {  } { { "dp1.v" "inc" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment.v(9) " "Warning (10230): Verilog HDL assignment warning at increment.v(9): truncated value with size 32 to match size of target (5)" {  } { { "increment.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/increment.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Info: Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "dataPath.v" "RAM" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(13) " "Warning (10230): Verilog HDL assignment warning at ram.v(13): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/ram.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp3 dp3:DP3 " "Info: Elaborating entity \"dp3\" for hierarchy \"dp3:DP3\"" {  } { { "dataPath.v" "DP3" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dp3.v(22) " "Warning (10230): Verilog HDL assignment warning at dp3.v(22): truncated value with size 32 to match size of target (8)" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dp3.v(38) " "Warning (10230): Verilog HDL assignment warning at dp3.v(38): truncated value with size 32 to match size of target (1)" {  } { { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub dp3:DP3\|addSub:addSubtractor " "Info: Elaborating entity \"addSub\" for hierarchy \"dp3:DP3\|addSub:addSubtractor\"" {  } { { "dp3.v" "addSubtractor" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ramToIR\[7\] " "Warning (12110): Net \"ramToIR\[7\]\" is missing source, defaulting to GND" {  } { { "dataPath.v" "ramToIR\[7\]" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ramToIR\[6\] " "Warning (12110): Net \"ramToIR\[6\]\" is missing source, defaulting to GND" {  } { { "dataPath.v" "ramToIR\[6\]" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ramToIR\[5\] " "Warning (12110): Net \"ramToIR\[5\]\" is missing source, defaulting to GND" {  } { { "dataPath.v" "ramToIR\[5\]" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:RAM\|register~0 " "Warning: Inferred dual-clock RAM node \"ram:RAM\|register~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "ram.v" "register~0" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/ram.v" 8 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "ram:RAM\|register~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"ram:RAM\|register~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Info: Parameter WIDTH_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 5 " "Info: Parameter WIDTH_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "ram.v" "register~0" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/ram.v" 8 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:RAM\|altsyncram:register_rtl_0 " "Info: Elaborated megafunction instantiation \"ram:RAM\|altsyncram:register_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:RAM\|altsyncram:register_rtl_0 " "Info: Instantiated megafunction \"ram:RAM\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Info: Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 5 " "Info: Parameter \"WIDTH_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ihd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ihd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ihd1 " "Info: Found entity 1: altsyncram_ihd1" {  } { { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IR75\[0\] GND " "Warning (13410): Pin \"IR75\[0\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IR75\[1\] GND " "Warning (13410): Pin \"IR75\[1\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IR75\[2\] GND " "Warning (13410): Pin \"IR75\[2\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RamToIR\[5\] GND " "Warning (13410): Pin \"RamToIR\[5\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RamToIR\[6\] GND " "Warning (13410): Pin \"RamToIR\[6\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RamToIR\[7\] GND " "Warning (13410): Pin \"RamToIR\[7\]\" is stuck at GND" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.map.smsg " "Info: Generated suppressed messages file C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Info: Implemented 70 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Info: Implemented 5 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 16:53:03 2015 " "Info: Processing ended: Tue Dec 08 16:53:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
