// Seed: 192847905
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_11(
      .id_0(1), .id_1(id_9), .id_2(1), .id_3(1), .id_4(id_8)
  );
  assign id_7 = 1;
  assign id_5 = id_4, id_8 = 1;
  wire id_12;
  wire id_13 = id_4;
  module_0 modCall_1 (
      id_12,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
