<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>sync_vata_distn</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>global_counter_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>global_counter_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>sync_vata_distn_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fa449ac3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>sync_vata_distn_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fa449ac3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06c68f08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>global_counter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>global_counter_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>force_trigger</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/control_register_triggers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_distn_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_distn_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_de53ca03</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/control_register_triggers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_distn_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_vata_distn_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/data/sync_vata_distn.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/data/sync_vata_distn.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/src/sync_vata_distn.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/src/sync_vata_distn.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sync_vata_distn_v1_0/src/sync_vata_distn_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sync_vata_distn_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>IP to handle signals that are synchronous between all VATA&apos;s</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sync_vata_distn_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sync_vata_distn_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-03-20T00:41:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5f1d7c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37718038_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705bf3b0_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1f27f9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7304b5db_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65db8018_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27eeacf7_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d2141c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419f7e0d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad1a7cf_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605083df_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f157cf4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e41be52_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34312b51_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5997e26_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d53fa65_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7df9c4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4edf0aa4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681e6625_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c8997e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17656432_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90c825f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e0441e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1718a8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79da777c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22caca96_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538c9797_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3974d4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5921c370_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50115d70_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7248fb6f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84a10ce_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c314e6a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fcea64_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63a5a0_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b80bf_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2db01e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ada686_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5190d2a5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7075c4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433ba33_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322eacb_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18990d9e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4bb9b5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c219b66_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37006bc2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c98d310_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfd4536_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a409ca_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216aca9c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cc0534_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7185a094_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e578b3c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e840be8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a97a6e0_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5022d7e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d15f147_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4e3ac2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729b406b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cecb74e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c13974_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27504f48_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c51fad5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a2b078_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4bddba_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50717e36_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5484b51f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efa8b7b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4278130_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3a0a60_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2c8bfd_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18455aa5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288f3709_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236a272d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9f6152_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c199a1d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dce211_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a45d72c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d6d723_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cab12ce_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cc9d3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79362c18_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b942d03_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fe67aa_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2723bc_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f526d3f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13191797_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2b9b89_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301a3bea_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5ca5d6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7b64b1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f717a68_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423961f4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620bc1bf_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41240e37_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290075fe_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73edf0d1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752ed097_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b545ee8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edd3cc5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481cea42_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fddfc5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5142ea_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e040ba8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213fe108_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b4312e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3861df2f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f180fc9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5671f4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6a5e7c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5a9796_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c20feba_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6895e872_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62023927_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2949d707_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7e8b2e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a73a7b8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b7a5b9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4e1b86_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a100f8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddcb2f1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f320056_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8a37bf_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b05323_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b31b5a_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4142bd2d_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f67c372_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3270ccd0_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5775f629_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f940d6_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e68693a_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756f68c_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759f885b_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdf6df0_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6fe66d_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b01c686_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1b511a_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a9b3fa_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4bc553_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71639cc5_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c753853_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caa9cd_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f48b01_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad09014_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2386ff6d_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abe54ab_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54887c93_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d34f822_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f4af8_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e24f7a9_ARCHIVE_LOCATION">/home/lucas/lanl/amego/ComPair-tracker-FPGA/cores/sync_vata_distn_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3a7fe8c6"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7798f7ed"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="200b3b0f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="03822a0d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
