Fitter report for CPUsystem
Sun Nov 23 22:44:31 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 23 22:44:31 2014         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; CPUsystem                                     ;
; Top-level Entity Name              ; system                                        ;
; Family                             ; Cyclone II                                    ;
; Device                             ; EP2C35F672C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 581 / 33,216 ( 2 % )                          ;
;     Total combinational functions  ; 524 / 33,216 ( 2 % )                          ;
;     Dedicated logic registers      ; 196 / 33,216 ( < 1 % )                        ;
; Total registers                    ; 196                                           ;
; Total pins                         ; 102 / 475 ( 21 % )                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 65,536 / 483,840 ( 14 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50      ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]       ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]       ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]       ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]       ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]       ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]       ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]       ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]       ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]       ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]       ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]       ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]       ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]       ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]       ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; KEY[0]        ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_N23       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]        ; PIN_P23       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_W26       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_AF22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AC6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_AD6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 843 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 843 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 840     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/CPU/CPU sys/CPUsystem.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 581 / 33,216 ( 2 % )      ;
;     -- Combinational with no register       ; 385                       ;
;     -- Register only                        ; 57                        ;
;     -- Combinational with a register        ; 139                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 362                       ;
;     -- 3 input functions                    ; 122                       ;
;     -- <=2 input functions                  ; 40                        ;
;     -- Register only                        ; 57                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 479                       ;
;     -- arithmetic mode                      ; 45                        ;
;                                             ;                           ;
; Total registers*                            ; 196 / 34,593 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 196 / 33,216 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 41 / 2,076 ( 2 % )        ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 102 / 475 ( 21 % )        ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )           ;
; Global signals                              ; 2                         ;
; M4Ks                                        ; 16 / 105 ( 15 % )         ;
; Total block memory bits                     ; 65,536 / 483,840 ( 14 % ) ;
; Total block memory implementation bits      ; 73,728 / 483,840 ( 15 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 14% / 13% / 15%           ;
; Maximum fan-out node                        ; clock~clkctrl             ;
; Maximum fan-out                             ; 208                       ;
; Highest non-global fan-out signal           ; reset                     ;
; Highest non-global fan-out                  ; 180                       ;
; Total fan-out                               ; 3030                      ;
; Average fan-out                             ; 3.47                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 581 / 33216 ( 1 % )   ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 385                   ; 0                              ;
;     -- Register only                        ; 57                    ; 0                              ;
;     -- Combinational with a register        ; 139                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 362                   ; 0                              ;
;     -- 3 input functions                    ; 122                   ; 0                              ;
;     -- <=2 input functions                  ; 40                    ; 0                              ;
;     -- Register only                        ; 57                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 479                   ; 0                              ;
;     -- arithmetic mode                      ; 45                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 196                   ; 0                              ;
;     -- Dedicated logic registers            ; 196 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 41 / 2076 ( 1 % )     ; 0 / 2076 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 102                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 65536                 ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                              ;
; M4K                                         ; 16 / 105 ( 15 % )     ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 2 / 20 ( 10 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 3222                  ; 0                              ;
;     -- Registered Connections               ; 1093                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 19                    ; 0                              ;
;     -- Output Ports                         ; 83                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock                ; D13   ; 3        ; 31           ; 36           ; 3           ; 5                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; enter                ; V1    ; 1        ; 0            ; 12           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset                ; V2    ; 1        ; 0            ; 12           ; 3           ; 180                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[0]  ; N25   ; 5        ; 65           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[10] ; N1    ; 2        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[11] ; P1    ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[12] ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[13] ; T7    ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[14] ; U3    ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[15] ; U4    ; 1        ; 0            ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[1]  ; N26   ; 5        ; 65           ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[2]  ; P25   ; 6        ; 65           ; 19           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[3]  ; AE14  ; 7        ; 33           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[4]  ; AF14  ; 7        ; 33           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[5]  ; AD13  ; 8        ; 33           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[6]  ; AC13  ; 8        ; 33           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[7]  ; C13   ; 3        ; 31           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[8]  ; B13   ; 4        ; 31           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; system_input_bus[9]  ; A13   ; 4        ; 31           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; input_indicator_sys   ; AE22  ; 7        ; 59           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; output_indicator_sys  ; Y12   ; 8        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; show_addr_dm[0]       ; A17   ; 4        ; 42           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[10]      ; N24   ; 5        ; 65           ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[11]      ; V24   ; 6        ; 65           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[12]      ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[13]      ; G16   ; 4        ; 44           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[14]      ; T18   ; 6        ; 65           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[15]      ; AB15  ; 7        ; 40           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[1]       ; U22   ; 6        ; 65           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[2]       ; V17   ; 7        ; 50           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[3]       ; W16   ; 7        ; 42           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[4]       ; V26   ; 6        ; 65           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[5]       ; U20   ; 6        ; 65           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[6]       ; M25   ; 5        ; 65           ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[7]       ; AC18  ; 7        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[8]       ; F15   ; 4        ; 44           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_addr_dm[9]       ; AF10  ; 8        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[0]          ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[10]         ; AD16  ; 7        ; 42           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[11]         ; T2    ; 1        ; 0            ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[12]         ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[13]         ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[14]         ; V11   ; 8        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[15]         ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[1]          ; R2    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[2]          ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[3]          ; P4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[4]          ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[5]          ; AE16  ; 7        ; 40           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[6]          ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[7]          ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[8]          ; U12   ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; show_inst[9]          ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; system_output_bus[0]  ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[10] ; AA13  ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[11] ; AC14  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[12] ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[13] ; AE15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[14] ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[15] ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[1]  ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[2]  ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[3]  ; AC22  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[4]  ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[5]  ; AD23  ; 7        ; 61           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[6]  ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[7]  ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[8]  ; AA14  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; system_output_bus[9]  ; Y13   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ula_a_s[0]            ; B16   ; 4        ; 37           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[10]           ; C16   ; 4        ; 37           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[11]           ; C15   ; 4        ; 37           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[12]           ; T23   ; 6        ; 65           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[13]           ; A14   ; 4        ; 33           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[14]           ; T20   ; 6        ; 65           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[15]           ; D14   ; 4        ; 33           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[1]            ; AA12  ; 8        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[2]            ; AD12  ; 8        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[3]            ; R3    ; 1        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[4]            ; F13   ; 4        ; 35           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[5]            ; P23   ; 6        ; 65           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[6]            ; P24   ; 6        ; 65           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[7]            ; AC15  ; 7        ; 40           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[8]            ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_a_s[9]            ; B15   ; 4        ; 37           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[0]            ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[10]           ; E15   ; 4        ; 40           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[11]           ; B14   ; 4        ; 33           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[12]           ; R5    ; 1        ; 0            ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[13]           ; AE12  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[14]           ; G14   ; 4        ; 35           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[15]           ; N23   ; 5        ; 65           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[1]            ; D16   ; 4        ; 40           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[2]            ; AA15  ; 7        ; 40           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[3]            ; Y15   ; 7        ; 37           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[4]            ; Y14   ; 7        ; 37           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[5]            ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[6]            ; G13   ; 4        ; 35           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[7]            ; R25   ; 6        ; 65           ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[8]            ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ula_b_s[9]            ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; zero_ot               ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 64 ( 20 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 59 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 10 / 56 ( 18 % ) ; 3.3V          ; --           ;
; 4        ; 18 / 58 ( 31 % ) ; 3.3V          ; --           ;
; 5        ; 5 / 65 ( 8 % )   ; 3.3V          ; --           ;
; 6        ; 12 / 59 ( 20 % ) ; 3.3V          ; --           ;
; 7        ; 27 / 58 ( 47 % ) ; 3.3V          ; --           ;
; 8        ; 17 / 56 ( 30 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; system_input_bus[9]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 427        ; 4        ; ula_a_s[13]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; show_addr_dm[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; ula_a_s[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 192        ; 7        ; system_output_bus[10]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; system_output_bus[8]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; ula_b_s[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; show_inst[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; show_addr_dm[15]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; system_output_bus[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; show_inst[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; system_input_bus[6]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 191        ; 7        ; system_output_bus[11]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; ula_a_s[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; show_addr_dm[7]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; system_output_bus[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; system_output_bus[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; show_inst[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; ula_a_s[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; system_input_bus[5]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; system_output_bus[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; show_inst[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; system_output_bus[6]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; system_output_bus[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; system_output_bus[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; show_addr_dm[12]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; ula_b_s[13]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; system_output_bus[15]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; system_input_bus[3]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 189        ; 7        ; system_output_bus[13]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; show_inst[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; input_indicator_sys                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 244        ; 7        ; system_output_bus[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; show_addr_dm[9]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; system_output_bus[14]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; system_input_bus[4]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; system_output_bus[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; ula_a_s[8]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; ula_b_s[8]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 429        ; 4        ; system_input_bus[8]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 428        ; 4        ; ula_b_s[11]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; ula_a_s[9]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 419        ; 4        ; ula_a_s[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; ula_b_s[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; zero_ot                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; system_input_bus[7]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; ula_a_s[11]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; ula_a_s[10]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 443        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; clock                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 426        ; 4        ; ula_a_s[15]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; ula_b_s[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; ula_b_s[10]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; show_inst[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; ula_a_s[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 425        ; 4        ; ula_b_s[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; show_addr_dm[8]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; show_inst[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; ula_b_s[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 424        ; 4        ; ula_b_s[14]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; show_addr_dm[13]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; show_inst[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; show_inst[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; show_addr_dm[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; system_input_bus[10]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 64         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; ula_b_s[15]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N24      ; 310        ; 5        ; show_addr_dm[10]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N25      ; 309        ; 5        ; system_input_bus[0]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 308        ; 5        ; system_input_bus[1]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 68         ; 1        ; system_input_bus[11]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 67         ; 1        ; system_input_bus[12]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 69         ; 1        ; ula_b_s[9]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; show_inst[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; ula_a_s[5]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P24      ; 304        ; 6        ; ula_a_s[6]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P25      ; 307        ; 6        ; system_input_bus[2]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; show_inst[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 72         ; 1        ; ula_a_s[3]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; ula_b_s[12]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; ula_b_s[7]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; show_inst[11]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; system_input_bus[13]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; show_addr_dm[14]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; ula_a_s[14]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; ula_a_s[12]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T24      ; 292        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; system_input_bus[14]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 89         ; 1        ; system_input_bus[15]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; show_inst[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; show_addr_dm[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; show_addr_dm[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; enter                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 91         ; 1        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; show_inst[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; show_inst[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 175        ; 8        ; show_inst[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; show_addr_dm[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; show_addr_dm[11]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; show_addr_dm[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; show_addr_dm[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; output_indicator_sys                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 193        ; 7        ; system_output_bus[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; ula_b_s[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 196        ; 7        ; ula_b_s[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                      ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------+--------------+
; |system                                   ; 581 (0)     ; 196 (0)                   ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 102  ; 0            ; 385 (0)      ; 57 (0)            ; 139 (0)          ; |system                                                                  ;              ;
;    |dm:DataMemory|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |system|dm:DataMemory                                                    ;              ;
;       |altsyncram:md_rtl_0|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |system|dm:DataMemory|altsyncram:md_rtl_0                                ;              ;
;          |altsyncram_n1l1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated ;              ;
;    |fullCPU:CPU|                          ; 581 (0)     ; 196 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (0)      ; 57 (0)            ; 139 (0)          ; |system|fullCPU:CPU                                                      ;              ;
;       |ControlBlock:ctrl_blk|             ; 97 (0)      ; 68 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 7 (0)             ; 62 (0)           ; |system|fullCPU:CPU|ControlBlock:ctrl_blk                                ;              ;
;          |controladora:ctrler|            ; 36 (36)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 23 (23)          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler            ;              ;
;          |countReg:PC|                    ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC                    ;              ;
;          |mux2X1:mux_1|                   ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1                   ;              ;
;          |singleReg:DmReg|                ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg                ;              ;
;          |singleReg:RI|                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 11 (11)          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI                   ;              ;
;       |Datapath2:dpth|                    ; 508 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 357 (0)      ; 50 (0)            ; 101 (0)          ; |system|fullCPU:CPU|Datapath2:dpth                                       ;              ;
;          |mux4X1:mux_R|                   ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 18 (18)          ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R                          ;              ;
;          |mux4X1:mux_a|                   ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a                          ;              ;
;          |mux4X1:mux_b|                   ; 107 (107)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (87)      ; 0 (0)             ; 20 (20)          ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b                          ;              ;
;          |register_bank:reg_bank|         ; 252 (252)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (119)    ; 50 (50)           ; 83 (83)          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank                ;              ;
;          |ula:alu|                        ; 106 (106)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 1 (1)            ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu                               ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+
; input_indicator_sys   ; Output   ; --            ; --            ; --                    ; --  ;
; output_indicator_sys  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[10] ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[11] ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[12] ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[13] ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[14] ; Output   ; --            ; --            ; --                    ; --  ;
; system_output_bus[15] ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_addr_dm[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[0]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[1]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[2]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[3]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[4]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[5]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[6]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[7]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[8]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[9]          ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[10]         ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[11]         ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[12]         ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[13]         ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[14]         ; Output   ; --            ; --            ; --                    ; --  ;
; show_inst[15]         ; Output   ; --            ; --            ; --                    ; --  ;
; zero_ot               ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[0]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[1]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[2]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[3]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[4]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[5]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[6]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[7]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[8]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[9]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[10]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[11]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[12]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[13]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[14]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_a_s[15]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[0]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[1]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[2]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[3]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[4]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[5]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[6]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[7]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[8]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[9]            ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[10]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[11]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[12]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[13]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[14]           ; Output   ; --            ; --            ; --                    ; --  ;
; ula_b_s[15]           ; Output   ; --            ; --            ; --                    ; --  ;
; enter                 ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; clock                 ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; reset                 ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; system_input_bus[0]   ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[1]   ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[2]   ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[3]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[4]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[5]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[6]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[7]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[8]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[9]   ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; system_input_bus[10]  ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[11]  ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[12]  ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; system_input_bus[13]  ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; system_input_bus[14]  ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; system_input_bus[15]  ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; enter                                                                             ;                   ;         ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~1          ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_INPUT_2~0  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector2~0          ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_OUTPUT_2~0 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~1          ; 1                 ; 6       ;
; clock                                                                             ;                   ;         ;
; reset                                                                             ;                   ;         ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]            ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]            ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]                  ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[13]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[14]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]                 ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar    ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI         ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1        ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2        ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3        ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1      ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1       ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1      ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2      ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1     ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2     ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP         ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE         ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]             ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3       ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops       ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]               ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]              ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar        ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar         ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2      ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2       ; 1                 ; 6       ;
;      - fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP_2       ; 1                 ; 6       ;
; system_input_bus[0]                                                               ;                   ;         ;
; system_input_bus[1]                                                               ;                   ;         ;
; system_input_bus[2]                                                               ;                   ;         ;
; system_input_bus[3]                                                               ;                   ;         ;
; system_input_bus[4]                                                               ;                   ;         ;
; system_input_bus[5]                                                               ;                   ;         ;
; system_input_bus[6]                                                               ;                   ;         ;
; system_input_bus[7]                                                               ;                   ;         ;
; system_input_bus[8]                                                               ;                   ;         ;
; system_input_bus[9]                                                               ;                   ;         ;
; system_input_bus[10]                                                              ;                   ;         ;
; system_input_bus[11]                                                              ;                   ;         ;
; system_input_bus[12]                                                              ;                   ;         ;
; system_input_bus[13]                                                              ;                   ;         ;
;      - fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~1                             ; 0                 ; 6       ;
; system_input_bus[14]                                                              ;                   ;         ;
;      - fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~1                             ; 1                 ; 6       ;
; system_input_bus[15]                                                              ;                   ;         ;
;      - fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~1                             ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                ;
+-----------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                  ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                 ; PIN_D13            ; 5       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; clock                                                                 ; PIN_D13            ; 208     ; Clock                    ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar    ; LCFF_X35_Y18_N9    ; 34      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar   ; LCFF_X31_Y15_N3    ; 17      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2  ; LCFF_X31_Y15_N31   ; 17      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2 ; LCFF_X31_Y15_N13   ; 17      ; Write enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~18          ; LCCOMB_X32_Y16_N16 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~0          ; LCCOMB_X37_Y16_N24 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~1          ; LCCOMB_X37_Y16_N26 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~2          ; LCCOMB_X37_Y16_N20 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~3          ; LCCOMB_X37_Y16_N30 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~4          ; LCCOMB_X37_Y16_N8  ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~5          ; LCCOMB_X37_Y16_N18 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6          ; LCCOMB_X37_Y16_N12 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~7          ; LCCOMB_X37_Y16_N14 ; 16      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0                            ; LCCOMB_X34_Y20_N20 ; 16      ; Latch enable             ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux5~8                             ; LCCOMB_X34_Y20_N24 ; 1       ; Latch enable             ; no     ; --                   ; --               ; --                        ;
; reset                                                                 ; PIN_V2             ; 180     ; Async. clear             ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                     ;
+--------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                       ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; clock                                      ; PIN_D13            ; 208     ; Global Clock         ; GCLK11           ; --                        ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0 ; LCCOMB_X34_Y20_N20 ; 16      ; Global Clock         ; GCLK8            ; --                        ;
+--------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                          ;
+--------------------------------------------------------------------------------+---------+
; Name                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------+---------+
; reset                                                                          ; 180     ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]                     ; 57      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]                      ; 57      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]                      ; 49      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]                      ; 49      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]                      ; 49      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]                      ; 49      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2          ; 36      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar             ; 34      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector3~0              ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11]~11                   ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10]~10                   ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9]~9                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8]~8                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7]~7                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6]~6                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5]~5                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[4]~4                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[3]~3                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[2]~2                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[1]~1                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[0]~0                     ; 33      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a~0              ; 32      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr5                  ; 32      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[2]~1              ; 31      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]                     ; 25      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1]~0              ; 18      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1           ; 18      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1          ; 18      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2           ; 17      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2          ; 17      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar            ; 17      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3           ; 17      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]                      ; 17      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~7                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~5                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~4                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~3                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~2                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~1                   ; 16      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~18                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~0                   ; 16      ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~0                                ; 13      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7                  ; 11      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr6                  ; 11      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]                     ; 10      ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~0                                 ; 10      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]                      ; 10      ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[14]                     ; 9       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[13]                     ; 9       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~1                                 ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~1                                ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~1                                ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~1                                ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~1                                ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~1                                ; 8       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8                  ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~1                                ; 8       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~0                                 ; 8       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops           ; 7       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~2              ; 6       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~0                ; 6       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP             ; 6       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1            ; 6       ;
; enter                                                                          ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]                                 ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]                                  ; 5       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~0                                 ; 5       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]                      ; 5       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]                      ; 5       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~2                                ; 5       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~1                                ; 5       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~1                ; 5       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3            ; 5       ;
; clock                                                                          ; 4       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero                                 ; 4       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]                     ; 4       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar        ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~5                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~5                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~5                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~7                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~6                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10                                  ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11                                  ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12                                  ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13                                  ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14                                  ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15                                  ; 4       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE             ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~1                                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~1                                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~1                                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~1                                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~1                                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~1                                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~1                                ; 4       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2            ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]                ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]                 ; 4       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]                 ; 4       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI             ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]                ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]                 ; 3       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]                 ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2         ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1         ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1          ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a14 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a12 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a11 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10 ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a7  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1  ; 3       ;
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0  ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]                     ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]                      ; 3       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]                      ; 3       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15]                                ; 2       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8~0                ; 2       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~0              ; 2       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~4                       ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~4                      ; 2       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~30                                     ; 2       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar~feeder     ; 1       ;
; system_input_bus[15]                                                           ; 1       ;
; system_input_bus[14]                                                           ; 1       ;
; system_input_bus[13]                                                           ; 1       ;
; system_input_bus[12]                                                           ; 1       ;
; system_input_bus[11]                                                           ; 1       ;
; system_input_bus[10]                                                           ; 1       ;
; system_input_bus[9]                                                            ; 1       ;
; system_input_bus[8]                                                            ; 1       ;
; system_input_bus[7]                                                            ; 1       ;
; system_input_bus[6]                                                            ; 1       ;
; system_input_bus[5]                                                            ; 1       ;
; system_input_bus[4]                                                            ; 1       ;
; system_input_bus[3]                                                            ; 1       ;
; system_input_bus[2]                                                            ; 1       ;
; system_input_bus[1]                                                            ; 1       ;
; system_input_bus[0]                                                            ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]~11              ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]~10              ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]~9               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]~8               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]~7               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]~6               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]~5               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]~4               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]~3               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]~2               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]~1               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]~0               ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux5~8                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux20~8                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~3              ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~2              ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP_2           ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~1              ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~0              ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux0~0                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_RO_ops~0       ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_ADDI~0         ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE~0         ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~1         ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~0         ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_2~0        ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_1~0        ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~4                                    ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~3                                    ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~2                                    ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~1                                    ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~0                                    ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~2                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~1                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~0                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~0                                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_1~0       ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_STORE_1~0      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~0                                 ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~0                                ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_OUTPUT_2~0     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector2~0              ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_INPUT_2~0      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~1              ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~6                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~5                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~4                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~3                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~2                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~1                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~7                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~6                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~5                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~2                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~1                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~2                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~1                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~2                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~1                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~2                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~1                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~4                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~3                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~2                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~1                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~3                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~2                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~1                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~0                       ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~0                                 ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~0                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~0                                ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~3                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~2                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~1                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~0                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15]~15                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14]~14                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13]~13                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12]~12                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|output_indicator         ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|input_indicator          ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~47                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~30                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~46                  ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~29                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~28                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~29                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~28                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~44                  ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~27                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~26                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~27                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~26                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~42                  ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~25                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~24                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~25                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~24                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~40                  ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~23                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~22                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~23                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~22                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~38                  ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37                  ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~21                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~20                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~21                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~20                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~36                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~19                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~18                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~19                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~18                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~34                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~17                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~16                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~17                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~16                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~32                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~15                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~14                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~15                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~14                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~30                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~13                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~12                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~13                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~12                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~28                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~27                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~11                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~10                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~11                                     ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~10                                     ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~26                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~25                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~9                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~8                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~9                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~8                                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~24                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~23                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~7                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~6                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~7                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~6                                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~22                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~21                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~5                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~4                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~5                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~4                                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~20                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~19                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~3                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~2                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~3                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~2                                      ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~17                   ; 1       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~16                   ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~0                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~1                                      ; 1       ;
; fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~0                                      ; 1       ;
+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                              ; Location                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 16   ; db/CPUsystem.ram0_dm_d62.hdl.mif ; M4K_X26_Y18, M4K_X26_Y20, M4K_X26_Y17, M4K_X26_Y21, M4K_X26_Y22, M4K_X52_Y17, M4K_X26_Y13, M4K_X26_Y16, M4K_X26_Y19, M4K_X26_Y14, M4K_X52_Y18, M4K_X26_Y12, M4K_X26_Y15, M4K_X26_Y10, M4K_X26_Y11, M4K_X26_Y9 ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,474 / 94,460 ( 2 % ) ;
; C16 interconnects          ; 39 / 3,315 ( 1 % )     ;
; C4 interconnects           ; 1,014 / 60,840 ( 2 % ) ;
; Direct links               ; 97 / 94,460 ( < 1 % )  ;
; Global clocks              ; 2 / 16 ( 13 % )        ;
; Local interconnects        ; 356 / 33,216 ( 1 % )   ;
; R24 interconnects          ; 69 / 3,091 ( 2 % )     ;
; R4 interconnects           ; 1,043 / 81,294 ( 1 % ) ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.17) ; Number of LABs  (Total = 41) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 3                            ;
; 16                                          ; 31                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 41) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 32                           ;
; 1 Clock                            ; 31                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 25                           ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.29) ; Number of LABs  (Total = 41) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 5                            ;
; 17                                           ; 3                            ;
; 18                                           ; 4                            ;
; 19                                           ; 4                            ;
; 20                                           ; 2                            ;
; 21                                           ; 6                            ;
; 22                                           ; 3                            ;
; 23                                           ; 3                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.98) ; Number of LABs  (Total = 41) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 1                            ;
; 2                                                ; 3                            ;
; 3                                                ; 0                            ;
; 4                                                ; 0                            ;
; 5                                                ; 2                            ;
; 6                                                ; 1                            ;
; 7                                                ; 2                            ;
; 8                                                ; 1                            ;
; 9                                                ; 3                            ;
; 10                                               ; 5                            ;
; 11                                               ; 3                            ;
; 12                                               ; 3                            ;
; 13                                               ; 6                            ;
; 14                                               ; 0                            ;
; 15                                               ; 1                            ;
; 16                                               ; 7                            ;
; 17                                               ; 2                            ;
; 18                                               ; 0                            ;
; 19                                               ; 0                            ;
; 20                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 24.56) ; Number of LABs  (Total = 41) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 5                            ;
; 29                                           ; 8                            ;
; 30                                           ; 5                            ;
; 31                                           ; 5                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                        ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                                                                                                           ; Delay Added in ns ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clock           ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops,fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1,clock ; 4.0               ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                   ;
+-----------------------------------------------------------+-------------------------------------------------+-------------------+
; Source Register                                           ; Destination Register                            ; Delay Added in ns ;
+-----------------------------------------------------------+-------------------------------------------------+-------------------+
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1] ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; 1.338             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2] ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; 1.338             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]   ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]  ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; 1.329             ;
; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] ; fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero  ; 1.329             ;
+-----------------------------------------------------------+-------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 23 22:44:25 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUsystem -c CPUsystem
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "CPUsystem"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 65 pins of 102 total pins
    Info (169086): Pin show_addr_dm[0] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[1] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[2] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[3] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[4] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[5] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[6] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[7] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[8] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[9] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[10] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[11] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[12] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[13] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[14] not assigned to an exact location on the device
    Info (169086): Pin show_addr_dm[15] not assigned to an exact location on the device
    Info (169086): Pin show_inst[0] not assigned to an exact location on the device
    Info (169086): Pin show_inst[1] not assigned to an exact location on the device
    Info (169086): Pin show_inst[2] not assigned to an exact location on the device
    Info (169086): Pin show_inst[3] not assigned to an exact location on the device
    Info (169086): Pin show_inst[4] not assigned to an exact location on the device
    Info (169086): Pin show_inst[5] not assigned to an exact location on the device
    Info (169086): Pin show_inst[6] not assigned to an exact location on the device
    Info (169086): Pin show_inst[7] not assigned to an exact location on the device
    Info (169086): Pin show_inst[8] not assigned to an exact location on the device
    Info (169086): Pin show_inst[9] not assigned to an exact location on the device
    Info (169086): Pin show_inst[10] not assigned to an exact location on the device
    Info (169086): Pin show_inst[11] not assigned to an exact location on the device
    Info (169086): Pin show_inst[12] not assigned to an exact location on the device
    Info (169086): Pin show_inst[13] not assigned to an exact location on the device
    Info (169086): Pin show_inst[14] not assigned to an exact location on the device
    Info (169086): Pin show_inst[15] not assigned to an exact location on the device
    Info (169086): Pin zero_ot not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[0] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[1] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[2] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[3] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[4] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[5] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[6] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[7] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[8] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[9] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[10] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[11] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[12] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[13] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[14] not assigned to an exact location on the device
    Info (169086): Pin ula_a_s[15] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[0] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[1] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[2] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[3] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[4] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[5] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[6] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[7] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[8] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[9] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[10] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[11] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[12] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[13] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[14] not assigned to an exact location on the device
    Info (169086): Pin ula_b_s[15] not assigned to an exact location on the device
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "CPU|dpth|alu|out_aux[0]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|comp_aux[15]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|ALUout_zero|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[1]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[2]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[3]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[4]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[5]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[6]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[7]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[8]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[9]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[10]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[11]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[12]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[13]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[14]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[15]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPUsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]
        Info (176357): Destination node fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]
        Info (176357): Destination node fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]
        Info (176357): Destination node fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1
Info (176353): Automatically promoted node fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 0 input, 65 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 83 output pins without output pin load capacitance assignment
    Info (306007): Pin "input_indicator_sys" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "output_indicator_sys" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "zero_ot" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 415 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Sun Nov 23 22:44:31 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


