-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Processing_HW_load_initial_buffer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Buff0_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff0_re_ce0 : OUT STD_LOGIC;
    Buff0_re_we0 : OUT STD_LOGIC;
    Buff0_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff0_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff0_im_ce0 : OUT STD_LOGIC;
    Buff0_im_we0 : OUT STD_LOGIC;
    Buff0_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff1_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff1_re_ce0 : OUT STD_LOGIC;
    Buff1_re_we0 : OUT STD_LOGIC;
    Buff1_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff1_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff1_im_ce0 : OUT STD_LOGIC;
    Buff1_im_we0 : OUT STD_LOGIC;
    Buff1_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff2_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff2_re_ce0 : OUT STD_LOGIC;
    Buff2_re_we0 : OUT STD_LOGIC;
    Buff2_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Buff2_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Buff2_im_ce0 : OUT STD_LOGIC;
    Buff2_im_we0 : OUT STD_LOGIC;
    Buff2_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of Processing_HW_load_initial_buffer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_4000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000";
    constant ap_const_lv64_8000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal trunc_ln_fu_116_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln_reg_193 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln3_reg_203 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln4_reg_209 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_idle : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_ready : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_idle : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_ready : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_idle : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_ready : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_ce0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_we0 : STD_LOGIC;
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal sext_ln121_fu_126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln129_fu_167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_fu_177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln129_fu_137_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_fu_152_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_121_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln121 : IN STD_LOGIC_VECTOR (60 downto 0);
        Buff0_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff0_re_ce0 : OUT STD_LOGIC;
        Buff0_re_we0 : OUT STD_LOGIC;
        Buff0_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Buff0_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff0_im_ce0 : OUT STD_LOGIC;
        Buff0_im_we0 : OUT STD_LOGIC;
        Buff0_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_129_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln129 : IN STD_LOGIC_VECTOR (60 downto 0);
        Buff1_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff1_re_ce0 : OUT STD_LOGIC;
        Buff1_re_we0 : OUT STD_LOGIC;
        Buff1_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Buff1_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff1_im_ce0 : OUT STD_LOGIC;
        Buff1_im_we0 : OUT STD_LOGIC;
        Buff1_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_137_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln137 : IN STD_LOGIC_VECTOR (60 downto 0);
        Buff2_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff2_re_ce0 : OUT STD_LOGIC;
        Buff2_re_we0 : OUT STD_LOGIC;
        Buff2_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Buff2_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Buff2_im_ce0 : OUT STD_LOGIC;
        Buff2_im_we0 : OUT STD_LOGIC;
        Buff2_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83 : component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_121_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start,
        ap_done => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done,
        ap_idle => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_idle,
        ap_ready => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_ready,
        m_axi_gmem_AWVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln121 => trunc_ln_reg_193,
        Buff0_re_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_address0,
        Buff0_re_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_ce0,
        Buff0_re_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_we0,
        Buff0_re_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_d0,
        Buff0_im_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_address0,
        Buff0_im_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_ce0,
        Buff0_im_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_we0,
        Buff0_im_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_d0);

    grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94 : component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_129_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start,
        ap_done => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done,
        ap_idle => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_idle,
        ap_ready => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_ready,
        m_axi_gmem_AWVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln129 => trunc_ln3_reg_203,
        Buff1_re_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_address0,
        Buff1_re_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_ce0,
        Buff1_re_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_we0,
        Buff1_re_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_d0,
        Buff1_im_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_address0,
        Buff1_im_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_ce0,
        Buff1_im_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_we0,
        Buff1_im_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_d0);

    grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105 : component Processing_HW_load_initial_buffer_Pipeline_VITIS_LOOP_137_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start,
        ap_done => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done,
        ap_idle => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_idle,
        ap_ready => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_ready,
        m_axi_gmem_AWVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM => m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln137 => trunc_ln4_reg_209,
        Buff2_re_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_address0,
        Buff2_re_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_ce0,
        Buff2_re_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_we0,
        Buff2_re_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_d0,
        Buff2_im_address0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_address0,
        Buff2_im_ce0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_ce0,
        Buff2_im_we0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_we0,
        Buff2_im_d0 => grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_ready = ap_const_logic_1)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_ready = ap_const_logic_1)) then 
                    grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln3_reg_203 <= add_ln129_fu_137_p2(63 downto 3);
                trunc_ln4_reg_209 <= add_ln137_fu_152_p2(63 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_193 <= input_r(63 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state27)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (m_axi_gmem_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    Buff0_im_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_address0;
    Buff0_im_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_ce0;
    Buff0_im_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_d0;
    Buff0_im_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_im_we0;
    Buff0_re_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_address0;
    Buff0_re_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_ce0;
    Buff0_re_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_d0;
    Buff0_re_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_Buff0_re_we0;
    Buff1_im_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_address0;
    Buff1_im_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_ce0;
    Buff1_im_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_d0;
    Buff1_im_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_im_we0;
    Buff1_re_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_address0;
    Buff1_re_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_ce0;
    Buff1_re_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_d0;
    Buff1_re_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_Buff1_re_we0;
    Buff2_im_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_address0;
    Buff2_im_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_ce0;
    Buff2_im_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_d0;
    Buff2_im_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_im_we0;
    Buff2_re_address0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_address0;
    Buff2_re_ce0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_ce0;
    Buff2_re_d0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_d0;
    Buff2_re_we0 <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_Buff2_re_we0;
    add_ln129_fu_137_p2 <= std_logic_vector(unsigned(input_r) + unsigned(ap_const_lv64_4000));
    add_ln137_fu_152_p2 <= std_logic_vector(unsigned(input_r) + unsigned(ap_const_lv64_8000));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done)
    begin
        if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, m_axi_gmem_ARREADY)
    begin
        if (((ap_start = ap_const_logic_0) or (m_axi_gmem_ARREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done)
    begin
        if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done)
    begin
        if ((grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done, ap_CS_fsm_state27)
    begin
        if ((((grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done, ap_CS_fsm_state27)
    begin
        if (((grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_ap_start_reg;
    grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_ap_start_reg;
    grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_ap_start_reg;

    m_axi_gmem_ARADDR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARADDR, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARADDR, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27, sext_ln121_fu_126_p1, sext_ln129_fu_167_p1, sext_ln137_fu_177_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem_ARADDR <= sext_ln137_fu_177_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem_ARADDR <= sext_ln129_fu_167_p1;
        elsif ((not(((ap_start = ap_const_logic_0) or (m_axi_gmem_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_ARADDR <= sext_ln121_fu_126_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARADDR <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARADDR <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARADDR <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARBURST, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARBURST, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARBURST, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARBURST <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARBURST <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARBURST <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARCACHE, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARCACHE, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARCACHE, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARCACHE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARCACHE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARCACHE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARID, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARID, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARID, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLEN, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLEN, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (m_axi_gmem_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (m_axi_gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem_ARREADY = ap_const_logic_1)))) then 
            m_axi_gmem_ARLEN <= ap_const_lv32_800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARLEN <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARLEN <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARLEN <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLOCK, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLOCK, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLOCK, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARLOCK <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARLOCK <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARLOCK <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARPROT, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARPROT, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARPROT, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARPROT <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARPROT <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARPROT <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARQOS, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARQOS, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARQOS, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARQOS <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARQOS <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARQOS <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARREGION, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARREGION, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARREGION, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARREGION <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARREGION <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARREGION <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARSIZE, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARSIZE, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARSIZE, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARSIZE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARSIZE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARSIZE <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARUSER, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARUSER, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARUSER, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARUSER <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARUSER <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARUSER <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state19, ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARVALID, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARVALID, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (m_axi_gmem_ARREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (m_axi_gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem_ARREADY = ap_const_logic_1)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_ARVALID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_ARVALID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_ARVALID <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_state9, grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_RREADY, grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_RREADY, grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_gmem_RREADY <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_137_3_fu_105_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_gmem_RREADY <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_129_2_fu_94_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_gmem_RREADY <= grp_load_initial_buffer_Pipeline_VITIS_LOOP_121_1_fu_83_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv64_0;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv8_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
        sext_ln121_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_116_p4),64));

        sext_ln129_fu_167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_203),64));

        sext_ln137_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_209),64));

    trunc_ln_fu_116_p4 <= input_r(63 downto 3);
end behav;
