# read design
read_verilog write_logic.v

# module hierarchy
hierarchy -check -top write_logic

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to mycells.lib
dfflibmap -liberty cmos_cells.lib

# mapping logic to mycells.lib
abc -liberty cmos_cells.lib

# cleanup
clean

# write synsthesized design
write_verilog write_logic_sint.v