{"context": " More than 1 year has passed since last update.\u6f22\u306a\u3089 C \u8a00\u8a9e\u30d9\u30fc\u30b9\u3067\u9ad8\u4f4d\u5408\u6210(high level synthesis)\u3067\u3059\u306d!\nLLVM \u30d9\u30fc\u30b9\u306e HLS \u3067\u3042\u308b LegUp \u3092\u8a66\u3057\u3066\u307f\u307e\u3057\u3087\u3046.\nhttp://legup.eecg.utoronto.ca/\n\u30e9\u30a4\u30bb\u30f3\u30b9\u306f\u57fa\u672c\u30aa\u30fc\u30d7\u30f3\u30bd\u30fc\u30b9\u306e\u3088\u3046\u3067\u3059\u304c, \u5546\u7528\u5229\u7528\u306b\u306f\u5236\u9650\u304c\u3042\u308b\u3088\u3046\u306a\u306e\u3067\u3054\u6ce8\u610f\u304f\u3060\u3055\u3044.\n\n\u30aa\u30f3\u30e9\u30a4\u30f3\u30c7\u30e2\n\u30aa\u30f3\u30e9\u30a4\u30f3\u306e\u30c7\u30e2\u304c\u3042\u308b\u306e\u3067\u8a66\u3057\u3066\u307f\u307e\u3059.\nhttp://legup.eecg.utoronto.ca/demo.php\n//----------------------------------------------------------------------------//\n// Generated by LegUp High-Level Synthesis Tool Version 3.0 (http://legup.org)\n// Compiled: Mon Jan 21 17:30:53 2013\n// University of Toronto\n// For research and academic purposes only. Commercial use is prohibited.\n// Please send bugs to: legup@eecg.toronto.edu\n// Date: Thu May 15 04:18:39 2014\n//----------------------------------------------------------------------------//\n\n`define MEMORY_CONTROLLER_ADDR_SIZE 32\n`define MEMORY_CONTROLLER_DATA_SIZE 64\n// Number of RAM elements: 4\n`define MEMORY_CONTROLLER_TAG_SIZE 9\n`define TAG_NULL `MEMORY_CONTROLLER_TAG_SIZE'd0\n`define TAG_PROCESSOR `MEMORY_CONTROLLER_TAG_SIZE'd1\n// @.str = private unnamed_addr constant [8 x i8] c\"default\\00\"\n\n`define TAG_g__str `MEMORY_CONTROLLER_TAG_SIZE'd3\n`define TAG_g__str_a {`TAG_g__str, 23'b0}\n// @imem = internal unnamed_addr constant [44 x i32] [i32 -1885077504, i32 665124868, i32 614858756, i32 266368, i32 12726305, i32 202375190, i32 0, i32 872546314, i32 12, i32 1006702593, i32 875036672, i32 280704, i32 17385505, i32 -1926627328, i32 350336, i32 17520673, i32 -1922301952, i32 25847850, i32 295698435, i32 -1389625344, i32 -1385562112, i32 65011720, i32 666763252, i32 -1346437112, i32 -1347354620, i32 -1347420160, i32 605028352, i32 705167368, i32 285212683, i32 638648321, i32 707264520, i32 285212678, i32 637796352, i32 639959040, i32 202375177, i32 640745473, i32 135266334, i32 638582785, i32 135266331, i32 -1883308024, i32 -1884225532, i32 -1884291072, i32 666697740, i32 65011720], align 4\n\n`define TAG_g_imem `MEMORY_CONTROLLER_TAG_SIZE'd2\n`define TAG_g_imem_a {`TAG_g_imem, 23'b0}\n//   %dmem = alloca [64 x i32], align 4\n`define TAG_main_0_dmem `MEMORY_CONTROLLER_TAG_SIZE'd5\n`define TAG_main_0_dmem_a {`TAG_main_0_dmem, 23'b0}\n//   %reg = alloca [32 x i32], align 4\n`define TAG_main_0_reg `MEMORY_CONTROLLER_TAG_SIZE'd4\n`define TAG_main_0_reg_a {`TAG_main_0_reg, 23'b0}\n\n// Turn off warning 'ignoring unsupported system task'\n// altera message_off 10175\n\nmodule top\n    (\n        clk,\n        reset,\n        start,\n        finish,\n        return_val\n    );\ninput clk;\ninput reset;\ninput start;\noutput wire finish;\noutput wire [31:0] return_val;\nwire memory_controller_waitrequest;\nwire memory_controller_enable_a;\n...\n\n\u306a\u306b\u3084\u3089 Verilog \u30b3\u30fc\u30c9\u304c\u7121\u4e8b\u306b\u5410\u304b\u308c\u307e\u3057\u305f. \u7d20\u6674\u3089\u3057\u3044\u3067\u3059\u306d!\n\n\u6f22\u306a\u3089 C \u8a00\u8a9e\u30d9\u30fc\u30b9\u3067\u9ad8\u4f4d\u5408\u6210(high level synthesis)\u3067\u3059\u306d!\n\nLLVM \u30d9\u30fc\u30b9\u306e HLS \u3067\u3042\u308b LegUp \u3092\u8a66\u3057\u3066\u307f\u307e\u3057\u3087\u3046.\n\nhttp://legup.eecg.utoronto.ca/\n\n\u30e9\u30a4\u30bb\u30f3\u30b9\u306f\u57fa\u672c\u30aa\u30fc\u30d7\u30f3\u30bd\u30fc\u30b9\u306e\u3088\u3046\u3067\u3059\u304c, \u5546\u7528\u5229\u7528\u306b\u306f\u5236\u9650\u304c\u3042\u308b\u3088\u3046\u306a\u306e\u3067\u3054\u6ce8\u610f\u304f\u3060\u3055\u3044.\n\n## \u30aa\u30f3\u30e9\u30a4\u30f3\u30c7\u30e2\n\n\u30aa\u30f3\u30e9\u30a4\u30f3\u306e\u30c7\u30e2\u304c\u3042\u308b\u306e\u3067\u8a66\u3057\u3066\u307f\u307e\u3059.\n\nhttp://legup.eecg.utoronto.ca/demo.php\n\n```\n//----------------------------------------------------------------------------//\n// Generated by LegUp High-Level Synthesis Tool Version 3.0 (http://legup.org)\n// Compiled: Mon Jan 21 17:30:53 2013\n// University of Toronto\n// For research and academic purposes only. Commercial use is prohibited.\n// Please send bugs to: legup@eecg.toronto.edu\n// Date: Thu May 15 04:18:39 2014\n//----------------------------------------------------------------------------//\n\n`define MEMORY_CONTROLLER_ADDR_SIZE 32\n`define MEMORY_CONTROLLER_DATA_SIZE 64\n// Number of RAM elements: 4\n`define MEMORY_CONTROLLER_TAG_SIZE 9\n`define TAG_NULL `MEMORY_CONTROLLER_TAG_SIZE'd0\n`define TAG_PROCESSOR `MEMORY_CONTROLLER_TAG_SIZE'd1\n// @.str = private unnamed_addr constant [8 x i8] c\"default\\00\"\n\n`define TAG_g__str `MEMORY_CONTROLLER_TAG_SIZE'd3\n`define TAG_g__str_a {`TAG_g__str, 23'b0}\n// @imem = internal unnamed_addr constant [44 x i32] [i32 -1885077504, i32 665124868, i32 614858756, i32 266368, i32 12726305, i32 202375190, i32 0, i32 872546314, i32 12, i32 1006702593, i32 875036672, i32 280704, i32 17385505, i32 -1926627328, i32 350336, i32 17520673, i32 -1922301952, i32 25847850, i32 295698435, i32 -1389625344, i32 -1385562112, i32 65011720, i32 666763252, i32 -1346437112, i32 -1347354620, i32 -1347420160, i32 605028352, i32 705167368, i32 285212683, i32 638648321, i32 707264520, i32 285212678, i32 637796352, i32 639959040, i32 202375177, i32 640745473, i32 135266334, i32 638582785, i32 135266331, i32 -1883308024, i32 -1884225532, i32 -1884291072, i32 666697740, i32 65011720], align 4\n\n`define TAG_g_imem `MEMORY_CONTROLLER_TAG_SIZE'd2\n`define TAG_g_imem_a {`TAG_g_imem, 23'b0}\n//   %dmem = alloca [64 x i32], align 4\n`define TAG_main_0_dmem `MEMORY_CONTROLLER_TAG_SIZE'd5\n`define TAG_main_0_dmem_a {`TAG_main_0_dmem, 23'b0}\n//   %reg = alloca [32 x i32], align 4\n`define TAG_main_0_reg `MEMORY_CONTROLLER_TAG_SIZE'd4\n`define TAG_main_0_reg_a {`TAG_main_0_reg, 23'b0}\n\n// Turn off warning 'ignoring unsupported system task'\n// altera message_off 10175\n\nmodule top\n\t(\n\t\tclk,\n\t\treset,\n\t\tstart,\n\t\tfinish,\n\t\treturn_val\n\t);\ninput clk;\ninput reset;\ninput start;\noutput wire finish;\noutput wire [31:0] return_val;\nwire memory_controller_waitrequest;\nwire memory_controller_enable_a;\n...\n```\n\n\u306a\u306b\u3084\u3089 Verilog \u30b3\u30fc\u30c9\u304c\u7121\u4e8b\u306b\u5410\u304b\u308c\u307e\u3057\u305f. \u7d20\u6674\u3089\u3057\u3044\u3067\u3059\u306d!\n", "tags": ["LegUp", "FPGA"]}