
mpu_conntest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000986  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000912  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800100  00800100  00000986  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000986  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000168  00000000  00000000  000009f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001924  00000000  00000000  00000b60  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ca6  00000000  00000000  00002484  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d3f  00000000  00000000  0000312a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000045c  00000000  00000000  00003e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006ce  00000000  00000000  000042c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014f2  00000000  00000000  00004996  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00005e88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 a1 02 	jmp	0x542	; 0x542 <__vector_18>
  4c:	0c 94 cc 02 	jmp	0x598	; 0x598 <__vector_19>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a5 34       	cpi	r26, 0x45	; 69
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 23 01 	call	0x246	; 0x246 <main>
  88:	0c 94 87 04 	jmp	0x90e	; 0x90e <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
  90:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  94:	8c e0       	ldi	r24, 0x0C	; 12
  96:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
  9a:	08 95       	ret

0000009c <i2c_start>:
  9c:	94 ea       	ldi	r25, 0xA4	; 164
  9e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  a2:	4f ef       	ldi	r20, 0xFF	; 255
  a4:	50 e0       	ldi	r21, 0x00	; 0
  a6:	60 e0       	ldi	r22, 0x00	; 0
  a8:	70 e0       	ldi	r23, 0x00	; 0
  aa:	ec eb       	ldi	r30, 0xBC	; 188
  ac:	f0 e0       	ldi	r31, 0x00	; 0
  ae:	90 81       	ld	r25, Z
  b0:	99 23       	and	r25, r25
  b2:	34 f0       	brlt	.+12     	; 0xc0 <i2c_start+0x24>
  b4:	41 50       	subi	r20, 0x01	; 1
  b6:	51 09       	sbc	r21, r1
  b8:	61 09       	sbc	r22, r1
  ba:	71 09       	sbc	r23, r1
  bc:	c0 f7       	brcc	.-16     	; 0xae <i2c_start+0x12>
  be:	04 c0       	rjmp	.+8      	; 0xc8 <i2c_start+0x2c>
  c0:	45 2b       	or	r20, r21
  c2:	46 2b       	or	r20, r22
  c4:	47 2b       	or	r20, r23
  c6:	41 f1       	breq	.+80     	; 0x118 <i2c_start+0x7c>
  c8:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  cc:	98 7f       	andi	r25, 0xF8	; 248
  ce:	98 30       	cpi	r25, 0x08	; 8
  d0:	11 f0       	breq	.+4      	; 0xd6 <i2c_start+0x3a>
  d2:	90 31       	cpi	r25, 0x10	; 16
  d4:	19 f5       	brne	.+70     	; 0x11c <i2c_start+0x80>
  d6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
  da:	84 e8       	ldi	r24, 0x84	; 132
  dc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  e0:	8f ef       	ldi	r24, 0xFF	; 255
  e2:	90 e0       	ldi	r25, 0x00	; 0
  e4:	a0 e0       	ldi	r26, 0x00	; 0
  e6:	b0 e0       	ldi	r27, 0x00	; 0
  e8:	ec eb       	ldi	r30, 0xBC	; 188
  ea:	f0 e0       	ldi	r31, 0x00	; 0
  ec:	20 81       	ld	r18, Z
  ee:	22 23       	and	r18, r18
  f0:	2c f0       	brlt	.+10     	; 0xfc <i2c_start+0x60>
  f2:	01 97       	sbiw	r24, 0x01	; 1
  f4:	a1 09       	sbc	r26, r1
  f6:	b1 09       	sbc	r27, r1
  f8:	c8 f7       	brcc	.-14     	; 0xec <i2c_start+0x50>
  fa:	04 c0       	rjmp	.+8      	; 0x104 <i2c_start+0x68>
  fc:	89 2b       	or	r24, r25
  fe:	8a 2b       	or	r24, r26
 100:	8b 2b       	or	r24, r27
 102:	71 f0       	breq	.+28     	; 0x120 <i2c_start+0x84>
 104:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 108:	98 7f       	andi	r25, 0xF8	; 248
 10a:	98 31       	cpi	r25, 0x18	; 24
 10c:	59 f0       	breq	.+22     	; 0x124 <i2c_start+0x88>
 10e:	81 e0       	ldi	r24, 0x01	; 1
 110:	90 34       	cpi	r25, 0x40	; 64
 112:	49 f4       	brne	.+18     	; 0x126 <i2c_start+0x8a>
 114:	80 e0       	ldi	r24, 0x00	; 0
 116:	08 95       	ret
 118:	81 e0       	ldi	r24, 0x01	; 1
 11a:	08 95       	ret
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	08 95       	ret
 120:	81 e0       	ldi	r24, 0x01	; 1
 122:	08 95       	ret
 124:	80 e0       	ldi	r24, 0x00	; 0
 126:	08 95       	ret

00000128 <i2c_stop>:
void i2c_stop(void)
{
	uint32_t  i2c_timer = 0;

    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 128:	84 e9       	ldi	r24, 0x94	; 148
 12a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	
	// wait until stop condition is executed and bus released
	i2c_timer = I2C_TIMER_DELAY;
	while((TWCR & (1<<TWSTO)) && i2c_timer--);
 12e:	80 e0       	ldi	r24, 0x00	; 0
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	ec eb       	ldi	r30, 0xBC	; 188
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	20 81       	ld	r18, Z
 138:	24 ff       	sbrs	r18, 4
 13a:	05 c0       	rjmp	.+10     	; 0x146 <i2c_stop+0x1e>
 13c:	01 96       	adiw	r24, 0x01	; 1
 13e:	81 15       	cp	r24, r1
 140:	21 e0       	ldi	r18, 0x01	; 1
 142:	92 07       	cpc	r25, r18
 144:	c1 f7       	brne	.-16     	; 0x136 <i2c_stop+0xe>
 146:	08 95       	ret

00000148 <i2c_write>:
{	
	uint32_t  i2c_timer = 0;
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 148:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 14c:	84 e8       	ldi	r24, 0x84	; 132
 14e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

	// wait until transmission completed
	i2c_timer = I2C_TIMER_DELAY;
 152:	8f ef       	ldi	r24, 0xFF	; 255
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	a0 e0       	ldi	r26, 0x00	; 0
 158:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 15a:	ec eb       	ldi	r30, 0xBC	; 188
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	20 81       	ld	r18, Z
 160:	22 23       	and	r18, r18
 162:	2c f0       	brlt	.+10     	; 0x16e <i2c_write+0x26>
 164:	01 97       	sbiw	r24, 0x01	; 1
 166:	a1 09       	sbc	r26, r1
 168:	b1 09       	sbc	r27, r1
 16a:	c8 f7       	brcc	.-14     	; 0x15e <i2c_write+0x16>
 16c:	04 c0       	rjmp	.+8      	; 0x176 <i2c_write+0x2e>
	if(i2c_timer == 0)
 16e:	89 2b       	or	r24, r25
 170:	8a 2b       	or	r24, r26
 172:	8b 2b       	or	r24, r27
 174:	41 f0       	breq	.+16     	; 0x186 <i2c_write+0x3e>
		return 1;

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 176:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 17a:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
 17c:	81 e0       	ldi	r24, 0x01	; 1
 17e:	98 32       	cpi	r25, 0x28	; 40
 180:	19 f4       	brne	.+6      	; 0x188 <i2c_write+0x40>
 182:	80 e0       	ldi	r24, 0x00	; 0
 184:	08 95       	ret

	// wait until transmission completed
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 1;
 186:	81 e0       	ldi	r24, 0x01	; 1
	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
 188:	08 95       	ret

0000018a <i2c_readAck>:
*************************************************************************/
unsigned char i2c_readAck(void)
{
	uint32_t  i2c_timer = 0;

	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
 18a:	84 ec       	ldi	r24, 0xC4	; 196
 18c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	i2c_timer = I2C_TIMER_DELAY;
 190:	8f ef       	ldi	r24, 0xFF	; 255
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	a0 e0       	ldi	r26, 0x00	; 0
 196:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 198:	ec eb       	ldi	r30, 0xBC	; 188
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	20 81       	ld	r18, Z
 19e:	22 23       	and	r18, r18
 1a0:	2c f0       	brlt	.+10     	; 0x1ac <i2c_readAck+0x22>
 1a2:	01 97       	sbiw	r24, 0x01	; 1
 1a4:	a1 09       	sbc	r26, r1
 1a6:	b1 09       	sbc	r27, r1
 1a8:	c8 f7       	brcc	.-14     	; 0x19c <i2c_readAck+0x12>
 1aa:	04 c0       	rjmp	.+8      	; 0x1b4 <i2c_readAck+0x2a>
	if(i2c_timer == 0)
 1ac:	89 2b       	or	r24, r25
 1ae:	8a 2b       	or	r24, r26
 1b0:	8b 2b       	or	r24, r27
 1b2:	19 f0       	breq	.+6      	; 0x1ba <i2c_readAck+0x30>
		return 0;

    return TWDR;
 1b4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 1b8:	08 95       	ret

	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 0;
 1ba:	80 e0       	ldi	r24, 0x00	; 0

    return TWDR;

}/* i2c_readAck */
 1bc:	08 95       	ret

000001be <i2c_readNak>:
*************************************************************************/
unsigned char i2c_readNak(void)
{
	uint32_t  i2c_timer = 0;

	TWCR = (1<<TWINT) | (1<<TWEN);
 1be:	84 e8       	ldi	r24, 0x84	; 132
 1c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	i2c_timer = I2C_TIMER_DELAY;
 1c4:	8f ef       	ldi	r24, 0xFF	; 255
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	a0 e0       	ldi	r26, 0x00	; 0
 1ca:	b0 e0       	ldi	r27, 0x00	; 0
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
 1cc:	ec eb       	ldi	r30, 0xBC	; 188
 1ce:	f0 e0       	ldi	r31, 0x00	; 0
 1d0:	20 81       	ld	r18, Z
 1d2:	22 23       	and	r18, r18
 1d4:	2c f0       	brlt	.+10     	; 0x1e0 <i2c_readNak+0x22>
 1d6:	01 97       	sbiw	r24, 0x01	; 1
 1d8:	a1 09       	sbc	r26, r1
 1da:	b1 09       	sbc	r27, r1
 1dc:	c8 f7       	brcc	.-14     	; 0x1d0 <i2c_readNak+0x12>
 1de:	04 c0       	rjmp	.+8      	; 0x1e8 <i2c_readNak+0x2a>
	if(i2c_timer == 0)
 1e0:	89 2b       	or	r24, r25
 1e2:	8a 2b       	or	r24, r26
 1e4:	8b 2b       	or	r24, r27
 1e6:	19 f0       	breq	.+6      	; 0x1ee <i2c_readNak+0x30>
		return 0;
	
    return TWDR;
 1e8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 1ec:	08 95       	ret

	TWCR = (1<<TWINT) | (1<<TWEN);
	i2c_timer = I2C_TIMER_DELAY;
	while(!(TWCR & (1<<TWINT)) && i2c_timer--);
	if(i2c_timer == 0)
		return 0;
 1ee:	80 e0       	ldi	r24, 0x00	; 0
	
    return TWDR;

}/* i2c_readNak */
 1f0:	08 95       	ret

000001f2 <getAcc>:
		}
		_delay_ms(1);
	}
}

double getAcc(int addr){
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	c8 2f       	mov	r28, r24
	int16_t ret = 0;
	uint8_t buffer[2];
	i2c_start(MPU6050_ADDR | I2C_WRITE);
 1f8:	80 ed       	ldi	r24, 0xD0	; 208
 1fa:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
	i2c_write(addr);
 1fe:	8c 2f       	mov	r24, r28
 200:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 204:	83 e0       	ldi	r24, 0x03	; 3
 206:	8a 95       	dec	r24
 208:	f1 f7       	brne	.-4      	; 0x206 <getAcc+0x14>
 20a:	00 00       	nop
	_delay_us(10);
	//read data
	i2c_start(MPU6050_ADDR | I2C_READ);
 20c:	81 ed       	ldi	r24, 0xD1	; 209
 20e:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
	buffer[0] = i2c_readAck();
 212:	0e 94 c5 00 	call	0x18a	; 0x18a <i2c_readAck>
 216:	d8 2f       	mov	r29, r24
	buffer[1] = i2c_readNak();
 218:	0e 94 df 00 	call	0x1be	; 0x1be <i2c_readNak>
 21c:	c8 2f       	mov	r28, r24
	i2c_stop();
 21e:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
	ret = (((int16_t)buffer[0]) << 8) | buffer[1];
 222:	6c 2f       	mov	r22, r28
 224:	70 e0       	ldi	r23, 0x00	; 0
 226:	7d 2b       	or	r23, r29
	return (double)(ret)/MPU6050_AGAIN; //Konverterar till g?
 228:	07 2e       	mov	r0, r23
 22a:	00 0c       	add	r0, r0
 22c:	88 0b       	sbc	r24, r24
 22e:	99 0b       	sbc	r25, r25
 230:	0e 94 65 03 	call	0x6ca	; 0x6ca <__floatsisf>
 234:	20 e0       	ldi	r18, 0x00	; 0
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	40 e8       	ldi	r20, 0x80	; 128
 23a:	58 e3       	ldi	r21, 0x38	; 56
 23c:	0e 94 f6 03 	call	0x7ec	; 0x7ec <__mulsf3>
}
 240:	df 91       	pop	r29
 242:	cf 91       	pop	r28
 244:	08 95       	ret

00000246 <main>:

double getAcc(int addr);


int main(void) {
	DDRB = PB0;
 246:	14 b8       	out	0x04, r1	; 4
	
	//init interrupt
	sei();
 248:	78 94       	sei

	//init mpu6050
	mpu6050_init();
 24a:	0e 94 70 02 	call	0x4e0	; 0x4e0 <mpu6050_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 24e:	83 ed       	ldi	r24, 0xD3	; 211
 250:	90 e3       	ldi	r25, 0x30	; 48
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	f1 f7       	brne	.-4      	; 0x252 <main+0xc>
 256:	00 c0       	rjmp	.+0      	; 0x258 <main+0x12>
 258:	00 00       	nop
	_delay_ms(50);

	while(1) {
		/*	 Tänd LED 1 sek	*/
		double combinedAcc = fabs(getAcc(X)) + fabs(getAcc(Y)) + fabs(getAcc(Z));
 25a:	8b e3       	ldi	r24, 0x3B	; 59
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 262:	6b 01       	movw	r12, r22
 264:	7c 01       	movw	r14, r24
 266:	8d e3       	ldi	r24, 0x3D	; 61
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 26e:	e8 94       	clt
 270:	f7 f8       	bld	r15, 7
 272:	9b 01       	movw	r18, r22
 274:	ac 01       	movw	r20, r24
 276:	5f 77       	andi	r21, 0x7F	; 127
 278:	c7 01       	movw	r24, r14
 27a:	b6 01       	movw	r22, r12
 27c:	0e 94 f7 02 	call	0x5ee	; 0x5ee <__addsf3>
 280:	6b 01       	movw	r12, r22
 282:	7c 01       	movw	r14, r24
 284:	8f e3       	ldi	r24, 0x3F	; 63
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <getAcc>
 28c:	9b 01       	movw	r18, r22
 28e:	ac 01       	movw	r20, r24
 290:	5f 77       	andi	r21, 0x7F	; 127
 292:	c7 01       	movw	r24, r14
 294:	b6 01       	movw	r22, r12
 296:	0e 94 f7 02 	call	0x5ee	; 0x5ee <__addsf3>
		if(combinedAcc > 2.0){
 29a:	20 e0       	ldi	r18, 0x00	; 0
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	40 e0       	ldi	r20, 0x00	; 0
 2a0:	50 e4       	ldi	r21, 0x40	; 64
 2a2:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <__gesf2>
 2a6:	18 16       	cp	r1, r24
 2a8:	5c f4       	brge	.+22     	; 0x2c0 <main+0x7a>
			PORTB |= (1<<PB0);
 2aa:	28 9a       	sbi	0x05, 0	; 5
 2ac:	9f e3       	ldi	r25, 0x3F	; 63
 2ae:	2d e0       	ldi	r18, 0x0D	; 13
 2b0:	83 e0       	ldi	r24, 0x03	; 3
 2b2:	91 50       	subi	r25, 0x01	; 1
 2b4:	20 40       	sbci	r18, 0x00	; 0
 2b6:	80 40       	sbci	r24, 0x00	; 0
 2b8:	e1 f7       	brne	.-8      	; 0x2b2 <main+0x6c>
 2ba:	00 c0       	rjmp	.+0      	; 0x2bc <main+0x76>
 2bc:	00 00       	nop
			_delay_ms(1000);
			PORTB &= ~(1<<PB0);
 2be:	28 98       	cbi	0x05, 0	; 5
 2c0:	89 ef       	ldi	r24, 0xF9	; 249
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	01 97       	sbiw	r24, 0x01	; 1
 2c6:	f1 f7       	brne	.-4      	; 0x2c4 <main+0x7e>
 2c8:	00 c0       	rjmp	.+0      	; 0x2ca <main+0x84>
 2ca:	00 00       	nop
 2cc:	c6 cf       	rjmp	.-116    	; 0x25a <main+0x14>

000002ce <mpu6050_readBytes>:
	mpu6050_readBits(MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, (uint8_t *)buffer);
	if(buffer[0] == 0x34)
		return 1;
	else
		return 0;
}
 2ce:	af 92       	push	r10
 2d0:	bf 92       	push	r11
 2d2:	df 92       	push	r13
 2d4:	ef 92       	push	r14
 2d6:	ff 92       	push	r15
 2d8:	0f 93       	push	r16
 2da:	1f 93       	push	r17
 2dc:	cf 93       	push	r28
 2de:	df 93       	push	r29
 2e0:	66 23       	and	r22, r22
 2e2:	b9 f1       	breq	.+110    	; 0x352 <mpu6050_readBytes+0x84>
 2e4:	c5 2f       	mov	r28, r21
 2e6:	d4 2f       	mov	r29, r20
 2e8:	d6 2e       	mov	r13, r22
 2ea:	18 2f       	mov	r17, r24
 2ec:	80 ed       	ldi	r24, 0xD0	; 208
 2ee:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 2f2:	81 2f       	mov	r24, r17
 2f4:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 2f8:	83 e0       	ldi	r24, 0x03	; 3
 2fa:	8a 95       	dec	r24
 2fc:	f1 f7       	brne	.-4      	; 0x2fa <mpu6050_readBytes+0x2c>
 2fe:	00 00       	nop
 300:	81 ed       	ldi	r24, 0xD1	; 209
 302:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 306:	0d 2f       	mov	r16, r29
 308:	1c 2f       	mov	r17, r28
 30a:	ee 24       	eor	r14, r14
 30c:	ea 94       	dec	r14
 30e:	ed 0c       	add	r14, r13
 310:	f1 2c       	mov	r15, r1
 312:	ef ef       	ldi	r30, 0xFF	; 255
 314:	ee 1a       	sub	r14, r30
 316:	fe 0a       	sbc	r15, r30
 318:	c0 e0       	ldi	r28, 0x00	; 0
 31a:	d0 e0       	ldi	r29, 0x00	; 0
 31c:	ad 2c       	mov	r10, r13
 31e:	b1 2c       	mov	r11, r1
 320:	f1 e0       	ldi	r31, 0x01	; 1
 322:	af 1a       	sub	r10, r31
 324:	b1 08       	sbc	r11, r1
 326:	ca 15       	cp	r28, r10
 328:	db 05       	cpc	r29, r11
 32a:	29 f4       	brne	.+10     	; 0x336 <mpu6050_readBytes+0x68>
 32c:	0e 94 df 00 	call	0x1be	; 0x1be <i2c_readNak>
 330:	f8 01       	movw	r30, r16
 332:	80 83       	st	Z, r24
 334:	04 c0       	rjmp	.+8      	; 0x33e <mpu6050_readBytes+0x70>
 336:	0e 94 c5 00 	call	0x18a	; 0x18a <i2c_readAck>
 33a:	f8 01       	movw	r30, r16
 33c:	80 83       	st	Z, r24
 33e:	21 96       	adiw	r28, 0x01	; 1
 340:	0f 5f       	subi	r16, 0xFF	; 255
 342:	1f 4f       	sbci	r17, 0xFF	; 255
 344:	ce 15       	cp	r28, r14
 346:	df 05       	cpc	r29, r15
 348:	71 f7       	brne	.-36     	; 0x326 <mpu6050_readBytes+0x58>
 34a:	cd 2d       	mov	r28, r13
 34c:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
 350:	01 c0       	rjmp	.+2      	; 0x354 <mpu6050_readBytes+0x86>
 352:	c0 e0       	ldi	r28, 0x00	; 0
 354:	8c 2f       	mov	r24, r28
 356:	df 91       	pop	r29
 358:	cf 91       	pop	r28
 35a:	1f 91       	pop	r17
 35c:	0f 91       	pop	r16
 35e:	ff 90       	pop	r15
 360:	ef 90       	pop	r14
 362:	df 90       	pop	r13
 364:	bf 90       	pop	r11
 366:	af 90       	pop	r10
 368:	08 95       	ret

0000036a <mpu6050_readByte>:
 36a:	ab 01       	movw	r20, r22
 36c:	61 e0       	ldi	r22, 0x01	; 1
 36e:	0e 94 67 01 	call	0x2ce	; 0x2ce <mpu6050_readBytes>
 372:	08 95       	ret

00000374 <mpu6050_writeBytes>:
 374:	ef 92       	push	r14
 376:	ff 92       	push	r15
 378:	0f 93       	push	r16
 37a:	1f 93       	push	r17
 37c:	cf 93       	push	r28
 37e:	df 93       	push	r29
 380:	66 23       	and	r22, r22
 382:	d1 f0       	breq	.+52     	; 0x3b8 <mpu6050_writeBytes+0x44>
 384:	7a 01       	movw	r14, r20
 386:	16 2f       	mov	r17, r22
 388:	c8 2f       	mov	r28, r24
 38a:	80 ed       	ldi	r24, 0xD0	; 208
 38c:	0e 94 4e 00 	call	0x9c	; 0x9c <i2c_start>
 390:	8c 2f       	mov	r24, r28
 392:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 396:	e7 01       	movw	r28, r14
 398:	6f ef       	ldi	r22, 0xFF	; 255
 39a:	61 0f       	add	r22, r17
 39c:	06 2f       	mov	r16, r22
 39e:	10 e0       	ldi	r17, 0x00	; 0
 3a0:	0f 5f       	subi	r16, 0xFF	; 255
 3a2:	1f 4f       	sbci	r17, 0xFF	; 255
 3a4:	0e 0d       	add	r16, r14
 3a6:	1f 1d       	adc	r17, r15
 3a8:	89 91       	ld	r24, Y+
 3aa:	0e 94 a4 00 	call	0x148	; 0x148 <i2c_write>
 3ae:	c0 17       	cp	r28, r16
 3b0:	d1 07       	cpc	r29, r17
 3b2:	d1 f7       	brne	.-12     	; 0x3a8 <mpu6050_writeBytes+0x34>
 3b4:	0e 94 94 00 	call	0x128	; 0x128 <i2c_stop>
 3b8:	df 91       	pop	r29
 3ba:	cf 91       	pop	r28
 3bc:	1f 91       	pop	r17
 3be:	0f 91       	pop	r16
 3c0:	ff 90       	pop	r15
 3c2:	ef 90       	pop	r14
 3c4:	08 95       	ret

000003c6 <mpu6050_writeByte>:
 3c6:	cf 93       	push	r28
 3c8:	df 93       	push	r29
 3ca:	1f 92       	push	r1
 3cc:	cd b7       	in	r28, 0x3d	; 61
 3ce:	de b7       	in	r29, 0x3e	; 62
 3d0:	69 83       	std	Y+1, r22	; 0x01
 3d2:	ae 01       	movw	r20, r28
 3d4:	4f 5f       	subi	r20, 0xFF	; 255
 3d6:	5f 4f       	sbci	r21, 0xFF	; 255
 3d8:	61 e0       	ldi	r22, 0x01	; 1
 3da:	0e 94 ba 01 	call	0x374	; 0x374 <mpu6050_writeBytes>
 3de:	0f 90       	pop	r0
 3e0:	df 91       	pop	r29
 3e2:	cf 91       	pop	r28
 3e4:	08 95       	ret

000003e6 <mpu6050_writeBits>:
 3e6:	ef 92       	push	r14
 3e8:	ff 92       	push	r15
 3ea:	0f 93       	push	r16
 3ec:	1f 93       	push	r17
 3ee:	cf 93       	push	r28
 3f0:	df 93       	push	r29
 3f2:	1f 92       	push	r1
 3f4:	cd b7       	in	r28, 0x3d	; 61
 3f6:	de b7       	in	r29, 0x3e	; 62
 3f8:	44 23       	and	r20, r20
 3fa:	89 f1       	breq	.+98     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
 3fc:	f2 2e       	mov	r15, r18
 3fe:	14 2f       	mov	r17, r20
 400:	06 2f       	mov	r16, r22
 402:	e8 2e       	mov	r14, r24
 404:	19 82       	std	Y+1, r1	; 0x01
 406:	be 01       	movw	r22, r28
 408:	6f 5f       	subi	r22, 0xFF	; 255
 40a:	7f 4f       	sbci	r23, 0xFF	; 255
 40c:	0e 94 b5 01 	call	0x36a	; 0x36a <mpu6050_readByte>
 410:	88 23       	and	r24, r24
 412:	29 f1       	breq	.+74     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
 414:	40 2f       	mov	r20, r16
 416:	50 e0       	ldi	r21, 0x00	; 0
 418:	41 1b       	sub	r20, r17
 41a:	51 09       	sbc	r21, r1
 41c:	4f 5f       	subi	r20, 0xFF	; 255
 41e:	5f 4f       	sbci	r21, 0xFF	; 255
 420:	81 e0       	ldi	r24, 0x01	; 1
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	02 c0       	rjmp	.+4      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
 426:	88 0f       	add	r24, r24
 428:	99 1f       	adc	r25, r25
 42a:	1a 95       	dec	r17
 42c:	e2 f7       	brpl	.-8      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 42e:	01 97       	sbiw	r24, 0x01	; 1
 430:	04 2e       	mov	r0, r20
 432:	02 c0       	rjmp	.+4      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
 434:	88 0f       	add	r24, r24
 436:	99 1f       	adc	r25, r25
 438:	0a 94       	dec	r0
 43a:	e2 f7       	brpl	.-8      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
 43c:	2f 2d       	mov	r18, r15
 43e:	30 e0       	ldi	r19, 0x00	; 0
 440:	02 c0       	rjmp	.+4      	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 442:	22 0f       	add	r18, r18
 444:	33 1f       	adc	r19, r19
 446:	4a 95       	dec	r20
 448:	e2 f7       	brpl	.-8      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 44a:	68 2f       	mov	r22, r24
 44c:	60 95       	com	r22
 44e:	99 81       	ldd	r25, Y+1	; 0x01
 450:	69 23       	and	r22, r25
 452:	82 23       	and	r24, r18
 454:	68 2b       	or	r22, r24
 456:	69 83       	std	Y+1, r22	; 0x01
 458:	8e 2d       	mov	r24, r14
 45a:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <mpu6050_writeByte>
 45e:	0f 90       	pop	r0
 460:	df 91       	pop	r29
 462:	cf 91       	pop	r28
 464:	1f 91       	pop	r17
 466:	0f 91       	pop	r16
 468:	ff 90       	pop	r15
 46a:	ef 90       	pop	r14
 46c:	08 95       	ret

0000046e <mpu6050_writeBit>:
 46e:	ff 92       	push	r15
 470:	0f 93       	push	r16
 472:	1f 93       	push	r17
 474:	cf 93       	push	r28
 476:	df 93       	push	r29
 478:	1f 92       	push	r1
 47a:	cd b7       	in	r28, 0x3d	; 61
 47c:	de b7       	in	r29, 0x3e	; 62
 47e:	18 2f       	mov	r17, r24
 480:	06 2f       	mov	r16, r22
 482:	f4 2e       	mov	r15, r20
 484:	be 01       	movw	r22, r28
 486:	6f 5f       	subi	r22, 0xFF	; 255
 488:	7f 4f       	sbci	r23, 0xFF	; 255
 48a:	0e 94 b5 01 	call	0x36a	; 0x36a <mpu6050_readByte>
 48e:	ff 20       	and	r15, r15
 490:	59 f0       	breq	.+22     	; 0x4a8 <mpu6050_writeBit+0x3a>
 492:	21 e0       	ldi	r18, 0x01	; 1
 494:	30 e0       	ldi	r19, 0x00	; 0
 496:	b9 01       	movw	r22, r18
 498:	02 c0       	rjmp	.+4      	; 0x49e <mpu6050_writeBit+0x30>
 49a:	66 0f       	add	r22, r22
 49c:	77 1f       	adc	r23, r23
 49e:	0a 95       	dec	r16
 4a0:	e2 f7       	brpl	.-8      	; 0x49a <mpu6050_writeBit+0x2c>
 4a2:	89 81       	ldd	r24, Y+1	; 0x01
 4a4:	68 2b       	or	r22, r24
 4a6:	0b c0       	rjmp	.+22     	; 0x4be <mpu6050_writeBit+0x50>
 4a8:	21 e0       	ldi	r18, 0x01	; 1
 4aa:	30 e0       	ldi	r19, 0x00	; 0
 4ac:	b9 01       	movw	r22, r18
 4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <mpu6050_writeBit+0x46>
 4b0:	66 0f       	add	r22, r22
 4b2:	77 1f       	adc	r23, r23
 4b4:	0a 95       	dec	r16
 4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <mpu6050_writeBit+0x42>
 4b8:	60 95       	com	r22
 4ba:	99 81       	ldd	r25, Y+1	; 0x01
 4bc:	69 23       	and	r22, r25
 4be:	69 83       	std	Y+1, r22	; 0x01
 4c0:	81 2f       	mov	r24, r17
 4c2:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <mpu6050_writeByte>
 4c6:	0f 90       	pop	r0
 4c8:	df 91       	pop	r29
 4ca:	cf 91       	pop	r28
 4cc:	1f 91       	pop	r17
 4ce:	0f 91       	pop	r16
 4d0:	ff 90       	pop	r15
 4d2:	08 95       	ret

000004d4 <mpu6050_setSleepDisabled>:
 4d4:	40 e0       	ldi	r20, 0x00	; 0
 4d6:	66 e0       	ldi	r22, 0x06	; 6
 4d8:	8b e6       	ldi	r24, 0x6B	; 107
 4da:	0e 94 37 02 	call	0x46e	; 0x46e <mpu6050_writeBit>
 4de:	08 95       	ret

000004e0 <mpu6050_init>:
 * initialize the accel and gyro
 */
void mpu6050_init() {
	#if MPU6050_I2CINIT == 1
	//init i2c
	i2c_init();
 4e0:	0e 94 48 00 	call	0x90	; 0x90 <i2c_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4e4:	83 e0       	ldi	r24, 0x03	; 3
 4e6:	8a 95       	dec	r24
 4e8:	f1 f7       	brne	.-4      	; 0x4e6 <mpu6050_init+0x6>
 4ea:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4ec:	87 ea       	ldi	r24, 0xA7	; 167
 4ee:	91 e6       	ldi	r25, 0x61	; 97
 4f0:	01 97       	sbiw	r24, 0x01	; 1
 4f2:	f1 f7       	brne	.-4      	; 0x4f0 <mpu6050_init+0x10>
 4f4:	00 c0       	rjmp	.+0      	; 0x4f6 <mpu6050_init+0x16>
 4f6:	00 00       	nop

	//allow mpu6050 chip clocks to start up
	_delay_ms(100);

	//set sleep disabled
	mpu6050_setSleepDisabled();
 4f8:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <mpu6050_setSleepDisabled>
 4fc:	83 ec       	ldi	r24, 0xC3	; 195
 4fe:	99 e0       	ldi	r25, 0x09	; 9
 500:	01 97       	sbiw	r24, 0x01	; 1
 502:	f1 f7       	brne	.-4      	; 0x500 <mpu6050_init+0x20>
 504:	00 c0       	rjmp	.+0      	; 0x506 <mpu6050_init+0x26>
 506:	00 00       	nop
	_delay_ms(10);

	//set clock source
	//  it is highly recommended that the device be configured to use one of the gyroscopes (or an external clock source)
	//  as the clock reference for improved stability
	mpu6050_writeBits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_PLL_XGYRO);
 508:	21 e0       	ldi	r18, 0x01	; 1
 50a:	43 e0       	ldi	r20, 0x03	; 3
 50c:	62 e0       	ldi	r22, 0x02	; 2
 50e:	8b e6       	ldi	r24, 0x6B	; 107
 510:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <mpu6050_writeBits>
	//set DLPF bandwidth to 42Hz
	mpu6050_writeBits(MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, MPU6050_DLPF_BW_42);
 514:	23 e0       	ldi	r18, 0x03	; 3
 516:	43 e0       	ldi	r20, 0x03	; 3
 518:	62 e0       	ldi	r22, 0x02	; 2
 51a:	8a e1       	ldi	r24, 0x1A	; 26
 51c:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <mpu6050_writeBits>
    //set sampe rate
	mpu6050_writeByte(MPU6050_RA_SMPLRT_DIV, 4); //1khz / (1 + 4) = 200Hz
 520:	64 e0       	ldi	r22, 0x04	; 4
 522:	89 e1       	ldi	r24, 0x19	; 25
 524:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <mpu6050_writeByte>
	//set gyro range
	mpu6050_writeBits(MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS);
 528:	23 e0       	ldi	r18, 0x03	; 3
 52a:	42 e0       	ldi	r20, 0x02	; 2
 52c:	64 e0       	ldi	r22, 0x04	; 4
 52e:	8b e1       	ldi	r24, 0x1B	; 27
 530:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <mpu6050_writeBits>
	//set accel range
	mpu6050_writeBits(MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, MPU6050_ACCEL_FS);
 534:	20 e0       	ldi	r18, 0x00	; 0
 536:	42 e0       	ldi	r20, 0x02	; 2
 538:	64 e0       	ldi	r22, 0x04	; 4
 53a:	8c e1       	ldi	r24, 0x1C	; 28
 53c:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <mpu6050_writeBits>
 540:	08 95       	ret

00000542 <__vector_18>:
ISR(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
 542:	1f 92       	push	r1
 544:	0f 92       	push	r0
 546:	0f b6       	in	r0, 0x3f	; 63
 548:	0f 92       	push	r0
 54a:	11 24       	eor	r1, r1
 54c:	2f 93       	push	r18
 54e:	8f 93       	push	r24
 550:	9f 93       	push	r25
 552:	ef 93       	push	r30
 554:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
 556:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
 55a:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & (_BV(FE0)|_BV(DOR0)) );
 55e:	88 71       	andi	r24, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 560:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <UART_RxHead>
 564:	ef 5f       	subi	r30, 0xFF	; 255
 566:	ef 71       	andi	r30, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
 568:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <UART_RxTail>
 56c:	e9 17       	cp	r30, r25
 56e:	39 f0       	breq	.+14     	; 0x57e <__vector_18+0x3c>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
 570:	e0 93 02 01 	sts	0x0102, r30	; 0x800102 <UART_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 574:	f0 e0       	ldi	r31, 0x00	; 0
 576:	eb 5f       	subi	r30, 0xFB	; 251
 578:	fe 4f       	sbci	r31, 0xFE	; 254
 57a:	20 83       	st	Z, r18
 57c:	01 c0       	rjmp	.+2      	; 0x580 <__vector_18+0x3e>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 57e:	82 e0       	ldi	r24, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError = lastRxError;   
 580:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
}
 584:	ff 91       	pop	r31
 586:	ef 91       	pop	r30
 588:	9f 91       	pop	r25
 58a:	8f 91       	pop	r24
 58c:	2f 91       	pop	r18
 58e:	0f 90       	pop	r0
 590:	0f be       	out	0x3f, r0	; 63
 592:	0f 90       	pop	r0
 594:	1f 90       	pop	r1
 596:	18 95       	reti

00000598 <__vector_19>:
ISR(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
 598:	1f 92       	push	r1
 59a:	0f 92       	push	r0
 59c:	0f b6       	in	r0, 0x3f	; 63
 59e:	0f 92       	push	r0
 5a0:	11 24       	eor	r1, r1
 5a2:	8f 93       	push	r24
 5a4:	9f 93       	push	r25
 5a6:	ef 93       	push	r30
 5a8:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
 5aa:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <UART_TxHead>
 5ae:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <UART_TxTail>
 5b2:	98 17       	cp	r25, r24
 5b4:	69 f0       	breq	.+26     	; 0x5d0 <__vector_19+0x38>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 5b6:	e0 91 03 01 	lds	r30, 0x0103	; 0x800103 <UART_TxTail>
 5ba:	ef 5f       	subi	r30, 0xFF	; 255
 5bc:	ef 71       	andi	r30, 0x1F	; 31
        UART_TxTail = tmptail;
 5be:	e0 93 03 01 	sts	0x0103, r30	; 0x800103 <UART_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
 5c2:	f0 e0       	ldi	r31, 0x00	; 0
 5c4:	eb 5d       	subi	r30, 0xDB	; 219
 5c6:	fe 4f       	sbci	r31, 0xFE	; 254
 5c8:	80 81       	ld	r24, Z
 5ca:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 5ce:	05 c0       	rjmp	.+10     	; 0x5da <__vector_19+0x42>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 5d0:	e1 ec       	ldi	r30, 0xC1	; 193
 5d2:	f0 e0       	ldi	r31, 0x00	; 0
 5d4:	80 81       	ld	r24, Z
 5d6:	8f 7d       	andi	r24, 0xDF	; 223
 5d8:	80 83       	st	Z, r24
    }
}
 5da:	ff 91       	pop	r31
 5dc:	ef 91       	pop	r30
 5de:	9f 91       	pop	r25
 5e0:	8f 91       	pop	r24
 5e2:	0f 90       	pop	r0
 5e4:	0f be       	out	0x3f, r0	; 63
 5e6:	0f 90       	pop	r0
 5e8:	1f 90       	pop	r1
 5ea:	18 95       	reti

000005ec <__subsf3>:
 5ec:	50 58       	subi	r21, 0x80	; 128

000005ee <__addsf3>:
 5ee:	bb 27       	eor	r27, r27
 5f0:	aa 27       	eor	r26, r26
 5f2:	0e 94 0e 03 	call	0x61c	; 0x61c <__addsf3x>
 5f6:	0c 94 b7 03 	jmp	0x76e	; 0x76e <__fp_round>
 5fa:	0e 94 a9 03 	call	0x752	; 0x752 <__fp_pscA>
 5fe:	38 f0       	brcs	.+14     	; 0x60e <__addsf3+0x20>
 600:	0e 94 b0 03 	call	0x760	; 0x760 <__fp_pscB>
 604:	20 f0       	brcs	.+8      	; 0x60e <__addsf3+0x20>
 606:	39 f4       	brne	.+14     	; 0x616 <__addsf3+0x28>
 608:	9f 3f       	cpi	r25, 0xFF	; 255
 60a:	19 f4       	brne	.+6      	; 0x612 <__addsf3+0x24>
 60c:	26 f4       	brtc	.+8      	; 0x616 <__addsf3+0x28>
 60e:	0c 94 a6 03 	jmp	0x74c	; 0x74c <__fp_nan>
 612:	0e f4       	brtc	.+2      	; 0x616 <__addsf3+0x28>
 614:	e0 95       	com	r30
 616:	e7 fb       	bst	r30, 7
 618:	0c 94 a0 03 	jmp	0x740	; 0x740 <__fp_inf>

0000061c <__addsf3x>:
 61c:	e9 2f       	mov	r30, r25
 61e:	0e 94 c8 03 	call	0x790	; 0x790 <__fp_split3>
 622:	58 f3       	brcs	.-42     	; 0x5fa <__addsf3+0xc>
 624:	ba 17       	cp	r27, r26
 626:	62 07       	cpc	r22, r18
 628:	73 07       	cpc	r23, r19
 62a:	84 07       	cpc	r24, r20
 62c:	95 07       	cpc	r25, r21
 62e:	20 f0       	brcs	.+8      	; 0x638 <__addsf3x+0x1c>
 630:	79 f4       	brne	.+30     	; 0x650 <__addsf3x+0x34>
 632:	a6 f5       	brtc	.+104    	; 0x69c <__addsf3x+0x80>
 634:	0c 94 ea 03 	jmp	0x7d4	; 0x7d4 <__fp_zero>
 638:	0e f4       	brtc	.+2      	; 0x63c <__addsf3x+0x20>
 63a:	e0 95       	com	r30
 63c:	0b 2e       	mov	r0, r27
 63e:	ba 2f       	mov	r27, r26
 640:	a0 2d       	mov	r26, r0
 642:	0b 01       	movw	r0, r22
 644:	b9 01       	movw	r22, r18
 646:	90 01       	movw	r18, r0
 648:	0c 01       	movw	r0, r24
 64a:	ca 01       	movw	r24, r20
 64c:	a0 01       	movw	r20, r0
 64e:	11 24       	eor	r1, r1
 650:	ff 27       	eor	r31, r31
 652:	59 1b       	sub	r21, r25
 654:	99 f0       	breq	.+38     	; 0x67c <__addsf3x+0x60>
 656:	59 3f       	cpi	r21, 0xF9	; 249
 658:	50 f4       	brcc	.+20     	; 0x66e <__addsf3x+0x52>
 65a:	50 3e       	cpi	r21, 0xE0	; 224
 65c:	68 f1       	brcs	.+90     	; 0x6b8 <__addsf3x+0x9c>
 65e:	1a 16       	cp	r1, r26
 660:	f0 40       	sbci	r31, 0x00	; 0
 662:	a2 2f       	mov	r26, r18
 664:	23 2f       	mov	r18, r19
 666:	34 2f       	mov	r19, r20
 668:	44 27       	eor	r20, r20
 66a:	58 5f       	subi	r21, 0xF8	; 248
 66c:	f3 cf       	rjmp	.-26     	; 0x654 <__addsf3x+0x38>
 66e:	46 95       	lsr	r20
 670:	37 95       	ror	r19
 672:	27 95       	ror	r18
 674:	a7 95       	ror	r26
 676:	f0 40       	sbci	r31, 0x00	; 0
 678:	53 95       	inc	r21
 67a:	c9 f7       	brne	.-14     	; 0x66e <__addsf3x+0x52>
 67c:	7e f4       	brtc	.+30     	; 0x69c <__addsf3x+0x80>
 67e:	1f 16       	cp	r1, r31
 680:	ba 0b       	sbc	r27, r26
 682:	62 0b       	sbc	r22, r18
 684:	73 0b       	sbc	r23, r19
 686:	84 0b       	sbc	r24, r20
 688:	ba f0       	brmi	.+46     	; 0x6b8 <__addsf3x+0x9c>
 68a:	91 50       	subi	r25, 0x01	; 1
 68c:	a1 f0       	breq	.+40     	; 0x6b6 <__addsf3x+0x9a>
 68e:	ff 0f       	add	r31, r31
 690:	bb 1f       	adc	r27, r27
 692:	66 1f       	adc	r22, r22
 694:	77 1f       	adc	r23, r23
 696:	88 1f       	adc	r24, r24
 698:	c2 f7       	brpl	.-16     	; 0x68a <__addsf3x+0x6e>
 69a:	0e c0       	rjmp	.+28     	; 0x6b8 <__addsf3x+0x9c>
 69c:	ba 0f       	add	r27, r26
 69e:	62 1f       	adc	r22, r18
 6a0:	73 1f       	adc	r23, r19
 6a2:	84 1f       	adc	r24, r20
 6a4:	48 f4       	brcc	.+18     	; 0x6b8 <__addsf3x+0x9c>
 6a6:	87 95       	ror	r24
 6a8:	77 95       	ror	r23
 6aa:	67 95       	ror	r22
 6ac:	b7 95       	ror	r27
 6ae:	f7 95       	ror	r31
 6b0:	9e 3f       	cpi	r25, 0xFE	; 254
 6b2:	08 f0       	brcs	.+2      	; 0x6b6 <__addsf3x+0x9a>
 6b4:	b0 cf       	rjmp	.-160    	; 0x616 <__addsf3+0x28>
 6b6:	93 95       	inc	r25
 6b8:	88 0f       	add	r24, r24
 6ba:	08 f0       	brcs	.+2      	; 0x6be <__addsf3x+0xa2>
 6bc:	99 27       	eor	r25, r25
 6be:	ee 0f       	add	r30, r30
 6c0:	97 95       	ror	r25
 6c2:	87 95       	ror	r24
 6c4:	08 95       	ret

000006c6 <__floatunsisf>:
 6c6:	e8 94       	clt
 6c8:	09 c0       	rjmp	.+18     	; 0x6dc <__floatsisf+0x12>

000006ca <__floatsisf>:
 6ca:	97 fb       	bst	r25, 7
 6cc:	3e f4       	brtc	.+14     	; 0x6dc <__floatsisf+0x12>
 6ce:	90 95       	com	r25
 6d0:	80 95       	com	r24
 6d2:	70 95       	com	r23
 6d4:	61 95       	neg	r22
 6d6:	7f 4f       	sbci	r23, 0xFF	; 255
 6d8:	8f 4f       	sbci	r24, 0xFF	; 255
 6da:	9f 4f       	sbci	r25, 0xFF	; 255
 6dc:	99 23       	and	r25, r25
 6de:	a9 f0       	breq	.+42     	; 0x70a <__floatsisf+0x40>
 6e0:	f9 2f       	mov	r31, r25
 6e2:	96 e9       	ldi	r25, 0x96	; 150
 6e4:	bb 27       	eor	r27, r27
 6e6:	93 95       	inc	r25
 6e8:	f6 95       	lsr	r31
 6ea:	87 95       	ror	r24
 6ec:	77 95       	ror	r23
 6ee:	67 95       	ror	r22
 6f0:	b7 95       	ror	r27
 6f2:	f1 11       	cpse	r31, r1
 6f4:	f8 cf       	rjmp	.-16     	; 0x6e6 <__floatsisf+0x1c>
 6f6:	fa f4       	brpl	.+62     	; 0x736 <__floatsisf+0x6c>
 6f8:	bb 0f       	add	r27, r27
 6fa:	11 f4       	brne	.+4      	; 0x700 <__floatsisf+0x36>
 6fc:	60 ff       	sbrs	r22, 0
 6fe:	1b c0       	rjmp	.+54     	; 0x736 <__floatsisf+0x6c>
 700:	6f 5f       	subi	r22, 0xFF	; 255
 702:	7f 4f       	sbci	r23, 0xFF	; 255
 704:	8f 4f       	sbci	r24, 0xFF	; 255
 706:	9f 4f       	sbci	r25, 0xFF	; 255
 708:	16 c0       	rjmp	.+44     	; 0x736 <__floatsisf+0x6c>
 70a:	88 23       	and	r24, r24
 70c:	11 f0       	breq	.+4      	; 0x712 <__floatsisf+0x48>
 70e:	96 e9       	ldi	r25, 0x96	; 150
 710:	11 c0       	rjmp	.+34     	; 0x734 <__floatsisf+0x6a>
 712:	77 23       	and	r23, r23
 714:	21 f0       	breq	.+8      	; 0x71e <__floatsisf+0x54>
 716:	9e e8       	ldi	r25, 0x8E	; 142
 718:	87 2f       	mov	r24, r23
 71a:	76 2f       	mov	r23, r22
 71c:	05 c0       	rjmp	.+10     	; 0x728 <__floatsisf+0x5e>
 71e:	66 23       	and	r22, r22
 720:	71 f0       	breq	.+28     	; 0x73e <__floatsisf+0x74>
 722:	96 e8       	ldi	r25, 0x86	; 134
 724:	86 2f       	mov	r24, r22
 726:	70 e0       	ldi	r23, 0x00	; 0
 728:	60 e0       	ldi	r22, 0x00	; 0
 72a:	2a f0       	brmi	.+10     	; 0x736 <__floatsisf+0x6c>
 72c:	9a 95       	dec	r25
 72e:	66 0f       	add	r22, r22
 730:	77 1f       	adc	r23, r23
 732:	88 1f       	adc	r24, r24
 734:	da f7       	brpl	.-10     	; 0x72c <__floatsisf+0x62>
 736:	88 0f       	add	r24, r24
 738:	96 95       	lsr	r25
 73a:	87 95       	ror	r24
 73c:	97 f9       	bld	r25, 7
 73e:	08 95       	ret

00000740 <__fp_inf>:
 740:	97 f9       	bld	r25, 7
 742:	9f 67       	ori	r25, 0x7F	; 127
 744:	80 e8       	ldi	r24, 0x80	; 128
 746:	70 e0       	ldi	r23, 0x00	; 0
 748:	60 e0       	ldi	r22, 0x00	; 0
 74a:	08 95       	ret

0000074c <__fp_nan>:
 74c:	9f ef       	ldi	r25, 0xFF	; 255
 74e:	80 ec       	ldi	r24, 0xC0	; 192
 750:	08 95       	ret

00000752 <__fp_pscA>:
 752:	00 24       	eor	r0, r0
 754:	0a 94       	dec	r0
 756:	16 16       	cp	r1, r22
 758:	17 06       	cpc	r1, r23
 75a:	18 06       	cpc	r1, r24
 75c:	09 06       	cpc	r0, r25
 75e:	08 95       	ret

00000760 <__fp_pscB>:
 760:	00 24       	eor	r0, r0
 762:	0a 94       	dec	r0
 764:	12 16       	cp	r1, r18
 766:	13 06       	cpc	r1, r19
 768:	14 06       	cpc	r1, r20
 76a:	05 06       	cpc	r0, r21
 76c:	08 95       	ret

0000076e <__fp_round>:
 76e:	09 2e       	mov	r0, r25
 770:	03 94       	inc	r0
 772:	00 0c       	add	r0, r0
 774:	11 f4       	brne	.+4      	; 0x77a <__fp_round+0xc>
 776:	88 23       	and	r24, r24
 778:	52 f0       	brmi	.+20     	; 0x78e <__fp_round+0x20>
 77a:	bb 0f       	add	r27, r27
 77c:	40 f4       	brcc	.+16     	; 0x78e <__fp_round+0x20>
 77e:	bf 2b       	or	r27, r31
 780:	11 f4       	brne	.+4      	; 0x786 <__fp_round+0x18>
 782:	60 ff       	sbrs	r22, 0
 784:	04 c0       	rjmp	.+8      	; 0x78e <__fp_round+0x20>
 786:	6f 5f       	subi	r22, 0xFF	; 255
 788:	7f 4f       	sbci	r23, 0xFF	; 255
 78a:	8f 4f       	sbci	r24, 0xFF	; 255
 78c:	9f 4f       	sbci	r25, 0xFF	; 255
 78e:	08 95       	ret

00000790 <__fp_split3>:
 790:	57 fd       	sbrc	r21, 7
 792:	90 58       	subi	r25, 0x80	; 128
 794:	44 0f       	add	r20, r20
 796:	55 1f       	adc	r21, r21
 798:	59 f0       	breq	.+22     	; 0x7b0 <__fp_splitA+0x10>
 79a:	5f 3f       	cpi	r21, 0xFF	; 255
 79c:	71 f0       	breq	.+28     	; 0x7ba <__fp_splitA+0x1a>
 79e:	47 95       	ror	r20

000007a0 <__fp_splitA>:
 7a0:	88 0f       	add	r24, r24
 7a2:	97 fb       	bst	r25, 7
 7a4:	99 1f       	adc	r25, r25
 7a6:	61 f0       	breq	.+24     	; 0x7c0 <__fp_splitA+0x20>
 7a8:	9f 3f       	cpi	r25, 0xFF	; 255
 7aa:	79 f0       	breq	.+30     	; 0x7ca <__fp_splitA+0x2a>
 7ac:	87 95       	ror	r24
 7ae:	08 95       	ret
 7b0:	12 16       	cp	r1, r18
 7b2:	13 06       	cpc	r1, r19
 7b4:	14 06       	cpc	r1, r20
 7b6:	55 1f       	adc	r21, r21
 7b8:	f2 cf       	rjmp	.-28     	; 0x79e <__fp_split3+0xe>
 7ba:	46 95       	lsr	r20
 7bc:	f1 df       	rcall	.-30     	; 0x7a0 <__fp_splitA>
 7be:	08 c0       	rjmp	.+16     	; 0x7d0 <__fp_splitA+0x30>
 7c0:	16 16       	cp	r1, r22
 7c2:	17 06       	cpc	r1, r23
 7c4:	18 06       	cpc	r1, r24
 7c6:	99 1f       	adc	r25, r25
 7c8:	f1 cf       	rjmp	.-30     	; 0x7ac <__fp_splitA+0xc>
 7ca:	86 95       	lsr	r24
 7cc:	71 05       	cpc	r23, r1
 7ce:	61 05       	cpc	r22, r1
 7d0:	08 94       	sec
 7d2:	08 95       	ret

000007d4 <__fp_zero>:
 7d4:	e8 94       	clt

000007d6 <__fp_szero>:
 7d6:	bb 27       	eor	r27, r27
 7d8:	66 27       	eor	r22, r22
 7da:	77 27       	eor	r23, r23
 7dc:	cb 01       	movw	r24, r22
 7de:	97 f9       	bld	r25, 7
 7e0:	08 95       	ret

000007e2 <__gesf2>:
 7e2:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__fp_cmp>
 7e6:	08 f4       	brcc	.+2      	; 0x7ea <__gesf2+0x8>
 7e8:	8f ef       	ldi	r24, 0xFF	; 255
 7ea:	08 95       	ret

000007ec <__mulsf3>:
 7ec:	0e 94 09 04 	call	0x812	; 0x812 <__mulsf3x>
 7f0:	0c 94 b7 03 	jmp	0x76e	; 0x76e <__fp_round>
 7f4:	0e 94 a9 03 	call	0x752	; 0x752 <__fp_pscA>
 7f8:	38 f0       	brcs	.+14     	; 0x808 <__mulsf3+0x1c>
 7fa:	0e 94 b0 03 	call	0x760	; 0x760 <__fp_pscB>
 7fe:	20 f0       	brcs	.+8      	; 0x808 <__mulsf3+0x1c>
 800:	95 23       	and	r25, r21
 802:	11 f0       	breq	.+4      	; 0x808 <__mulsf3+0x1c>
 804:	0c 94 a0 03 	jmp	0x740	; 0x740 <__fp_inf>
 808:	0c 94 a6 03 	jmp	0x74c	; 0x74c <__fp_nan>
 80c:	11 24       	eor	r1, r1
 80e:	0c 94 eb 03 	jmp	0x7d6	; 0x7d6 <__fp_szero>

00000812 <__mulsf3x>:
 812:	0e 94 c8 03 	call	0x790	; 0x790 <__fp_split3>
 816:	70 f3       	brcs	.-36     	; 0x7f4 <__mulsf3+0x8>

00000818 <__mulsf3_pse>:
 818:	95 9f       	mul	r25, r21
 81a:	c1 f3       	breq	.-16     	; 0x80c <__mulsf3+0x20>
 81c:	95 0f       	add	r25, r21
 81e:	50 e0       	ldi	r21, 0x00	; 0
 820:	55 1f       	adc	r21, r21
 822:	62 9f       	mul	r22, r18
 824:	f0 01       	movw	r30, r0
 826:	72 9f       	mul	r23, r18
 828:	bb 27       	eor	r27, r27
 82a:	f0 0d       	add	r31, r0
 82c:	b1 1d       	adc	r27, r1
 82e:	63 9f       	mul	r22, r19
 830:	aa 27       	eor	r26, r26
 832:	f0 0d       	add	r31, r0
 834:	b1 1d       	adc	r27, r1
 836:	aa 1f       	adc	r26, r26
 838:	64 9f       	mul	r22, r20
 83a:	66 27       	eor	r22, r22
 83c:	b0 0d       	add	r27, r0
 83e:	a1 1d       	adc	r26, r1
 840:	66 1f       	adc	r22, r22
 842:	82 9f       	mul	r24, r18
 844:	22 27       	eor	r18, r18
 846:	b0 0d       	add	r27, r0
 848:	a1 1d       	adc	r26, r1
 84a:	62 1f       	adc	r22, r18
 84c:	73 9f       	mul	r23, r19
 84e:	b0 0d       	add	r27, r0
 850:	a1 1d       	adc	r26, r1
 852:	62 1f       	adc	r22, r18
 854:	83 9f       	mul	r24, r19
 856:	a0 0d       	add	r26, r0
 858:	61 1d       	adc	r22, r1
 85a:	22 1f       	adc	r18, r18
 85c:	74 9f       	mul	r23, r20
 85e:	33 27       	eor	r19, r19
 860:	a0 0d       	add	r26, r0
 862:	61 1d       	adc	r22, r1
 864:	23 1f       	adc	r18, r19
 866:	84 9f       	mul	r24, r20
 868:	60 0d       	add	r22, r0
 86a:	21 1d       	adc	r18, r1
 86c:	82 2f       	mov	r24, r18
 86e:	76 2f       	mov	r23, r22
 870:	6a 2f       	mov	r22, r26
 872:	11 24       	eor	r1, r1
 874:	9f 57       	subi	r25, 0x7F	; 127
 876:	50 40       	sbci	r21, 0x00	; 0
 878:	9a f0       	brmi	.+38     	; 0x8a0 <__mulsf3_pse+0x88>
 87a:	f1 f0       	breq	.+60     	; 0x8b8 <__mulsf3_pse+0xa0>
 87c:	88 23       	and	r24, r24
 87e:	4a f0       	brmi	.+18     	; 0x892 <__mulsf3_pse+0x7a>
 880:	ee 0f       	add	r30, r30
 882:	ff 1f       	adc	r31, r31
 884:	bb 1f       	adc	r27, r27
 886:	66 1f       	adc	r22, r22
 888:	77 1f       	adc	r23, r23
 88a:	88 1f       	adc	r24, r24
 88c:	91 50       	subi	r25, 0x01	; 1
 88e:	50 40       	sbci	r21, 0x00	; 0
 890:	a9 f7       	brne	.-22     	; 0x87c <__mulsf3_pse+0x64>
 892:	9e 3f       	cpi	r25, 0xFE	; 254
 894:	51 05       	cpc	r21, r1
 896:	80 f0       	brcs	.+32     	; 0x8b8 <__mulsf3_pse+0xa0>
 898:	0c 94 a0 03 	jmp	0x740	; 0x740 <__fp_inf>
 89c:	0c 94 eb 03 	jmp	0x7d6	; 0x7d6 <__fp_szero>
 8a0:	5f 3f       	cpi	r21, 0xFF	; 255
 8a2:	e4 f3       	brlt	.-8      	; 0x89c <__mulsf3_pse+0x84>
 8a4:	98 3e       	cpi	r25, 0xE8	; 232
 8a6:	d4 f3       	brlt	.-12     	; 0x89c <__mulsf3_pse+0x84>
 8a8:	86 95       	lsr	r24
 8aa:	77 95       	ror	r23
 8ac:	67 95       	ror	r22
 8ae:	b7 95       	ror	r27
 8b0:	f7 95       	ror	r31
 8b2:	e7 95       	ror	r30
 8b4:	9f 5f       	subi	r25, 0xFF	; 255
 8b6:	c1 f7       	brne	.-16     	; 0x8a8 <__mulsf3_pse+0x90>
 8b8:	fe 2b       	or	r31, r30
 8ba:	88 0f       	add	r24, r24
 8bc:	91 1d       	adc	r25, r1
 8be:	96 95       	lsr	r25
 8c0:	87 95       	ror	r24
 8c2:	97 f9       	bld	r25, 7
 8c4:	08 95       	ret

000008c6 <__fp_cmp>:
 8c6:	99 0f       	add	r25, r25
 8c8:	00 08       	sbc	r0, r0
 8ca:	55 0f       	add	r21, r21
 8cc:	aa 0b       	sbc	r26, r26
 8ce:	e0 e8       	ldi	r30, 0x80	; 128
 8d0:	fe ef       	ldi	r31, 0xFE	; 254
 8d2:	16 16       	cp	r1, r22
 8d4:	17 06       	cpc	r1, r23
 8d6:	e8 07       	cpc	r30, r24
 8d8:	f9 07       	cpc	r31, r25
 8da:	c0 f0       	brcs	.+48     	; 0x90c <__stack+0xd>
 8dc:	12 16       	cp	r1, r18
 8de:	13 06       	cpc	r1, r19
 8e0:	e4 07       	cpc	r30, r20
 8e2:	f5 07       	cpc	r31, r21
 8e4:	98 f0       	brcs	.+38     	; 0x90c <__stack+0xd>
 8e6:	62 1b       	sub	r22, r18
 8e8:	73 0b       	sbc	r23, r19
 8ea:	84 0b       	sbc	r24, r20
 8ec:	95 0b       	sbc	r25, r21
 8ee:	39 f4       	brne	.+14     	; 0x8fe <__fp_cmp+0x38>
 8f0:	0a 26       	eor	r0, r26
 8f2:	61 f0       	breq	.+24     	; 0x90c <__stack+0xd>
 8f4:	23 2b       	or	r18, r19
 8f6:	24 2b       	or	r18, r20
 8f8:	25 2b       	or	r18, r21
 8fa:	21 f4       	brne	.+8      	; 0x904 <__stack+0x5>
 8fc:	08 95       	ret
 8fe:	0a 26       	eor	r0, r26
 900:	09 f4       	brne	.+2      	; 0x904 <__stack+0x5>
 902:	a1 40       	sbci	r26, 0x01	; 1
 904:	a6 95       	lsr	r26
 906:	8f ef       	ldi	r24, 0xFF	; 255
 908:	81 1d       	adc	r24, r1
 90a:	81 1d       	adc	r24, r1
 90c:	08 95       	ret

0000090e <_exit>:
 90e:	f8 94       	cli

00000910 <__stop_program>:
 910:	ff cf       	rjmp	.-2      	; 0x910 <__stop_program>
