import std.types.[bool, uint, int_range];

pub external module ram_single_port_sync(W: uint, H: uint) ports(
    clk: in clock,
    rst: in async bool,
    sync(clk, rst) {
        address: in int_range(0..H),
        write_data: in [W]bool,
        write_enable: in bool,
        read_data: out [W]bool,
    }
)
