

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_3'
================================================================
* Date:           Tue May 26 00:44:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2130|     2286| 6.390 us | 6.858 us |  2130|  2286|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 2  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 4  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 5  |       67|       67|         5|          1|          1|    64|    yes   |
        |- Loop 6  |       67|       67|         5|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 26 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 28 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 29 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 30 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 31 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 32 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 33 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 34 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = alloca [32 x i64], align 8" [multest.cc:244]   --->   Operation 35 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%z0_digits_data_V = alloca [64 x i64], align 8" [multest.cc:252]   --->   Operation 36 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%z2_digits_data_V = alloca [64 x i64], align 8" [multest.cc:254]   --->   Operation 37 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat = alloca [64 x i64], align 8"   --->   Operation 38 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add2_digits_data_V = alloca [64 x i64], align 8" [multest.cc:261]   --->   Operation 39 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%z1_digits_data_V = alloca [64 x i64], align 8" [multest.cc:263]   --->   Operation 40 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%icmp_ln246 = icmp eq i6 %i_0, -32" [multest.cc:246]   --->   Operation 43 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%i = add i6 %i_0, 1" [multest.cc:246]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.preheader270.preheader, label %2" [multest.cc:246]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i6 %i_0 to i64" [multest.cc:246]   --->   Operation 47 'zext' 'zext_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 48 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 49 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln246)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (0.95ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 50 'br' <Predicate = (icmp_ln246)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 51 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 51 'load' 'lhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_3 = getelementptr [32 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 52 'getelementptr' 'lhs0_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_3, align 8" [multest.cc:246]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [32 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 54 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:246]   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.26>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_16, %3 ], [ 0, %.preheader270.preheader ]"   --->   Operation 57 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.82ns)   --->   "%icmp_ln247 = icmp eq i6 %i1_0, -32" [multest.cc:247]   --->   Operation 58 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 59 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.02ns)   --->   "%i_16 = add i6 %i1_0, 1" [multest.cc:247]   --->   Operation 60 'add' 'i_16' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %.preheader269.preheader, label %3" [multest.cc:247]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.49ns)   --->   "%xor_ln247 = xor i6 %i1_0, -32" [multest.cc:247]   --->   Operation 62 'xor' 'xor_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i6 %xor_ln247 to i64" [multest.cc:247]   --->   Operation 63 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_5 = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln247_1" [multest.cc:247]   --->   Operation 64 'getelementptr' 'lhs_digits_data_V_ad_5' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_5 = load i64* %lhs_digits_data_V_ad_5, align 8" [multest.cc:247]   --->   Operation 65 'load' 'lhs_digits_data_V_lo_5' <Predicate = (!icmp_ln247)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 66 [1/1] (0.95ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 66 'br' <Predicate = (icmp_ln247)> <Delay = 0.95>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 67 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_5 = load i64* %lhs_digits_data_V_ad_5, align 8" [multest.cc:247]   --->   Operation 67 'load' 'lhs_digits_data_V_lo_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %i1_0 to i64" [multest.cc:247]   --->   Operation 68 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_3 = getelementptr [32 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 69 'getelementptr' 'lhs1_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_5, i64* %lhs1_tmp_digits_data_3, align 8" [multest.cc:247]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [32 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 71 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_5, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:247]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ %i_17, %4 ], [ 0, %.preheader269.preheader ]"   --->   Operation 74 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.82ns)   --->   "%icmp_ln248 = icmp eq i6 %i2_0, -32" [multest.cc:248]   --->   Operation 75 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 76 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.02ns)   --->   "%i_17 = add i6 %i2_0, 1" [multest.cc:248]   --->   Operation 77 'add' 'i_17' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %.preheader268.preheader, label %4" [multest.cc:248]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i6 %i2_0 to i64" [multest.cc:248]   --->   Operation 79 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 80 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 81 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln248)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 82 'br' <Predicate = (icmp_ln248)> <Delay = 0.95>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 83 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 83 'load' 'rhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_3 = getelementptr [32 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 84 'getelementptr' 'rhs0_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_3, align 8" [multest.cc:248]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [32 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 86 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:248]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.26>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%i3_0 = phi i6 [ %i_18, %5 ], [ 0, %.preheader268.preheader ]"   --->   Operation 89 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.82ns)   --->   "%icmp_ln249 = icmp eq i6 %i3_0, -32" [multest.cc:249]   --->   Operation 90 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 91 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.02ns)   --->   "%i_18 = add i6 %i3_0, 1" [multest.cc:249]   --->   Operation 92 'add' 'i_18' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %._crit_edge, label %5" [multest.cc:249]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.49ns)   --->   "%xor_ln249 = xor i6 %i3_0, -32" [multest.cc:249]   --->   Operation 94 'xor' 'xor_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i6 %xor_ln249 to i64" [multest.cc:249]   --->   Operation 95 'zext' 'zext_ln249_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_5 = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln249_1" [multest.cc:249]   --->   Operation 96 'getelementptr' 'rhs_digits_data_V_ad_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_5 = load i64* %rhs_digits_data_V_ad_5, align 8" [multest.cc:249]   --->   Operation 97 'load' 'rhs_digits_data_V_lo_5' <Predicate = (!icmp_ln249)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 98 [2/2] (0.95ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, [64 x i64]* %z0_digits_data_V)" [multest.cc:253]   --->   Operation 98 'call' 'z0_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [2/2] (0.95ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, [64 x i64]* %z2_digits_data_V)" [multest.cc:255]   --->   Operation 99 'call' 'z2_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 100 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, [64 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 100 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 101 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_5 = load i64* %rhs_digits_data_V_ad_5, align 8" [multest.cc:249]   --->   Operation 101 'load' 'rhs_digits_data_V_lo_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 1.76>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i6 %i3_0 to i64" [multest.cc:249]   --->   Operation 102 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_3 = getelementptr [32 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 103 'getelementptr' 'rhs1_tmp_digits_data_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_5, i64* %rhs1_tmp_digits_data_3, align 8" [multest.cc:249]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [32 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 105 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_5, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:249]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 1.49>
ST_14 : Operation 108 [1/2] (1.49ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs0_digits_data_V, i2 0, [32 x i64]* %rhs0_digits_data_V, [64 x i64]* %z0_digits_data_V)" [multest.cc:253]   --->   Operation 108 'call' 'z0_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 109 [1/2] (1.49ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.4(i2 0, [32 x i64]* %lhs1_digits_data_V, i2 0, [32 x i64]* %rhs1_digits_data_V, [64 x i64]* %z2_digits_data_V)" [multest.cc:255]   --->   Operation 109 'call' 'z2_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 110 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([32 x i64]* %lhs0_tmp_digits_data, [32 x i64]* %lhs1_tmp_digits_data, [32 x i64]* %rhs0_tmp_digits_data, [32 x i64]* %rhs1_tmp_digits_data, [64 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 110 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:257]   --->   Operation 111 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.95>

State 15 <SV = 6> <Delay = 1.76>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_24 ], [ 0, %._crit_edge ]" [multest.cc:59->multest.cc:262]   --->   Operation 113 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ %i_19, %hls_label_24 ], [ 0, %._crit_edge ]"   --->   Operation 114 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i7 %i_0_i, -64" [multest.cc:51->multest.cc:262]   --->   Operation 115 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 116 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.10ns)   --->   "%i_19 = add i7 %i_0_i, 1" [multest.cc:51->multest.cc:262]   --->   Operation 117 'add' 'i_19' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit", label %hls_label_24" [multest.cc:51->multest.cc:262]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %i_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 119 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [64 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:262]   --->   Operation 120 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 121 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [64 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:262]   --->   Operation 122 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 123 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 123 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 16 <SV = 7> <Delay = 1.76>
ST_16 : Operation 124 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 124 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 125 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 125 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 17 <SV = 8> <Delay = 1.64>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:57->multest.cc:262]   --->   Operation 126 'zext' 'zext_ln209' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i65" [multest.cc:56->multest.cc:262]   --->   Operation 127 'zext' 'zext_ln700' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:57->multest.cc:262]   --->   Operation 128 'add' 'add_ln700' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 1.64>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %p_088_0_i to i66" [multest.cc:51->multest.cc:262]   --->   Operation 129 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i2 %p_088_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 130 'zext' 'zext_ln700_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i65 %add_ln700 to i66" [multest.cc:57->multest.cc:262]   --->   Operation 131 'zext' 'zext_ln700_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_25, %zext_ln51" [multest.cc:57->multest.cc:262]   --->   Operation 132 'add' 'tmp_V' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_13 = add i64 %z2_digits_data_V_loa, %zext_ln700_24" [multest.cc:58->multest.cc:262]   --->   Operation 133 'add' 'add_ln209_13' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 134 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_13, %z0_digits_data_V_loa" [multest.cc:58->multest.cc:262]   --->   Operation 134 'add' 'add_ln209' <Predicate = (!icmp_ln51)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:59->multest.cc:262]   --->   Operation 135 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.76>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [multest.cc:52->multest.cc:262]   --->   Operation 136 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:262]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [64 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:262]   --->   Operation 138 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %add2_digits_data_V_a, align 8" [multest.cc:58->multest.cc:262]   --->   Operation 139 'store' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_i)" [multest.cc:60->multest.cc:262]   --->   Operation 140 'specregionend' 'empty_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 141 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.81>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %p_088_0_i to i6" [multest.cc:61->multest.cc:262]   --->   Operation 142 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %z0_tmp_bits to i5" [multest.cc:61->multest.cc:262]   --->   Operation 143 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i4 %z2_tmp_bits to i5" [multest.cc:61->multest.cc:262]   --->   Operation 144 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.87ns)   --->   "%add_ln61 = add i5 %zext_ln61_2, %zext_ln61_1" [multest.cc:61->multest.cc:262]   --->   Operation 145 'add' 'add_ln61' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i5 %add_ln61 to i6" [multest.cc:61->multest.cc:262]   --->   Operation 146 'zext' 'zext_ln61_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln61, %zext_ln61_8" [multest.cc:61->multest.cc:262]   --->   Operation 147 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i6 %add2_tmp_bits to i7" [multest.cc:61->multest.cc:262]   --->   Operation 148 'zext' 'zext_ln61_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.95ns)   --->   "br label %.preheader.i2"   --->   Operation 149 'br' <Predicate = true> <Delay = 0.95>

State 21 <SV = 8> <Delay = 1.76>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp, %hls_label_25 ], [ false, %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit" ]" [multest.cc:81->multest.cc:264]   --->   Operation 150 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i7 [ %i_20, %hls_label_25 ], [ 0, %"add_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit" ]"   --->   Operation 151 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i7 %i_0_i1, -64" [multest.cc:74->multest.cc:264]   --->   Operation 152 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 153 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (1.10ns)   --->   "%i_20 = add i7 %i_0_i1, 1" [multest.cc:74->multest.cc:264]   --->   Operation 154 'add' 'i_20' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<64, 64>, Bignum<64, 64> >.exit", label %hls_label_25" [multest.cc:74->multest.cc:264]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %i_0_i1 to i64" [multest.cc:77->multest.cc:264]   --->   Operation 156 'zext' 'zext_ln77' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_5 = getelementptr [64 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln77" [multest.cc:77->multest.cc:264]   --->   Operation 157 'getelementptr' 'cross_mul_digits_dat_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 158 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_6 = load i64* %cross_mul_digits_dat_5, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 158 'load' 'cross_mul_digits_dat_6' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_3 = getelementptr [64 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:78->multest.cc:264]   --->   Operation 159 'getelementptr' 'add2_digits_data_V_a_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_3, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 160 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 22 <SV = 9> <Delay = 1.76>
ST_22 : Operation 161 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_6 = load i64* %cross_mul_digits_dat_5, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 161 'load' 'cross_mul_digits_dat_6' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_22 : Operation 162 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_3, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 162 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 23 <SV = 10> <Delay = 1.64>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_6 to i65" [multest.cc:77->multest.cc:264]   --->   Operation 163 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:78->multest.cc:264]   --->   Operation 164 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (1.64ns)   --->   "%tmp_V_10 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:78->multest.cc:264]   --->   Operation 165 'sub' 'tmp_V_10' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 1.64>
ST_24 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_11)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:79->multest.cc:264]   --->   Operation 166 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%select_ln701_3 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:79->multest.cc:264]   --->   Operation 167 'select' 'select_ln701_3' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_15)   --->   "%trunc_ln701 = trunc i65 %tmp_V_10 to i64" [multest.cc:79->multest.cc:264]   --->   Operation 168 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_11 = add i65 %select_ln701, %tmp_V_10" [multest.cc:79->multest.cc:264]   --->   Operation 169 'add' 'tmp_V_11' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_11, i32 64)" [multest.cc:81->multest.cc:264]   --->   Operation 170 'bitselect' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_15 = add i64 %trunc_ln701, %select_ln701_3" [multest.cc:84->multest.cc:264]   --->   Operation 171 'add' 'add_ln700_15' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [multest.cc:75->multest.cc:264]   --->   Operation 172 'specregionbegin' 'tmp_i3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:76->multest.cc:264]   --->   Operation 173 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [64 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:85->multest.cc:264]   --->   Operation 174 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (1.76ns)   --->   "store i64 %add_ln700_15, i64* %z1_digits_data_V_add, align 8" [multest.cc:85->multest.cc:264]   --->   Operation 175 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_i3)" [multest.cc:91->multest.cc:264]   --->   Operation 176 'specregionend' 'empty_44' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [multest.cc:74->multest.cc:264]   --->   Operation 177 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 1.97>
ST_26 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%empty_45 = select i1 %op2_assign, i5 -1, i5 0" [multest.cc:81->multest.cc:264]   --->   Operation 178 'select' 'empty_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln92 = add i5 %empty_45, %zext_ln257" [multest.cc:92->multest.cc:264]   --->   Operation 179 'add' 'add_ln92' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i5 %add_ln92 to i7" [multest.cc:92->multest.cc:264]   --->   Operation 180 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln92, %zext_ln61_9" [multest.cc:92->multest.cc:264]   --->   Operation 181 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([64 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [64 x i64]* %z1_digits_data_V, [64 x i64]* %z2_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O([64 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [64 x i64]* %z1_digits_data_V, [64 x i64]* %z2_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 184 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:246) [19]  (0.952 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:246) [19]  (0 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad', multest.cc:246) [26]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo', multest.cc:246) on array 'lhs_digits_data_V' [27]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo', multest.cc:246) on array 'lhs_digits_data_V' [27]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('lhs0_tmp_digits_data_3', multest.cc:246) [28]  (0 ns)
	'store' operation ('store_ln246', multest.cc:246) of variable 'lhs_digits_data_V_lo', multest.cc:246 on array 'lhs0_tmp.digits.data.V', multest.cc:244 [29]  (1.77 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:247) [36]  (0 ns)
	'xor' operation ('xor_ln247', multest.cc:247) [43]  (0.498 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad_5', multest.cc:247) [45]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo_5', multest.cc:247) on array 'lhs_digits_data_V' [46]  (1.77 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo_5', multest.cc:247) on array 'lhs_digits_data_V' [46]  (1.77 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('lhs1_tmp_digits_data_3', multest.cc:247) [47]  (0 ns)
	'store' operation ('store_ln247', multest.cc:247) of variable 'lhs_digits_data_V_lo_5', multest.cc:247 on array 'lhs1_tmp.digits.data.V', multest.cc:244 [48]  (1.77 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:248) [55]  (0 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad', multest.cc:248) [62]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo', multest.cc:248) on array 'rhs_digits_data_V' [63]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo', multest.cc:248) on array 'rhs_digits_data_V' [63]  (1.77 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('rhs0_tmp_digits_data_3', multest.cc:248) [64]  (0 ns)
	'store' operation ('store_ln248', multest.cc:248) of variable 'rhs_digits_data_V_lo', multest.cc:248 on array 'rhs0_tmp.digits.data.V', multest.cc:244 [65]  (1.77 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:249) [72]  (0 ns)
	'xor' operation ('xor_ln249', multest.cc:249) [79]  (0.498 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad_5', multest.cc:249) [81]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo_5', multest.cc:249) on array 'rhs_digits_data_V' [82]  (1.77 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo_5', multest.cc:249) on array 'rhs_digits_data_V' [82]  (1.77 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('rhs1_tmp_digits_data_3', multest.cc:249) [83]  (0 ns)
	'store' operation ('store_ln249', multest.cc:249) of variable 'rhs_digits_data_V_lo_5', multest.cc:249 on array 'rhs1_tmp.digits.data.V', multest.cc:244 [84]  (1.77 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'call' operation ('z0_tmp_bits', multest.cc:253) to 'karastuba_mul_templa.4' [89]  (1.49 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:51->multest.cc:262) [96]  (0 ns)
	'getelementptr' operation ('z0_digits_data_V_add', multest.cc:56->multest.cc:262) [106]  (0 ns)
	'load' operation ('z0_digits_data_V_loa', multest.cc:56->multest.cc:262) on array 'z0.digits.data.V', multest.cc:252 [107]  (1.77 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	'load' operation ('z0_digits_data_V_loa', multest.cc:56->multest.cc:262) on array 'z0.digits.data.V', multest.cc:252 [107]  (1.77 ns)

 <State 17>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700', multest.cc:57->multest.cc:262) [113]  (1.64 ns)

 <State 18>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:57->multest.cc:262) [115]  (1.64 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('add2_digits_data_V_a', multest.cc:58->multest.cc:262) [118]  (0 ns)
	'store' operation ('store_ln58', multest.cc:58->multest.cc:262) of variable 'add_ln209', multest.cc:58->multest.cc:262 on array 'add2.digits.data.V', multest.cc:261 [119]  (1.77 ns)

 <State 20>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln61', multest.cc:61->multest.cc:262) [127]  (0.87 ns)
	'add' operation ('w.tmp_bits', multest.cc:61->multest.cc:262) [129]  (0.948 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:74->multest.cc:264) [134]  (0 ns)
	'getelementptr' operation ('cross_mul_digits_dat_5', multest.cc:77->multest.cc:264) [143]  (0 ns)
	'load' operation ('cross_mul_digits_dat_6', multest.cc:77->multest.cc:264) on array 'cross_mul_digits_dat' [144]  (1.77 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	'load' operation ('cross_mul_digits_dat_6', multest.cc:77->multest.cc:264) on array 'cross_mul_digits_dat' [144]  (1.77 ns)

 <State 23>: 1.64ns
The critical path consists of the following:
	'sub' operation ('tmp.V', multest.cc:78->multest.cc:264) [149]  (1.64 ns)

 <State 24>: 1.64ns
The critical path consists of the following:
	'select' operation ('select_ln701', multest.cc:79->multest.cc:264) [150]  (0 ns)
	'add' operation ('tmp.V', multest.cc:79->multest.cc:264) [153]  (1.64 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('z1_digits_data_V_add', multest.cc:85->multest.cc:264) [156]  (0 ns)
	'store' operation ('store_ln85', multest.cc:85->multest.cc:264) of variable 'add_ln700_15', multest.cc:84->multest.cc:264 on array 'z1.digits.data.V', multest.cc:263 [157]  (1.77 ns)

 <State 26>: 1.97ns
The critical path consists of the following:
	'select' operation ('empty_45', multest.cc:81->multest.cc:264) [161]  (0 ns)
	'add' operation ('add_ln92', multest.cc:92->multest.cc:264) [162]  (0.948 ns)
	'sub' operation ('w.tmp_bits', multest.cc:92->multest.cc:264) [164]  (1.03 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
