<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>ppc7400</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(1526, true);
</script>
<a name="label11254"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic298.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic300.html">Next</a></span></p>
<h3 class="jdocu">ppc7400</h3 class="jdocu">


<a name="label11255"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2790">ppc7400</a>, <a class="jdocu" href="topic14.html#label2792">ppc7400-turbo</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>ppc7400</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic530.html#label17948">simple_interrupt</a>, <a class="jdocu" href="topic498.html#label17737">exception</a>, <a class="jdocu" href="topic503.html#label17750">int_register</a>, <a class="jdocu" href="topic522.html#label17816">ppc</a>, <a class="jdocu" href="topic523.html#label17819">processor</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>


<dt class="jdocu_di"><b>Ports</b></dt><dd class="jdocu_di">
SRESET (<a class="jdocu" href="topic529.html#label17946">signal</a>), HRESET (<a class="jdocu" href="topic529.html#label17946">signal</a>)</dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


ppc7400 processor simulation

</dd>

</dl>
<a name="label11256"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>address_width</i></b></dt><a name="label11257"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
(<i>phys-bits</i>, <i>virt-bits</i>) Number of bits in physical and virtual addresses.</dd></dl>
<dl><dt><b><i>aprof_views</i></b></dt><a name="label11258"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>[[o,i]*]</b>.
<p>
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</dd></dl>
<dl><dt><b><i>architecture</i></b></dt><a name="label11259"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Implemented architecture (ppc32)</dd></dl>
<dl><dt><b><i>available_timebase_modes</i></b></dt><a name="label11260"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>[s*]</b>.
<p>
Lists all available timebase modes (except the default 'null' mode)</dd></dl>
<dl><dt><b><i>bamr</i></b></dt><a name="label11261"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Breakpoint address mask register</dd></dl>
<dl><dt><b><i>big_endian</i></b></dt><a name="label11262"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
This attribute is TRUE if the processor uses big-endian byte order and FALSE if it uses little-endian.</dd></dl>
<dl><dt><b><i>branch_prof_support</i></b></dt><a name="label11263"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>b</b>.
<p>
True if this processor supports branch profiling in <tt>-stall</tt> mode, false otherwise.</dd></dl>
<dl><dt><b><i>cpu_group</i></b></dt><a name="label11264"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
The group that this processor belongs to. A cpu group is a collection if cpus that may share memory and/or send interrupts between them. The group must implement the "cpu_group"interface and the ppc-broadcast-businterface.</dd></dl>
<dl><dt><b><i>cr</i></b></dt><a name="label11265"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Condition register</dd></dl>
<dl><dt><b><i>ctr</i></b></dt><a name="label11266"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Counter register</dd></dl>
<dl><dt><b><i>current_context</i></b></dt><a name="label11267"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Current context object.</dd></dl>
<dl><dt><b><i>cycle_fractions</i></b></dt><a name="label11268"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Modeling parameter related to processor scheduling.</dd></dl>
<dl><dt><b><i>cycles</i></b></dt><a name="label11269"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Time measured in cycles from machine start.</dd></dl>
<dl><dt><b><i>dabr</i></b></dt><a name="label11270"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data Address Breakpoint Register</dd></dl>
<dl><dt><b><i>dar</i></b></dt><a name="label11271"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data address register</dd></dl>
<dl><dt><b><i>dbat</i></b></dt><a name="label11272"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>[[ii]*]</b>.
<p>
((du0,dl0), (du1,dl2),...(du3,dl3)) List for accessing all DBATs</dd></dl>
<dl><dt><b><i>dbat0l</i></b></dt><a name="label11273"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT lower 0</dd></dl>
<dl><dt><b><i>dbat0u</i></b></dt><a name="label11274"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT upper 0</dd></dl>
<dl><dt><b><i>dbat1l</i></b></dt><a name="label11275"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT lower 1</dd></dl>
<dl><dt><b><i>dbat1u</i></b></dt><a name="label11276"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT upper 1</dd></dl>
<dl><dt><b><i>dbat2l</i></b></dt><a name="label11277"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT lower 2</dd></dl>
<dl><dt><b><i>dbat2u</i></b></dt><a name="label11278"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT upper 2</dd></dl>
<dl><dt><b><i>dbat3l</i></b></dt><a name="label11279"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT lower 3</dd></dl>
<dl><dt><b><i>dbat3u</i></b></dt><a name="label11280"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Data BAT upper 3</dd></dl>
<dl><dt><b><i>dbg_compile_block</i></b></dt><a name="label11281"></a><dd><b>Pseudo</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Force compile of block.</dd></dl>
<dl><dt><b><i>dcache</i></b></dt><a name="label11282"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
Cache object affected by data cache control instructions.</dd></dl>
<dl><dt><b><i>dec</i></b></dt><a name="label11283"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Decrementer register</dd></dl>
<dl><dt><b><i>dec_remainder</i></b></dt><a name="label11284"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Decrementer remainder</dd></dl>
<dl><dt><b><i>do_allocate_target_registers</i></b></dt><a name="label11285"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Target register allocation enable.</dd></dl>
<dl><dt><b><i>do_reissue</i></b></dt><a name="label11286"></a><dd><b>Session</b> attribute; <b>write-only</b> access; type: <b>Integer</b>.
<p>
Obsolete attribute that was used to keep information about the current memory transaction if is_stalling is set.</dd></dl>
<dl><dt><b><i>dsisr</i></b></dt><a name="label11287"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
DSI source register</dd></dl>
<dl><dt><b><i>dtlb</i></b></dt><a name="label11288"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[[iiiii]{2}]*]</b>.
<p>
(((<i>valid0</i>, <i>lru0</i>, <i>tag0</i>, <i>eapi0</i>, <i>pte0</i>), (<i>valid1</i>, <i>lru1</i>, <i>tag1</i>, <i>eapi1</i>, <i>pte1</i>)), ...) Data TLB</dd></dl>
<dl><dt><b><i>ear</i></b></dt><a name="label11289"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
External access register</dd></dl>
<dl><dt><b><i>enabled_flag</i></b></dt><a name="label11290"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl>
<dl><dt><b><i>event_desc</i></b></dt><a name="label11291"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; ; <b>integer</b> indexed;  indexed type: <b>[[o|n,s,i]*]</b>.
<p>
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl>
<dl><dt><b><i>fprs</i></b></dt><a name="label11292"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{32}]</b>; <b>integer</b> indexed;  indexed type: <b>Integer</b>.
<p>
(f0, f1, ..., f31) Floating-point registers</dd></dl>
<dl><dt><b><i>fpscr</i></b></dt><a name="label11293"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Floating-point condition register</dd></dl>
<dl><dt><b><i>freq_mhz</i></b></dt><a name="label11294"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>i|f</b>.
<p>
Processor clock frequency in MHz.</dd></dl>
<dl><dt><b><i>gprs</i></b></dt><a name="label11295"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{32}]</b>; <b>integer</b> indexed;  indexed type: <b>Integer</b>.
<p>
(r0, r1, ..., r31) General purpose registers</dd></dl>
<dl><dt><b><i>halt_steps</i></b></dt><a name="label11296"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Number of steps spent waiting in nap/doze mode.</dd></dl>
<dl><dt><b><i>hid0</i></b></dt><a name="label11297"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Hardware implementation register 0</dd></dl>
<dl><dt><b><i>hid1</i></b></dt><a name="label11298"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Hardware implementation register 1</dd></dl>
<dl><dt><b><i>host_floating_point_enable</i></b></dt><a name="label11299"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
Use host floating point hardware when set to non-zero. This mode is currently only available for 32-bit x86 machines with SSE and SSE2. Supported instructions are <i>fabs</i>, <i>fnabs</i>, <i>fneg</i>, <i>fmr</i>, <i>fadd</i>, <i>fadds</i>, <i>fdiv</i>, <i>fdivs</i>, <i>fmul</i>, <i>fmuls</i>, <i>fsub</i>, <i>fubs</i>, <i>fmadd</i>, <i>fmadds</i>, <i>fmsub</i>, <i>fmsubs</i>, <i>fnmadd</i>, <i>fnmadds</i>, <i>fnmsub</i>, and <i>fnmsubs</i>. The remaining instructions are emulated in software.
<p>
Known Limitations:
<b>Indeterminism:</b> The simulation can be indeterministic when enabling this mode.
<b>NaNs:</b> The calculated result contains incorrect NaN when more than one operand contain NaNs.
<b>FPSCR:</b> Only a subset of the FPSCR bits are set correctly. Supported bits are OX, UX, ZX, XX, FI, and FPRF. FX and FEX may be correct if they are generated from the supported bits. Some FPSCR bit can be incorrect for multiply-add/sub instructions.</dd></dl>
<dl><dt><b><i>iabr</i></b></dt><a name="label11300"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction Address Breakpoint Register</dd></dl>
<dl><dt><b><i>ibat</i></b></dt><a name="label11301"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>[[ii]*]</b>.
<p>
((iu0,il0), (iu1,il2),...(iu3,il3)) List for accessing all IBATs</dd></dl>
<dl><dt><b><i>ibat0l</i></b></dt><a name="label11302"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT lower 0</dd></dl>
<dl><dt><b><i>ibat0u</i></b></dt><a name="label11303"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT upper 0</dd></dl>
<dl><dt><b><i>ibat1l</i></b></dt><a name="label11304"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT lower 1</dd></dl>
<dl><dt><b><i>ibat1u</i></b></dt><a name="label11305"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT upper 1</dd></dl>
<dl><dt><b><i>ibat2l</i></b></dt><a name="label11306"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT lower 2</dd></dl>
<dl><dt><b><i>ibat2u</i></b></dt><a name="label11307"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT upper 2</dd></dl>
<dl><dt><b><i>ibat3l</i></b></dt><a name="label11308"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT lower 3</dd></dl>
<dl><dt><b><i>ibat3u</i></b></dt><a name="label11309"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction BAT upper 3</dd></dl>
<dl><dt><b><i>icache</i></b></dt><a name="label11310"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
Cache object affected by instruction cache control instructions.</dd></dl>
<dl><dt><b><i>ictc</i></b></dt><a name="label11311"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction Cache Throttling Control Register</dd></dl>
<dl><dt><b><i>imprecise_fp_exceptions_enable</i></b></dt><a name="label11312"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
Enable imprecise floating point exceptions when MSR[FE0 FE1] is set to imprecise non-recoverable exceptions.</dd></dl>
<dl><dt><b><i>in_sleep_state</i></b></dt><a name="label11313"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Non-zero if CPU is in nap/doze mode.</dd></dl>
<dl><dt><b><i>instruction_fetch_line_size</i></b></dt><a name="label11314"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Instruction fetch line size for this processor.</dd></dl>
<dl><dt><b><i>instruction_fetch_mode</i></b></dt><a name="label11315"></a><dd><b>Session</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
Instruction fetch mode</dd></dl>
<dl><dt><b><i>is_stalling</i></b></dt><a name="label11316"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl>
<dl><dt><b><i>itlb</i></b></dt><a name="label11317"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[[iiiii]{2}]*]</b>.
<p>
(((<i>valid0</i>, <i>lru0</i>, <i>tag0</i>, <i>eapi0</i>, <i>pte0</i>), (<i>valid1</i>, <i>lru1</i>, <i>tag1</i>, <i>eapi1</i>, <i>pte1</i>)), ...) Instruction TLB</dd></dl>
<dl><dt><b><i>l2cr</i></b></dt><a name="label11318"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
L2 Control Register</dd></dl>
<dl><dt><b><i>lock_granularity</i></b></dt><a name="label11319"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Lock granularity of atomic instructions</dd></dl>
<dl><dt><b><i>lr</i></b></dt><a name="label11320"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Link register</dd></dl>
<dl><dt><b><i>lsq_enabled</i></b></dt><a name="label11321"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
When non-zero, the internal load/store queue is enabled. Only applicable if ooo-mode is "micro-architecture"</dd></dl>
<dl><dt><b><i>mai_debug</i></b></dt><a name="label11322"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
(internal) Set debug file for MAI</dd></dl>
<dl><dt><b><i>memory_profiling_granularity_log2</i></b></dt><a name="label11323"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Base 2 logarithm of memory profiling granularity.</dd></dl>
<dl><dt><b><i>min_cacheline_size</i></b></dt><a name="label11324"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl>
<dl><dt><b><i>mmcr0</i></b></dt><a name="label11325"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Monitor Control 0</dd></dl>
<dl><dt><b><i>mmcr1</i></b></dt><a name="label11326"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Monitor Control 1</dd></dl>
<dl><dt><b><i>mmcr2</i></b></dt><a name="label11327"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Monitor Control 2</dd></dl>
<dl><dt><b><i>mode_counters</i></b></dt><a name="label11328"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[sii]*]</b>.
<p>
((<i>name</i>, <i>user-value</i>, <i>supervisor-value</i>), ...) List of per-mode counters.</dd></dl>
<dl><dt><b><i>msr</i></b></dt><a name="label11329"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Machine state register</dd></dl>
<dl><dt><b><i>msr_bit_names</i></b></dt><a name="label11330"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[s*]</b>.
<p>
(bit0name, bit1name... bit32/64name) of the names for each MSR bit defined on this PowerPC processor. Bits not defined are names with an empty string</dd></dl>
<dl><dt><b><i>msscr0</i></b></dt><a name="label11331"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Memory subsystem control register</dd></dl>
<dl><dt><b><i>ooo_mode</i></b></dt><a name="label11332"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"in-order" or "micro-architecture".</dd></dl>
<dl><dt><b><i>pc</i></b></dt><a name="label11333"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Program counter</dd></dl>
<dl><dt><b><i>pending_exceptions</i></b></dt><a name="label11334"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[s*]</b>.
<p>
List of pending exceptions</dd></dl>
<dl><dt><b><i>pending_irq_name</i></b></dt><a name="label11335"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>String</b>.
<p>
Name of an interrupt just about to be taken handled</dd></dl>
<dl><dt><b><i>physical_memory</i></b></dt><a name="label11336"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Physical memory space. Must implement both the memory-space and the breakpoint interface.</dd></dl>
<dl><dt><b><i>pir</i></b></dt><a name="label11337"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Processor ID</dd></dl>
<dl><dt><b><i>pmc1</i></b></dt><a name="label11338"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Performance Counter 1</dd></dl>
<dl><dt><b><i>pmc2</i></b></dt><a name="label11339"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Performance Counter 2</dd></dl>
<dl><dt><b><i>pmc3</i></b></dt><a name="label11340"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Performance Counter 3</dd></dl>
<dl><dt><b><i>pmc4</i></b></dt><a name="label11341"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Performance Counter 4</dd></dl>
<dl><dt><b><i>processor_number</i></b></dt><a name="label11342"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Simics internal processor number for this CPU. Each processor must have a unique processor number. This attribute can only be set as part of an initial configuration.</dd></dl>
<dl><dt><b><i>pvr</i></b></dt><a name="label11343"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Processor version </dd></dl>
<dl><dt><b><i>reservation_address</i></b></dt><a name="label11344"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Atomic reservation address</dd></dl>
<dl><dt><b><i>reservation_size</i></b></dt><a name="label11345"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>Integer</b>.
<p>
Atomic reservation block size</dd></dl>
<dl><dt><b><i>reserve</i></b></dt><a name="label11346"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Atomic reservation</dd></dl>
<dl><dt><b><i>sdr1</i></b></dt><a name="label11347"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Storage Description Register</dd></dl>
<dl><dt><b><i>siar</i></b></dt><a name="label11348"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Sampled Instruction Address</dd></dl>
<dl><dt><b><i>spr_list</i></b></dt><a name="label11349"></a><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <b>[[issiiiiiiiiii]*]</b>.
<p>
List of defined SPRs.</dd></dl>
<dl><dt><b><i>sprg0</i></b></dt><a name="label11350"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Provided for OS use</dd></dl>
<dl><dt><b><i>sprg1</i></b></dt><a name="label11351"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Provided for OS use</dd></dl>
<dl><dt><b><i>sprg2</i></b></dt><a name="label11352"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Provided for OS use</dd></dl>
<dl><dt><b><i>sprg3</i></b></dt><a name="label11353"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Provided for OS use</dd></dl>
<dl><dt><b><i>sr</i></b></dt><a name="label11354"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[i{16}]</b>; <b>integer</b> indexed;  indexed type: <b>Integer</b>.
<p>
(sr0, sr1,.., sr15) Segment registers</dd></dl>
<dl><dt><b><i>srr0</i></b></dt><a name="label11355"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Machine save/restore register 0</dd></dl>
<dl><dt><b><i>srr1</i></b></dt><a name="label11356"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Machine save/restore register 1</dd></dl>
<dl><dt><b><i>stall_time</i></b></dt><a name="label11357"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The number of cycles the processor will stall</dd></dl>
<dl><dt><b><i>stalling_info</i></b></dt><a name="label11358"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
If is_stalling is set, this contains information about the current memory operation.</dd></dl>
<dl><dt><b><i>stc_cache_w</i></b></dt><a name="label11359"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>b</b>.
<p>
If set, memory mapped with W=1 will be cached in the STC, making access faster but slowing access for instructions which would trap when W=1. This is for improving simulator performance and should have no other effect.</dd></dl>
<dl><dt><b><i>step_per_cycle_mode</i></b></dt><a name="label11360"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>String</b>.
<p>
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl>
<dl><dt><b><i>step_queue</i></b></dt><a name="label11361"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>step_rate</i></b></dt><a name="label11362"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iii]</b>.
<p>
(<i>q</i>, <i>p</i>, <i>r</i>) where <i>q</i>/<i>p</i> is the step per cycle rate, <i>p</i> is a power of 2 and <i>r</i> indicates how much of a cycle that the current step has  consumed.</dd></dl>
<dl><dt><b><i>steps</i></b></dt><a name="label11363"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Number steps executed since machine start.</dd></dl>
<dl><dt><b><i>tbl</i></b></dt><a name="label11364"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Timebase lower register</dd></dl>
<dl><dt><b><i>tbu</i></b></dt><a name="label11365"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Timebase upper register</dd></dl>
<dl><dt><b><i>temperature</i></b></dt><a name="label11366"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Temperature of the processor (C)</dd></dl>
<dl><dt><b><i>thrm1</i></b></dt><a name="label11367"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Thermal Assist Unit Register 1</dd></dl>
<dl><dt><b><i>thrm2</i></b></dt><a name="label11368"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Thermal Assist Unit Register 2</dd></dl>
<dl><dt><b><i>thrm3</i></b></dt><a name="label11369"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Thermal Assist Unit Register 3</dd></dl>
<dl><dt><b><i>time_queue</i></b></dt><a name="label11370"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[o|n,a,s,i]*]</b>.
<p>
((<i>object</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events. <i>object</i> must implement the event_poster interface.</dd></dl>
<dl><dt><b><i>timebase_freq_mhz</i></b></dt><a name="label11371"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>i|f</b>.
<p>
Frequency (in MHz) for time base update</dd></dl>
<dl><dt><b><i>timebase_mode</i></b></dt><a name="label11372"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>s|n</b>.
<p>
By default, the timebase is connected to the simulated cycles of a processor. Since Simics schedules processors (including hardware threads) in a round-robin fashion, where each processor gets to execute a large amount of instructions, this can cause problems. One example would be when one processor writes the value of timebase to memory at the end of it's quantum, and another processors compares this to the timebase at the beginning of the quantum; time will appear to have moved backwards. Therefore, there are additional timebase modes available that tries to work around these problems. Note that these modes may cause timing irregularies, depending on what software is running on the simulated machine.
<p>
The available modes are:
<p>
<i>stall</i> - a processor will be stalled til the end of it's quantum whenever it reads the timebase.
<p>
<i>quantum-locked</i> - timebase will only change on quantum boundaries.
<p>
<i>fast-forward</i> - timebase is fast forwarded when needed and then stopped until time (simulated cycles) has caught up with it.
<p>
Unless you know what you are doing, make sure the timebase mode on all processors (of the same class) are the same.</dd></dl>
<dl><dt><b><i>timebase_remainder</i></b></dt><a name="label11373"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Timebase remainder</dd></dl>
<dl><dt><b><i>timers_at_quantum_start</i></b></dt><a name="label11374"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[si]*]</b>.
<p>
Values of timer registers at quantum start. Used by quantum-locked timebase mode.</dd></dl>
<dl><dt><b><i>timers_enabled</i></b></dt><a name="label11375"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
If 0, time base/decrementer stand still (internal use only)</dd></dl>
<dl><dt><b><i>turbo_alloc_memory</i></b></dt><a name="label11376"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Force allocation of memory.</dd></dl>
<dl><dt><b><i>turbo_block_info</i></b></dt><a name="label11377"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Block stats.</dd></dl>
<dl><dt><b><i>turbo_blocks</i></b></dt><a name="label11378"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>[[iiiii]*]</b>.
<p>
Compiled blocks.</dd></dl>
<dl><dt><b><i>turbo_code_area</i></b></dt><a name="label11379"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Code areas.</dd></dl>
<dl><dt><b><i>turbo_debug_level</i></b></dt><a name="label11380"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo engine debug level.</dd></dl>
<dl><dt><b><i>turbo_execution_mode</i></b></dt><a name="label11381"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Turbo enable.</dd></dl>
<dl><dt><b><i>turbo_exhaust_current_block</i></b></dt><a name="label11382"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
Allocate all code space in the current block.</dd></dl>
<dl><dt><b><i>turbo_global_vars</i></b></dt><a name="label11383"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Global symbols.</dd></dl>
<dl><dt><b><i>turbo_heap_start</i></b></dt><a name="label11384"></a><dd><b>Session</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Start of heap.</dd></dl>
<dl><dt><b><i>turbo_link_targets</i></b></dt><a name="label11385"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Link targets.</dd></dl>
<dl><dt><b><i>turbo_max_compiled_blocks</i></b></dt><a name="label11386"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max number of blocks.</dd></dl>
<dl><dt><b><i>turbo_max_trace_size</i></b></dt><a name="label11387"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Max translation unit size.</dd></dl>
<dl><dt><b><i>turbo_processor_offsets</i></b></dt><a name="label11388"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Processor offsets.</dd></dl>
<dl><dt><b><i>turbo_register_offsets</i></b></dt><a name="label11389"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <b>unknown type</b>.
<p>
Register offsets.</dd></dl>
<dl><dt><b><i>turbo_stat</i></b></dt><a name="label11390"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>; <b>string</b> indexed;  indexed type: <b>unknown type</b>.
<p>
Stats.</dd></dl>
<dl><dt><b><i>turbo_stats</i></b></dt><a name="label11391"></a><dd><b>Pseudo</b> <b>class</b> attribute; <b>write-only</b> access; type: <b>unknown type</b>.
<p>
When set to one, print stats.</dd></dl>
<dl><dt><b><i>turbo_threshold</i></b></dt><a name="label11392"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Translation threshold.</dd></dl>
<dl><dt><b><i>turbo_use_direct_sp</i></b></dt><a name="label11393"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct stack pointer enable.</dd></dl>
<dl><dt><b><i>turbo_use_dstc_direct_lookup</i></b></dt><a name="label11394"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Direct DSTC lookup enable.</dd></dl>
<dl><dt><b><i>turbo_use_off_page_chaining</i></b></dt><a name="label11395"></a><dd><b>Session</b> <b>class</b> attribute; <b>read/write</b> access; type: <b>unknown type</b>.
<p>
Off page chaining enable.</dd></dl>
<dl><dt><b><i>vrs</i></b></dt><a name="label11396"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[[i,i]{32}]</b>; <b>integer</b> indexed;  indexed type: <b>[i,i]</b>.
<p>
((vr0h,vr0l), (vr1h,vr1l) ....., (vr31h,vr31l)) Altivec registers (128 bits)</dd></dl>
<dl><dt><b><i>vrsave</i></b></dt><a name="label11397"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Vector save/restore register</dd></dl>
<dl><dt><b><i>vscr</i></b></dt><a name="label11398"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Vector status and control register</dd></dl>
<dl><dt><b><i>xer</i></b></dt><a name="label11399"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Fixed-point exception register</dd></dl>
</dd>

</dl>

<a name="label11400"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic523.html#label17819">processor</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic523.html#label17828">add-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17830">aprof-views</a>, <a class="jdocu" href="topic523.html#label17832">attach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17834">break-cr</a>, <a class="jdocu" href="topic523.html#label17836">cycle-break</a>, <a class="jdocu" href="topic523.html#label17839">cycle-break-absolute</a>, <a class="jdocu" href="topic523.html#label17842">detach-branch-recorder</a>, <a class="jdocu" href="topic523.html#label17844">disable</a>, <a class="jdocu" href="topic523.html#label17846">disassemble</a>, <a class="jdocu" href="topic523.html#label17849">down</a>, <a class="jdocu" href="topic523.html#label17851">enable</a>, <a class="jdocu" href="topic523.html#label17853">frame</a>, <a class="jdocu" href="topic523.html#label17856">info</a>, <a class="jdocu" href="topic523.html#label17858">instruction-fetch-mode</a>, <a class="jdocu" href="topic523.html#label17861">io-read</a>, <a class="jdocu" href="topic523.html#label17863">io-write</a>, <a class="jdocu" href="topic523.html#label17865">list</a>, <a class="jdocu" href="topic523.html#label17867">list-memory-profilers</a>, <a class="jdocu" href="topic523.html#label17869">load-binary</a>, <a class="jdocu" href="topic523.html#label17871">logical-to-physical</a>, <a class="jdocu" href="topic523.html#label17874">pos</a>, <a class="jdocu" href="topic523.html#label17876">pregs</a>, <a class="jdocu" href="topic523.html#label17878">pregs-hyper</a>, <a class="jdocu" href="topic523.html#label17880">print-statistics</a>, <a class="jdocu" href="topic523.html#label17882">print-time</a>, <a class="jdocu" href="topic523.html#label17885">psym</a>, <a class="jdocu" href="topic523.html#label17887">read</a>, <a class="jdocu" href="topic523.html#label17889">read-reg</a>, <a class="jdocu" href="topic523.html#label17891">register-number</a>, <a class="jdocu" href="topic523.html#label17893">remove-memory-profiler</a>, <a class="jdocu" href="topic523.html#label17895">set-context</a>, <a class="jdocu" href="topic523.html#label17897">set-pc</a>, <a class="jdocu" href="topic523.html#label17899">stack-trace</a>, <a class="jdocu" href="topic523.html#label17903">start-instruction-profiling</a>, <a class="jdocu" href="topic523.html#label17905">step-break</a>, <a class="jdocu" href="topic523.html#label17909">step-break-absolute</a>, <a class="jdocu" href="topic523.html#label17913">sum</a>, <a class="jdocu" href="topic523.html#label17915">symval</a>, <a class="jdocu" href="topic523.html#label17918">trace-cr</a>, <a class="jdocu" href="topic523.html#label17920">unbreak-cr</a>, <a class="jdocu" href="topic523.html#label17922">untrace-cr</a>, <a class="jdocu" href="topic523.html#label17924">up</a>, <a class="jdocu" href="topic523.html#label17926">wait-for-cycle</a>, <a class="jdocu" href="topic523.html#label17928">wait-for-step</a>, <a class="jdocu" href="topic523.html#label17930">write</a>, <a class="jdocu" href="topic523.html#label17932">write-reg</a>, <a class="jdocu" href="topic523.html#label17934">x</a></dd>


<dt class="jdocu_di"><b>Commands</b></dt><dd class="jdocu_di">
<table>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label11402">pregs-altivec</a></b></td><td class="jdocu_noborder">print cpu altivec registers</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label11404">print-dtlb</a></b></td><td class="jdocu_noborder">print data tlb contents</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label11406">print-itlb</a></b></td><td class="jdocu_noborder">print instruction tlb contents</td></tr>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label11408">temperature</a></b></td><td class="jdocu_noborder">set or query the temperature of the processor</td></tr>
</table>
</dd>

</dl>

<a name="label11401"></a><h4 class="jdocu">Command Descriptions</h4 class="jdocu">




<a name="label11402"></a><a name="label11403"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;ppc7400&gt;.pregs-altivec</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;ppc7400&gt;.pregs-altivec</b><br><b>pregs-altivec</b> [<i>cpu-name</i>] </dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Prints the altivec vector register file of the processor
                    <i>cpu_name</i>. If no CPU is specified, the current CPU will be
                    selected.</dd>

</dl>



<a name="label11404"></a><a name="label11405"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;ppc7400&gt;.print-dtlb</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;ppc7400&gt;.print-dtlb</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Prints the contents of the data TLB of the processor.</dd>

</dl>



<a name="label11406"></a><a name="label11407"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;ppc7400&gt;.print-itlb</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;ppc7400&gt;.print-itlb</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Prints the contents of the instruction TLB of the processor.</dd>

</dl>



<a name="label11408"></a><a name="label11409"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;ppc7400&gt;.temperature</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;ppc7400&gt;.temperature</b> [<i>degrees-celsius</i>] </dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
If the simulated PowerPC processor is equipped with a TAU (Thermal Assist Unit),
                this command allows TAU related features to be tested.
                Without any arguments, the command prints the current set temperature.
                The temperature can be changed by specifying the wanted temperature.
                This command accesses the <tt>temperature</tt> attribute on the processor.</dd>

</dl>


<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic298.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic300.html">Next</a></span></p>
</body>
</html>
