
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/cactusADM_1495B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 3702090 heartbeat IPC: 2.70118 cumulative IPC: 2.70118 (Simulation time: 0 hr 1 min 5 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3702090 (Simulation time: 0 hr 1 min 5 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11421329 heartbeat IPC: 1.29546 cumulative IPC: 1.29546 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 20286668 heartbeat IPC: 1.12799 cumulative IPC: 1.20594 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 28940973 heartbeat IPC: 1.15549 cumulative IPC: 1.18864 (Simulation time: 0 hr 6 min 27 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 37527624 heartbeat IPC: 1.1646 cumulative IPC: 1.18254 (Simulation time: 0 hr 8 min 13 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 44711634 heartbeat IPC: 1.39198 cumulative IPC: 1.21923 (Simulation time: 0 hr 9 min 51 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52419471 heartbeat IPC: 1.29738 cumulative IPC: 1.23159 (Simulation time: 0 hr 11 min 34 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 60830032 heartbeat IPC: 1.18898 cumulative IPC: 1.22532 (Simulation time: 0 hr 13 min 20 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 69390042 heartbeat IPC: 1.16822 cumulative IPC: 1.21788 (Simulation time: 0 hr 15 min 7 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 77941321 heartbeat IPC: 1.16942 cumulative IPC: 1.2123 (Simulation time: 0 hr 16 min 53 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 84075339 heartbeat IPC: 1.63025 cumulative IPC: 1.2442 (Simulation time: 0 hr 18 min 24 sec) 
Finished CPU 0 instructions: 100000000 cycles: 80373249 cumulative IPC: 1.2442 (Simulation time: 0 hr 18 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2442 instructions: 100000000 cycles: 80373249
cpu0_DTLB TOTAL     ACCESS:   21510021  HIT:   19737849  MISS:    1772172
cpu0_DTLB LOAD      ACCESS:   17704908  HIT:   16495910  MISS:    1208998
cpu0_DTLB RFO       ACCESS:    3805113  HIT:    3241939  MISS:     563174
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.9163 cycles
cpu0_ITLB TOTAL     ACCESS:    1615839  HIT:    1615839  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1615839  HIT:    1615839  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    8441948  HIT:    8441948  MISS:          0
cpu0_L1I LOAD      ACCESS:    8441948  HIT:    8441948  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1772172  HIT:     905600  MISS:     866572
cpu0_STLB LOAD      ACCESS:    1208998  HIT:     648318  MISS:     560680
cpu0_STLB RFO       ACCESS:     563174  HIT:     257282  MISS:     305892
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 14.022 cycles
cpu0_L1D TOTAL     ACCESS:   37514048  HIT:   36225783  MISS:    1288265
cpu0_L1D LOAD      ACCESS:   25692740  HIT:   24656672  MISS:    1036068
cpu0_L1D RFO       ACCESS:   10955440  HIT:   10710208  MISS:     245232
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     865868  HIT:     858903  MISS:       6965
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 257.097 cycles
cpu0_L2C TOTAL     ACCESS:    1537047  HIT:     676886  MISS:     860161
cpu0_L2C LOAD      ACCESS:    1036068  HIT:     421646  MISS:     614422
cpu0_L2C RFO       ACCESS:     245232  HIT:          0  MISS:     245232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     248782  HIT:     248594  MISS:        188
cpu0_L2C TRANSLATION ACCESS:       6965  HIT:       6646  MISS:        319
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 368.558 cycles
LLC TOTAL     ACCESS:    1105582  HIT:     331530  MISS:     774052
LLC LOAD      ACCESS:     614422  HIT:     156611  MISS:     457811
LLC RFO       ACCESS:     245232  HIT:      80778  MISS:     164454
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     245609  HIT:      94122  MISS:     151487
LLC TRANSLATION ACCESS:        319  HIT:         19  MISS:        300
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 386.226 cycles
OPTgen accesses: 15005
OPTgen hits: 4881
OPTgen hit rate: 32.5292



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5601  ROW_BUFFER_MISS:     616956
 DBUS AVG_CONGESTED_CYCLE:     3.9747
 WQ ROW_BUFFER_HIT:      17701  ROW_BUFFER_MISS:     202319  FULL:         66


CPU 0 Branch Prediction Accuracy: 97.8411% MPKI: 0.04284 Average ROB Occupancy at Mispredict: 285.409
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

