# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../program_rom.srcs/sources_1/new/program_rom.vhd" \
"../../../../program_rom.srcs/sim_1/new/Sim_program_rom.vhd" \

# Do not sort compile order
nosort
