// Seed: 2115278962
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2;
  logic id_3;
  type_7(
      id_0, ~id_0, 1'h0
  );
endmodule
