$date
	Mon Oct 24 17:22:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module andtb $end
$var wire 1 ! out $end
$var reg 1 " input1 $end
$var reg 1 # input2 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! andOut $end
$var wire 1 # b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20000
1!
1#
1"
#40000
0!
0#
#60000
1#
0"
#100000
