// Seed: 49159011
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10,
    input wor id_11
);
  logic id_13;
  assign module_1.id_10 = 0;
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6
    , id_15,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    output supply1 id_13
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_12,
      id_9,
      id_7
  );
  assign id_8 = {id_1, -1, id_15, id_2};
  assign id_5 = id_12;
endmodule
