
HummingBit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037e0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  000037e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000354  20000074  00003854  00020074  2**2
                  ALLOC
  3 .stack        00000400  200003c8  00003ba8  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00057f02  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006ed7  00000000  00000000  00077ff7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a7f1  00000000  00000000  0007eece  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000948  00000000  00000000  000896bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000e48  00000000  00000000  0008a007  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001bc56  00000000  00000000  0008ae4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018ded  00000000  00000000  000a6aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007371c  00000000  00000000  000bf892  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000016a8  00000000  00000000  00132fb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c8 07 00 20 25 30 00 00 21 30 00 00 21 30 00 00     ... %0..!0..!0..
	...
      2c:	21 30 00 00 00 00 00 00 00 00 00 00 21 30 00 00     !0..........!0..
      3c:	21 30 00 00 21 30 00 00 21 30 00 00 21 30 00 00     !0..!0..!0..!0..
      4c:	21 30 00 00 85 1f 00 00 21 30 00 00 21 30 00 00     !0......!0..!0..
      5c:	00 00 00 00 21 30 00 00 55 1f 00 00 65 1f 00 00     ....!0..U...e...
      6c:	75 1f 00 00 59 1b 00 00 d5 1e 00 00 e5 1e 00 00     u...Y...........
      7c:	85 0d 00 00 21 30 00 00 21 30 00 00 21 30 00 00     ....!0..!0..!0..

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000074 	.word	0x20000074
      ac:	00000000 	.word	0x00000000
      b0:	000037e0 	.word	0x000037e0

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000078 	.word	0x20000078
      e0:	000037e0 	.word	0x000037e0
      e4:	000037e0 	.word	0x000037e0
      e8:	00000000 	.word	0x00000000

000000ec <spi_init>:
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
      ec:	b5f0      	push	{r4, r5, r6, r7, lr}
      ee:	b08b      	sub	sp, #44	; 0x2c
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
      f0:	0005      	movs	r5, r0

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
      f2:	000c      	movs	r4, r1
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
      f4:	0016      	movs	r6, r2
      f6:	6029      	str	r1, [r5, #0]
		}

		enum status_code retval;
		uint16_t received_data = 0;
		rx_length--;
      f8:	680b      	ldr	r3, [r1, #0]
      fa:	201c      	movs	r0, #28
      fc:	079b      	lsls	r3, r3, #30
      fe:	d501      	bpl.n	104 <spi_init+0x18>
     100:	b00b      	add	sp, #44	; 0x2c
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     102:	bdf0      	pop	{r4, r5, r6, r7, pc}
     104:	680b      	ldr	r3, [r1, #0]
     106:	3817      	subs	r0, #23

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     108:	07db      	lsls	r3, r3, #31
	enum status_code retval = STATUS_OK;
     10a:	d4f9      	bmi.n	100 <spi_init+0x14>
     10c:	0008      	movs	r0, r1
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     10e:	4b6f      	ldr	r3, [pc, #444]	; (2cc <spi_init+0x1e0>)
     110:	4798      	blx	r3
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     112:	4a6f      	ldr	r2, [pc, #444]	; (2d0 <spi_init+0x1e4>)
		retval = STATUS_ERR_OVERFLOW;
     114:	6a11      	ldr	r1, [r2, #32]
     116:	1c87      	adds	r7, r0, #2
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     118:	2301      	movs	r3, #1
     11a:	40bb      	lsls	r3, r7
     11c:	430b      	orrs	r3, r1
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     11e:	6213      	str	r3, [r2, #32]
     120:	a909      	add	r1, sp, #36	; 0x24

		retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
     122:	2724      	movs	r7, #36	; 0x24
     124:	5df3      	ldrb	r3, [r6, r7]
     126:	700b      	strb	r3, [r1, #0]
     128:	300e      	adds	r0, #14
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
     12a:	b2c3      	uxtb	r3, r0
     12c:	9301      	str	r3, [sp, #4]
     12e:	0018      	movs	r0, r3
     130:	4b68      	ldr	r3, [pc, #416]	; (2d4 <spi_init+0x1e8>)
     132:	4798      	blx	r3
     134:	9801      	ldr	r0, [sp, #4]
     136:	4b68      	ldr	r3, [pc, #416]	; (2d8 <spi_init+0x1ec>)

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     138:	4798      	blx	r3
     13a:	5df0      	ldrb	r0, [r6, r7]
     13c:	2100      	movs	r1, #0
		rx_data[rx_pos++] = received_data;
     13e:	4b67      	ldr	r3, [pc, #412]	; (2dc <spi_init+0x1f0>)
	while (length--) {
     140:	4798      	blx	r3
     142:	7833      	ldrb	r3, [r6, #0]
     144:	2b01      	cmp	r3, #1
     146:	d03f      	beq.n	1c8 <spi_init+0xdc>
		if (module->mode == SPI_MODE_SLAVE) {
     148:	7833      	ldrb	r3, [r6, #0]
     14a:	2b00      	cmp	r3, #0
     14c:	d103      	bne.n	156 <spi_init+0x6a>
	SercomSpi *const spi_module = &(module->hw->SPI);
     14e:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     150:	2208      	movs	r2, #8
				if (spi_is_ready_to_write(module)) {
     152:	4313      	orrs	r3, r2
     154:	6023      	str	r3, [r4, #0]
     156:	002b      	movs	r3, r5
     158:	330c      	adds	r3, #12
     15a:	0029      	movs	r1, r5
     15c:	3128      	adds	r1, #40	; 0x28
     15e:	2200      	movs	r2, #0
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     160:	c304      	stmia	r3!, {r2}
     162:	428b      	cmp	r3, r1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     164:	d1fc      	bne.n	160 <spi_init+0x74>
			if (spi_is_write_complete(module)) {
     166:	2300      	movs	r3, #0
     168:	62eb      	str	r3, [r5, #44]	; 0x2c
     16a:	62ab      	str	r3, [r5, #40]	; 0x28
     16c:	2400      	movs	r4, #0
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     16e:	86ab      	strh	r3, [r5, #52]	; 0x34
			if (!spi_is_ready_to_write(module)) {
     170:	862b      	strh	r3, [r5, #48]	; 0x30
     172:	3336      	adds	r3, #54	; 0x36
     174:	54ec      	strb	r4, [r5, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
     176:	3301      	adds	r3, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     178:	54ec      	strb	r4, [r5, r3]
		while (!spi_is_ready_to_write(module)) {
     17a:	3301      	adds	r3, #1
     17c:	54ec      	strb	r4, [r5, r3]
		uint16_t data_to_send = tx_data[tx_pos++];
     17e:	3b35      	subs	r3, #53	; 0x35
     180:	726b      	strb	r3, [r5, #9]
     182:	712c      	strb	r4, [r5, #4]
     184:	6828      	ldr	r0, [r5, #0]
     186:	4b51      	ldr	r3, [pc, #324]	; (2cc <spi_init+0x1e0>)
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     188:	4798      	blx	r3
     18a:	0007      	movs	r7, r0
     18c:	4954      	ldr	r1, [pc, #336]	; (2e0 <spi_init+0x1f4>)
     18e:	4b55      	ldr	r3, [pc, #340]	; (2e4 <spi_init+0x1f8>)
		uint16_t data_to_send = tx_data[tx_pos++];
     190:	4798      	blx	r3
     192:	00bf      	lsls	r7, r7, #2
     194:	4b54      	ldr	r3, [pc, #336]	; (2e8 <spi_init+0x1fc>)
     196:	50fd      	str	r5, [r7, r3]
     198:	682f      	ldr	r7, [r5, #0]
     19a:	ab04      	add	r3, sp, #16
	if (!spi_is_ready_to_write(module)) {
     19c:	2280      	movs	r2, #128	; 0x80
     19e:	701a      	strb	r2, [r3, #0]
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     1a0:	705c      	strb	r4, [r3, #1]
     1a2:	3a7f      	subs	r2, #127	; 0x7f
     1a4:	709a      	strb	r2, [r3, #2]
		if (module->mode == SPI_MODE_SLAVE) {
     1a6:	70dc      	strb	r4, [r3, #3]
     1a8:	7833      	ldrb	r3, [r6, #0]
     1aa:	2b00      	cmp	r3, #0
     1ac:	d102      	bne.n	1b4 <spi_init+0xc8>
     1ae:	2200      	movs	r2, #0
     1b0:	ab04      	add	r3, sp, #16
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     1b2:	709a      	strb	r2, [r3, #2]
     1b4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     1b6:	9305      	str	r3, [sp, #20]
     1b8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
			rx_data[rx_pos++] = (received_data >> 8);
     1ba:	9306      	str	r3, [sp, #24]
     1bc:	6b33      	ldr	r3, [r6, #48]	; 0x30
     1be:	9307      	str	r3, [sp, #28]
     1c0:	6b73      	ldr	r3, [r6, #52]	; 0x34
     1c2:	9308      	str	r3, [sp, #32]
     1c4:	2400      	movs	r4, #0
     1c6:	e00b      	b.n	1e0 <spi_init+0xf4>
     1c8:	6823      	ldr	r3, [r4, #0]
     1ca:	220c      	movs	r2, #12
     1cc:	4313      	orrs	r3, r2
     1ce:	6023      	str	r3, [r4, #0]
     1d0:	e7ba      	b.n	148 <spi_init+0x5c>
     1d2:	0038      	movs	r0, r7
     1d4:	4b45      	ldr	r3, [pc, #276]	; (2ec <spi_init+0x200>)
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     1d6:	4798      	blx	r3
     1d8:	e00a      	b.n	1f0 <spi_init+0x104>
     1da:	3401      	adds	r4, #1
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     1dc:	2c04      	cmp	r4, #4
     1de:	d010      	beq.n	202 <spi_init+0x116>
     1e0:	b2e1      	uxtb	r1, r4
		while (rx_length) {
     1e2:	00a3      	lsls	r3, r4, #2
     1e4:	aa02      	add	r2, sp, #8
     1e6:	200c      	movs	r0, #12
     1e8:	1812      	adds	r2, r2, r0
			/* Start timeout period for slave */
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
     1ea:	58d0      	ldr	r0, [r2, r3]
	enum status_code retval = STATUS_OK;
     1ec:	2800      	cmp	r0, #0
		retval = STATUS_ERR_OVERFLOW;
     1ee:	d0f0      	beq.n	1d2 <spi_init+0xe6>
     1f0:	1c43      	adds	r3, r0, #1
     1f2:	d0f2      	beq.n	1da <spi_init+0xee>
     1f4:	a904      	add	r1, sp, #16
     1f6:	7008      	strb	r0, [r1, #0]
     1f8:	0c00      	lsrs	r0, r0, #16
     1fa:	b2c0      	uxtb	r0, r0
     1fc:	4b3c      	ldr	r3, [pc, #240]	; (2f0 <spi_init+0x204>)
	SercomSpi *const spi_module = &(module->hw->SPI);
     1fe:	4798      	blx	r3
		while (!spi_is_write_complete(module)) {
     200:	e7eb      	b.n	1da <spi_init+0xee>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     202:	7833      	ldrb	r3, [r6, #0]
     204:	716b      	strb	r3, [r5, #5]
     206:	7c33      	ldrb	r3, [r6, #16]
     208:	71ab      	strb	r3, [r5, #6]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     20a:	7cb3      	ldrb	r3, [r6, #18]
					break;
				}
			}
			if (!spi_is_ready_to_read(module)) {
     20c:	71eb      	strb	r3, [r5, #7]
     20e:	7d33      	ldrb	r3, [r6, #20]
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
			}
			enum status_code retval;
			uint16_t received_data = 0;
			rx_length--;
     210:	722b      	strb	r3, [r5, #8]
     212:	2200      	movs	r2, #0
     214:	ab02      	add	r3, sp, #8
	if (!spi_is_ready_to_read(module)) {
     216:	80da      	strh	r2, [r3, #6]
     218:	7833      	ldrb	r3, [r6, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     21a:	2b01      	cmp	r3, #1
	enum status_code retval = STATUS_OK;
     21c:	d012      	beq.n	244 <spi_init+0x158>
     21e:	7833      	ldrb	r3, [r6, #0]
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     220:	2b00      	cmp	r3, #0
     222:	d126      	bne.n	272 <spi_init+0x186>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     224:	69b0      	ldr	r0, [r6, #24]
		retval = STATUS_ERR_OVERFLOW;
     226:	8bb2      	ldrh	r2, [r6, #28]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     22a:	7ff1      	ldrb	r1, [r6, #31]
     22c:	0409      	lsls	r1, r1, #16
		*rx_data = (uint8_t)spi_module->DATA.reg;
     22e:	7fb4      	ldrb	r4, [r6, #30]
     230:	4321      	orrs	r1, r4

			retval = spi_read(module, &received_data);

			if (retval != STATUS_OK) {
     232:	4319      	orrs	r1, r3
     234:	6279      	str	r1, [r7, #36]	; 0x24
     236:	2320      	movs	r3, #32
				/* Overflow, abort */
				return retval;
			}
			/* Read value will be at least 8-bits long */
			rx_data[rx_pos++] = received_data;
     238:	5cf3      	ldrb	r3, [r6, r3]
     23a:	2b00      	cmp	r3, #0
     23c:	d01b      	beq.n	276 <spi_init+0x18a>
     23e:	2340      	movs	r3, #64	; 0x40

			/* If 9-bit data, write next received byte to the buffer */
			if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     240:	431a      	orrs	r2, r3
     242:	e018      	b.n	276 <spi_init+0x18a>
     244:	6828      	ldr	r0, [r5, #0]
			rx_data[rx_pos++] = received_data;
     246:	4b21      	ldr	r3, [pc, #132]	; (2cc <spi_init+0x1e0>)
		while (rx_length) {
     248:	4798      	blx	r3
     24a:	300e      	adds	r0, #14
	SercomSpi *const spi_module = &(module->hw->SPI);
     24c:	b2c0      	uxtb	r0, r0
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     24e:	4b29      	ldr	r3, [pc, #164]	; (2f4 <spi_init+0x208>)
				if (spi_is_ready_to_read(module)) {
     250:	4798      	blx	r3
     252:	0001      	movs	r1, r0
     254:	ab02      	add	r3, sp, #8
     256:	1d9a      	adds	r2, r3, #6
     258:	69b0      	ldr	r0, [r6, #24]
     25a:	4b27      	ldr	r3, [pc, #156]	; (2f8 <spi_init+0x20c>)
     25c:	4798      	blx	r3
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     25e:	0003      	movs	r3, r0
     260:	2017      	movs	r0, #23
     262:	2b00      	cmp	r3, #0
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     264:	d000      	beq.n	268 <spi_init+0x17c>
     266:	e74b      	b.n	100 <spi_init+0x14>
     268:	ab02      	add	r3, sp, #8
     26a:	3306      	adds	r3, #6
				rx_data[rx_pos++] = (received_data >> 8);
     26c:	781b      	ldrb	r3, [r3, #0]
     26e:	733b      	strb	r3, [r7, #12]
     270:	e7d5      	b.n	21e <spi_init+0x132>
     272:	2200      	movs	r2, #0
     274:	2000      	movs	r0, #0
     276:	6873      	ldr	r3, [r6, #4]
     278:	68b1      	ldr	r1, [r6, #8]
     27a:	430b      	orrs	r3, r1
				return STATUS_ERR_TIMEOUT;
     27c:	68f1      	ldr	r1, [r6, #12]
     27e:	430b      	orrs	r3, r1
				return STATUS_ERR_TIMEOUT;
     280:	4303      	orrs	r3, r0
     282:	7c31      	ldrb	r1, [r6, #16]
		return STATUS_ERR_IO;
     284:	430a      	orrs	r2, r1
     286:	7c71      	ldrb	r1, [r6, #17]
				return STATUS_ERR_TIMEOUT;
     288:	2900      	cmp	r1, #0
     28a:	d103      	bne.n	294 <spi_init+0x1a8>
     28c:	491b      	ldr	r1, [pc, #108]	; (2fc <spi_init+0x210>)
     28e:	7889      	ldrb	r1, [r1, #2]
     290:	0789      	lsls	r1, r1, #30
     292:	d501      	bpl.n	298 <spi_init+0x1ac>
     294:	2180      	movs	r1, #128	; 0x80
     296:	430b      	orrs	r3, r1
     298:	7cb1      	ldrb	r1, [r6, #18]
     29a:	2900      	cmp	r1, #0
     29c:	d002      	beq.n	2a4 <spi_init+0x1b8>
     29e:	2180      	movs	r1, #128	; 0x80
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     2a0:	0289      	lsls	r1, r1, #10
     2a2:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
     2a4:	7cf1      	ldrb	r1, [r6, #19]
     2a6:	2900      	cmp	r1, #0
     2a8:	d002      	beq.n	2b0 <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     2aa:	2180      	movs	r1, #128	; 0x80
     2ac:	0089      	lsls	r1, r1, #2
     2ae:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
     2b0:	7d31      	ldrb	r1, [r6, #20]
     2b2:	2900      	cmp	r1, #0
     2b4:	d002      	beq.n	2bc <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     2b6:	2180      	movs	r1, #128	; 0x80
     2b8:	0189      	lsls	r1, r1, #6
     2ba:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
     2bc:	6839      	ldr	r1, [r7, #0]
     2be:	430b      	orrs	r3, r1
     2c0:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
     2c2:	687b      	ldr	r3, [r7, #4]
     2c4:	431a      	orrs	r2, r3
     2c6:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
     2c8:	2000      	movs	r0, #0
     2ca:	e719      	b.n	100 <spi_init+0x14>
     2cc:	00000ffd 	.word	0x00000ffd
     2d0:	40000400 	.word	0x40000400
     2d4:	00002e85 	.word	0x00002e85
     2d8:	00002df9 	.word	0x00002df9
     2dc:	00000ef1 	.word	0x00000ef1
     2e0:	0000035d 	.word	0x0000035d
     2e4:	00001ef9 	.word	0x00001ef9
     2e8:	20000214 	.word	0x20000214
     2ec:	00000f3d 	.word	0x00000f3d
     2f0:	00002f7d 	.word	0x00002f7d
     2f4:	00002ea1 	.word	0x00002ea1
     2f8:	00000ec9 	.word	0x00000ec9
     2fc:	41002000 	.word	0x41002000

00000300 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     300:	1c93      	adds	r3, r2, #2
     302:	009b      	lsls	r3, r3, #2
     304:	18c3      	adds	r3, r0, r3
     306:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
     308:	2136      	movs	r1, #54	; 0x36
     30a:	2301      	movs	r3, #1
     30c:	4093      	lsls	r3, r2
     30e:	001a      	movs	r2, r3
     310:	5c43      	ldrb	r3, [r0, r1]
     312:	4313      	orrs	r3, r2
     314:	5443      	strb	r3, [r0, r1]
}
     316:	4770      	bx	lr

00000318 <spi_transceive_buffer_job>:
enum status_code spi_transceive_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
     318:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     31a:	2417      	movs	r4, #23
	if (length == 0) {
     31c:	2b00      	cmp	r3, #0
     31e:	d101      	bne.n	324 <spi_transceive_buffer_job+0xc>

	/* Issue internal transceive */
	_spi_transceive_buffer(module, tx_data, rx_data, length);

	return STATUS_OK;
}
     320:	0020      	movs	r0, r4
     322:	bd30      	pop	{r4, r5, pc}
	if (!(module->receiver_enabled)) {
     324:	79c5      	ldrb	r5, [r0, #7]
		return STATUS_ERR_DENIED;
     326:	3405      	adds	r4, #5
	if (!(module->receiver_enabled)) {
     328:	2d00      	cmp	r5, #0
     32a:	d0f9      	beq.n	320 <spi_transceive_buffer_job+0x8>
	if (module->status == STATUS_BUSY) {
     32c:	341c      	adds	r4, #28
     32e:	5d05      	ldrb	r5, [r0, r4]
		return STATUS_BUSY;
     330:	3c33      	subs	r4, #51	; 0x33
	if (module->status == STATUS_BUSY) {
     332:	2d05      	cmp	r5, #5
     334:	d0f4      	beq.n	320 <spi_transceive_buffer_job+0x8>
	module->remaining_tx_buffer_length = length;
     336:	8683      	strh	r3, [r0, #52]	; 0x34
	module->remaining_rx_buffer_length = length;
     338:	8603      	strh	r3, [r0, #48]	; 0x30
	module->rx_buffer_ptr = rx_data;
     33a:	6282      	str	r2, [r0, #40]	; 0x28
	module->tx_buffer_ptr = tx_data;
     33c:	62c1      	str	r1, [r0, #44]	; 0x2c
	module->status = STATUS_BUSY;
     33e:	2205      	movs	r2, #5
     340:	2338      	movs	r3, #56	; 0x38
     342:	54c2      	strb	r2, [r0, r3]
	module->dir = SPI_DIRECTION_BOTH;
     344:	3b36      	subs	r3, #54	; 0x36
     346:	7243      	strb	r3, [r0, #9]
	SercomSpi *const hw = &(module->hw->SPI);
     348:	6803      	ldr	r3, [r0, #0]
	hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
     34a:	759a      	strb	r2, [r3, #22]
	if (module->mode == SPI_MODE_SLAVE) {
     34c:	7942      	ldrb	r2, [r0, #5]
	return STATUS_OK;
     34e:	2400      	movs	r4, #0
	if (module->mode == SPI_MODE_SLAVE) {
     350:	2a00      	cmp	r2, #0
     352:	d1e5      	bne.n	320 <spi_transceive_buffer_job+0x8>
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     354:	3202      	adds	r2, #2
     356:	761a      	strb	r2, [r3, #24]
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     358:	759a      	strb	r2, [r3, #22]
     35a:	e7e1      	b.n	320 <spi_transceive_buffer_job+0x8>

0000035c <_spi_interrupt_handler>:
 */


void _spi_interrupt_handler(
		uint8_t instance)
{
     35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint8_t buffer_length    = 0;
	static uint8_t buffer_length_wr = 0;
	
	/* Get device instance from the look-up table */
	struct spi_module *module
     35e:	0080      	lsls	r0, r0, #2
     360:	4b94      	ldr	r3, [pc, #592]	; (5b4 <STACK_SIZE+0x1b4>)
     362:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     364:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     366:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
     368:	5ce7      	ldrb	r7, [r4, r3]
     36a:	2236      	movs	r2, #54	; 0x36
     36c:	5ca2      	ldrb	r2, [r4, r2]
     36e:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     370:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     372:	7db5      	ldrb	r5, [r6, #22]
     374:	401d      	ands	r5, r3
	
	
	/* Data register empty interrupt */ 
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     376:	07eb      	lsls	r3, r5, #31
     378:	d52d      	bpl.n	3d6 <_spi_interrupt_handler+0x7a>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     37a:	7963      	ldrb	r3, [r4, #5]
     37c:	2b01      	cmp	r3, #1
     37e:	d024      	beq.n	3ca <_spi_interrupt_handler+0x6e>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     380:	2b00      	cmp	r3, #0
     382:	d128      	bne.n	3d6 <_spi_interrupt_handler+0x7a>
			(module->dir != SPI_DIRECTION_READ))
     384:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
     386:	2b00      	cmp	r3, #0
     388:	d025      	beq.n	3d6 <_spi_interrupt_handler+0x7a>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     38a:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     38c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     38e:	7813      	ldrb	r3, [r2, #0]
     390:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
     392:	1c50      	adds	r0, r2, #1
     394:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     396:	79a0      	ldrb	r0, [r4, #6]
     398:	2801      	cmp	r0, #1
     39a:	d05f      	beq.n	45c <STACK_SIZE+0x5c>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     39c:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     39e:	05db      	lsls	r3, r3, #23
     3a0:	0ddb      	lsrs	r3, r3, #23
     3a2:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
     3a4:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     3a6:	3b01      	subs	r3, #1
     3a8:	b29b      	uxth	r3, r3
     3aa:	86a3      	strh	r3, [r4, #52]	; 0x34
			//port_pin_toggle_output_level(PIN_PA08, false);
			//delay_cycles_us(3);
			//port_pin_set_output_level(PIN_PA08,true);
			
		     //spi_hw->DATA.reg = sensor_outputs[0] & SERCOM_SPI_DATA_MASK;
			if (module->remaining_tx_buffer_length == 0) 
     3ac:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     3ae:	b29b      	uxth	r3, r3
     3b0:	2b00      	cmp	r3, #0
     3b2:	d110      	bne.n	3d6 <_spi_interrupt_handler+0x7a>
				
				
				/* Disable the Data Register Empty Interrupt */
				
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     3b4:	3301      	adds	r3, #1
     3b6:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     3b8:	7a63      	ldrb	r3, [r4, #9]
     3ba:	2b01      	cmp	r3, #1
     3bc:	d10b      	bne.n	3d6 <_spi_interrupt_handler+0x7a>
     3be:	79e3      	ldrb	r3, [r4, #7]
     3c0:	2b00      	cmp	r3, #0
     3c2:	d108      	bne.n	3d6 <_spi_interrupt_handler+0x7a>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     3c4:	3302      	adds	r3, #2
     3c6:	75b3      	strb	r3, [r6, #22]
     3c8:	e005      	b.n	3d6 <_spi_interrupt_handler+0x7a>
			(module->dir == SPI_DIRECTION_READ)) {
     3ca:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     3cc:	2b00      	cmp	r3, #0
     3ce:	d034      	beq.n	43a <STACK_SIZE+0x3a>
			(module->dir != SPI_DIRECTION_READ))
     3d0:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
     3d2:	2b00      	cmp	r3, #0
     3d4:	d1d9      	bne.n	38a <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     3d6:	076b      	lsls	r3, r5, #29
     3d8:	d511      	bpl.n	3fe <_spi_interrupt_handler+0xa2>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     3da:	8b73      	ldrh	r3, [r6, #26]
     3dc:	075b      	lsls	r3, r3, #29
     3de:	d547      	bpl.n	470 <STACK_SIZE+0x70>
			if (module->dir != SPI_DIRECTION_WRITE) {
     3e0:	7a63      	ldrb	r3, [r4, #9]
     3e2:	2b01      	cmp	r3, #1
     3e4:	d008      	beq.n	3f8 <_spi_interrupt_handler+0x9c>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     3e6:	221e      	movs	r2, #30
     3e8:	2338      	movs	r3, #56	; 0x38
     3ea:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     3ec:	3b35      	subs	r3, #53	; 0x35
     3ee:	7263      	strb	r3, [r4, #9]
				
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     3f0:	3302      	adds	r3, #2
     3f2:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     3f4:	073b      	lsls	r3, r7, #28
     3f6:	d437      	bmi.n	468 <STACK_SIZE+0x68>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     3f8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     3fa:	2304      	movs	r3, #4
     3fc:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     3fe:	07ab      	lsls	r3, r5, #30
     400:	d50b      	bpl.n	41a <STACK_SIZE+0x1a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     402:	7963      	ldrb	r3, [r4, #5]
     404:	2b00      	cmp	r3, #0
     406:	d104      	bne.n	412 <STACK_SIZE+0x12>
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			*/
			/* Clear interrupt flag */
			buffer_length = 0;
     408:	2200      	movs	r2, #0
     40a:	4b6b      	ldr	r3, [pc, #428]	; (5b8 <STACK_SIZE+0x1b8>)
     40c:	701a      	strb	r2, [r3, #0]
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     40e:	2302      	movs	r3, #2
     410:	7633      	strb	r3, [r6, #24]
			*/

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     412:	7963      	ldrb	r3, [r4, #5]
     414:	2b01      	cmp	r3, #1
     416:	d100      	bne.n	41a <STACK_SIZE+0x1a>
     418:	e0a7      	b.n	56a <STACK_SIZE+0x16a>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     41a:	072b      	lsls	r3, r5, #28
     41c:	d508      	bpl.n	430 <STACK_SIZE+0x30>
			if (module->mode == SPI_MODE_SLAVE) {
     41e:	7963      	ldrb	r3, [r4, #5]
     420:	2b00      	cmp	r3, #0
     422:	d105      	bne.n	430 <STACK_SIZE+0x30>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     424:	3308      	adds	r3, #8
     426:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     428:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     42a:	06bb      	lsls	r3, r7, #26
     42c:	d500      	bpl.n	430 <STACK_SIZE+0x30>
     42e:	e0b2      	b.n	596 <STACK_SIZE+0x196>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     430:	b26d      	sxtb	r5, r5
     432:	2d00      	cmp	r5, #0
     434:	da00      	bge.n	438 <STACK_SIZE+0x38>
     436:	e0b2      	b.n	59e <STACK_SIZE+0x19e>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
		//update_LEDS_single(0x33,0x55);
	}
#  endif
}
     438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
     43a:	4b60      	ldr	r3, [pc, #384]	; (5bc <STACK_SIZE+0x1bc>)
     43c:	881b      	ldrh	r3, [r3, #0]
     43e:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     440:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     442:	3b01      	subs	r3, #1
     444:	b29b      	uxth	r3, r3
     446:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
     448:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     44a:	b29b      	uxth	r3, r3
     44c:	2b00      	cmp	r3, #0
     44e:	d101      	bne.n	454 <STACK_SIZE+0x54>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     450:	3301      	adds	r3, #1
     452:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
     454:	7963      	ldrb	r3, [r4, #5]
		if (0
     456:	2b01      	cmp	r3, #1
     458:	d0ba      	beq.n	3d0 <_spi_interrupt_handler+0x74>
     45a:	e791      	b.n	380 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     45c:	7850      	ldrb	r0, [r2, #1]
     45e:	0200      	lsls	r0, r0, #8
     460:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
     462:	3202      	adds	r2, #2
     464:	62e2      	str	r2, [r4, #44]	; 0x2c
     466:	e79a      	b.n	39e <_spi_interrupt_handler+0x42>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     468:	0020      	movs	r0, r4
     46a:	69a3      	ldr	r3, [r4, #24]
     46c:	4798      	blx	r3
     46e:	e7c3      	b.n	3f8 <_spi_interrupt_handler+0x9c>
			if (module->dir == SPI_DIRECTION_WRITE) {
     470:	7a63      	ldrb	r3, [r4, #9]
     472:	2b01      	cmp	r3, #1
     474:	d02c      	beq.n	4d0 <STACK_SIZE+0xd0>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     476:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     47a:	05db      	lsls	r3, r3, #23
     47c:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
     47e:	b2da      	uxtb	r2, r3
     480:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     482:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
     484:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     486:	1c51      	adds	r1, r2, #1
     488:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     48a:	79a1      	ldrb	r1, [r4, #6]
     48c:	2901      	cmp	r1, #1
     48e:	d038      	beq.n	502 <STACK_SIZE+0x102>
	module->remaining_rx_buffer_length--;
     490:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     492:	3b01      	subs	r3, #1
     494:	b29b      	uxth	r3, r3
     496:	8623      	strh	r3, [r4, #48]	; 0x30
				buffer_length++;
     498:	4a47      	ldr	r2, [pc, #284]	; (5b8 <STACK_SIZE+0x1b8>)
     49a:	7813      	ldrb	r3, [r2, #0]
     49c:	3301      	adds	r3, #1
     49e:	b2db      	uxtb	r3, r3
     4a0:	7013      	strb	r3, [r2, #0]
				if(buffer_length == 1)
     4a2:	2b01      	cmp	r3, #1
     4a4:	d033      	beq.n	50e <STACK_SIZE+0x10e>
				if (module->remaining_rx_buffer_length == 0) {
     4a6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     4a8:	b29b      	uxth	r3, r3
     4aa:	2b00      	cmp	r3, #0
     4ac:	d1a7      	bne.n	3fe <_spi_interrupt_handler+0xa2>
					module->status = STATUS_OK;
     4ae:	2200      	movs	r2, #0
     4b0:	3338      	adds	r3, #56	; 0x38
     4b2:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     4b4:	3b34      	subs	r3, #52	; 0x34
     4b6:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     4b8:	7a63      	ldrb	r3, [r4, #9]
     4ba:	2b02      	cmp	r3, #2
     4bc:	d04e      	beq.n	55c <STACK_SIZE+0x15c>
					} else if (module->dir == SPI_DIRECTION_READ) {
     4be:	7a63      	ldrb	r3, [r4, #9]
     4c0:	2b00      	cmp	r3, #0
     4c2:	d19c      	bne.n	3fe <_spi_interrupt_handler+0xa2>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     4c4:	07bb      	lsls	r3, r7, #30
     4c6:	d59a      	bpl.n	3fe <_spi_interrupt_handler+0xa2>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     4c8:	0020      	movs	r0, r4
     4ca:	6923      	ldr	r3, [r4, #16]
     4cc:	4798      	blx	r3
     4ce:	e796      	b.n	3fe <_spi_interrupt_handler+0xa2>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     4d0:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
     4d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     4d4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     4d6:	3b01      	subs	r3, #1
     4d8:	b29b      	uxth	r3, r3
     4da:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
     4dc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     4de:	b29b      	uxth	r3, r3
     4e0:	2b00      	cmp	r3, #0
     4e2:	d000      	beq.n	4e6 <STACK_SIZE+0xe6>
     4e4:	e78b      	b.n	3fe <_spi_interrupt_handler+0xa2>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     4e6:	3304      	adds	r3, #4
     4e8:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
     4ea:	2200      	movs	r2, #0
     4ec:	3334      	adds	r3, #52	; 0x34
     4ee:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     4f0:	3b35      	subs	r3, #53	; 0x35
     4f2:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
     4f4:	07fb      	lsls	r3, r7, #31
     4f6:	d400      	bmi.n	4fa <STACK_SIZE+0xfa>
     4f8:	e781      	b.n	3fe <_spi_interrupt_handler+0xa2>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     4fa:	0020      	movs	r0, r4
     4fc:	68e3      	ldr	r3, [r4, #12]
     4fe:	4798      	blx	r3
     500:	e77d      	b.n	3fe <_spi_interrupt_handler+0xa2>
		*(module->rx_buffer_ptr) = (received_data >> 8);
     502:	0a1b      	lsrs	r3, r3, #8
     504:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
     506:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     508:	3301      	adds	r3, #1
     50a:	62a3      	str	r3, [r4, #40]	; 0x28
     50c:	e7c0      	b.n	490 <STACK_SIZE+0x90>
					transcation_start = true;
     50e:	2201      	movs	r2, #1
     510:	4b2b      	ldr	r3, [pc, #172]	; (5c0 <STACK_SIZE+0x1c0>)
     512:	701a      	strb	r2, [r3, #0]
					serial_timeout = false;
     514:	2300      	movs	r3, #0
     516:	4a2b      	ldr	r2, [pc, #172]	; (5c4 <STACK_SIZE+0x1c4>)
     518:	7013      	strb	r3, [r2, #0]
					serial_timeout_count = 0 ; 
     51a:	4a2b      	ldr	r2, [pc, #172]	; (5c8 <STACK_SIZE+0x1c8>)
     51c:	7013      	strb	r3, [r2, #0]
					if ((*(module->rx_buffer_ptr-1) == WR_SPI_INT_SET_ALL || *(module->rx_buffer_ptr-1) == WR_SPI_INT_RECEIVE_ALL)) 
     51e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     520:	1e5a      	subs	r2, r3, #1
     522:	7812      	ldrb	r2, [r2, #0]
     524:	b2d2      	uxtb	r2, r2
     526:	2aca      	cmp	r2, #202	; 0xca
     528:	d00f      	beq.n	54a <STACK_SIZE+0x14a>
     52a:	1e5a      	subs	r2, r3, #1
     52c:	7812      	ldrb	r2, [r2, #0]
     52e:	b2d2      	uxtb	r2, r2
     530:	2acc      	cmp	r2, #204	; 0xcc
     532:	d00a      	beq.n	54a <STACK_SIZE+0x14a>
					else if(*(module->rx_buffer_ptr-1) == DEVICE_VERSION)
     534:	3b01      	subs	r3, #1
     536:	781b      	ldrb	r3, [r3, #0]
     538:	b2db      	uxtb	r3, r3
     53a:	2b8c      	cmp	r3, #140	; 0x8c
     53c:	d1b3      	bne.n	4a6 <STACK_SIZE+0xa6>
						*(module->tx_buffer_ptr)      =	DEVICE_ID_HARDWARE ;	
     53e:	3b7b      	subs	r3, #123	; 0x7b
     540:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     542:	7013      	strb	r3, [r2, #0]
						*(module->tx_buffer_ptr + 1)  = DEVICE_ID_FIRMWARE ;
     544:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     546:	7053      	strb	r3, [r2, #1]
     548:	e7ad      	b.n	4a6 <STACK_SIZE+0xa6>
						module->remaining_tx_buffer_length =  LENGTH_SET_ALL_COMMAND - (INITIAL_LENGTH - module->remaining_tx_buffer_length);
     54a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     54c:	330f      	adds	r3, #15
     54e:	b29b      	uxth	r3, r3
     550:	86a3      	strh	r3, [r4, #52]	; 0x34
						module->remaining_rx_buffer_length =  LENGTH_SET_ALL_COMMAND - (INITIAL_LENGTH - module->remaining_rx_buffer_length);
     552:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     554:	330f      	adds	r3, #15
     556:	b29b      	uxth	r3, r3
     558:	8623      	strh	r3, [r4, #48]	; 0x30
     55a:	e7a4      	b.n	4a6 <STACK_SIZE+0xa6>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     55c:	077b      	lsls	r3, r7, #29
     55e:	d400      	bmi.n	562 <STACK_SIZE+0x162>
     560:	e74d      	b.n	3fe <_spi_interrupt_handler+0xa2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     562:	0020      	movs	r0, r4
     564:	6963      	ldr	r3, [r4, #20]
     566:	4798      	blx	r3
     568:	e749      	b.n	3fe <_spi_interrupt_handler+0xa2>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     56a:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     56c:	2b01      	cmp	r3, #1
     56e:	d000      	beq.n	572 <STACK_SIZE+0x172>
     570:	e75e      	b.n	430 <STACK_SIZE+0x30>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     572:	79e3      	ldrb	r3, [r4, #7]
     574:	2b00      	cmp	r3, #0
     576:	d000      	beq.n	57a <STACK_SIZE+0x17a>
     578:	e75a      	b.n	430 <STACK_SIZE+0x30>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
     57a:	3302      	adds	r3, #2
     57c:	7533      	strb	r3, [r6, #20]
			module->dir    = SPI_DIRECTION_IDLE;
     57e:	3301      	adds	r3, #1
     580:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
     582:	2200      	movs	r2, #0
     584:	3335      	adds	r3, #53	; 0x35
     586:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     588:	07fb      	lsls	r3, r7, #31
     58a:	d400      	bmi.n	58e <STACK_SIZE+0x18e>
     58c:	e745      	b.n	41a <STACK_SIZE+0x1a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
     58e:	0020      	movs	r0, r4
     590:	68e3      	ldr	r3, [r4, #12]
     592:	4798      	blx	r3
     594:	e741      	b.n	41a <STACK_SIZE+0x1a>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     596:	0020      	movs	r0, r4
     598:	6a23      	ldr	r3, [r4, #32]
     59a:	4798      	blx	r3
     59c:	e748      	b.n	430 <STACK_SIZE+0x30>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     59e:	2380      	movs	r3, #128	; 0x80
     5a0:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     5a2:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     5a4:	067b      	lsls	r3, r7, #25
     5a6:	d400      	bmi.n	5aa <STACK_SIZE+0x1aa>
     5a8:	e746      	b.n	438 <STACK_SIZE+0x38>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     5aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
     5ac:	0020      	movs	r0, r4
     5ae:	4798      	blx	r3
}
     5b0:	e742      	b.n	438 <STACK_SIZE+0x38>
     5b2:	46c0      	nop			; (mov r8, r8)
     5b4:	20000214 	.word	0x20000214
     5b8:	20000090 	.word	0x20000090
     5bc:	200000f0 	.word	0x200000f0
     5c0:	200000e3 	.word	0x200000e3
     5c4:	200000e1 	.word	0x200000e1
     5c8:	200000e2 	.word	0x200000e2

000005cc <check_timeout>:
#include "ORB_control.h"
#include "sensor_control.h"
#include "super_servo_control.h"

void check_timeout()
{
     5cc:	b510      	push	{r4, lr}
	if(transcation_start == true)
     5ce:	4b0b      	ldr	r3, [pc, #44]	; (5fc <check_timeout+0x30>)
     5d0:	781b      	ldrb	r3, [r3, #0]
     5d2:	2b00      	cmp	r3, #0
     5d4:	d003      	beq.n	5de <check_timeout+0x12>
	{
		if(serial_timeout == true)
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <check_timeout+0x34>)
     5d8:	781b      	ldrb	r3, [r3, #0]
     5da:	2b00      	cmp	r3, #0
     5dc:	d100      	bne.n	5e0 <check_timeout+0x14>
			transcation_start = false;
			spi_transceive_buffer_job(&spi_slave_instance, sensor_outputs, received_value,SPI_LENGTH);
		}
	}
	
}
     5de:	bd10      	pop	{r4, pc}
			serial_timeout_count = 0;
     5e0:	2300      	movs	r3, #0
     5e2:	4a08      	ldr	r2, [pc, #32]	; (604 <check_timeout+0x38>)
     5e4:	7013      	strb	r3, [r2, #0]
			serial_timeout = false;
     5e6:	4a06      	ldr	r2, [pc, #24]	; (600 <check_timeout+0x34>)
     5e8:	7013      	strb	r3, [r2, #0]
			transcation_start = false;
     5ea:	4a04      	ldr	r2, [pc, #16]	; (5fc <check_timeout+0x30>)
     5ec:	7013      	strb	r3, [r2, #0]
			spi_transceive_buffer_job(&spi_slave_instance, sensor_outputs, received_value,SPI_LENGTH);
     5ee:	3304      	adds	r3, #4
     5f0:	4a05      	ldr	r2, [pc, #20]	; (608 <check_timeout+0x3c>)
     5f2:	4906      	ldr	r1, [pc, #24]	; (60c <check_timeout+0x40>)
     5f4:	4806      	ldr	r0, [pc, #24]	; (610 <check_timeout+0x44>)
     5f6:	4c07      	ldr	r4, [pc, #28]	; (614 <check_timeout+0x48>)
     5f8:	47a0      	blx	r4
}
     5fa:	e7f0      	b.n	5de <check_timeout+0x12>
     5fc:	200000e3 	.word	0x200000e3
     600:	200000e1 	.word	0x200000e1
     604:	200000e2 	.word	0x200000e2
     608:	20000298 	.word	0x20000298
     60c:	200002ac 	.word	0x200002ac
     610:	200000f4 	.word	0x200000f4
     614:	00000319 	.word	0x00000319

00000618 <spi_main_loop>:


void spi_main_loop()
{
     618:	b570      	push	{r4, r5, r6, lr}
     61a:	b084      	sub	sp, #16
	
	volatile enum status_code error_code = 0x10;
     61c:	2210      	movs	r2, #16
     61e:	230f      	movs	r3, #15
     620:	446b      	add	r3, sp
     622:	701a      	strb	r2, [r3, #0]
	//static  uint8_t job_done  = FAILURE;
	uint8_t i    = 0;
	uint8_t rw   = 0;
	uint8_t mode = 0;
	static bool test = true;
	transmit_value[0] = 0x88;
     624:	4b4a      	ldr	r3, [pc, #296]	; (750 <spi_main_loop+0x138>)
     626:	3278      	adds	r2, #120	; 0x78
     628:	701a      	strb	r2, [r3, #0]
	transmit_value[1] = 0xAA;
     62a:	3222      	adds	r2, #34	; 0x22
     62c:	705a      	strb	r2, [r3, #1]
	transmit_value[2] = 0xBB;
     62e:	3211      	adds	r2, #17
     630:	709a      	strb	r2, [r3, #2]
	transmit_value[3] = 0xCC;
     632:	3211      	adds	r2, #17
     634:	70da      	strb	r2, [r3, #3]
		test = true;
		update_LEDS_single(LED3_NO,0x00);
		delay_cycles_ms(100);
	}
	*/
	check_timeout();
     636:	4b47      	ldr	r3, [pc, #284]	; (754 <spi_main_loop+0x13c>)
     638:	4798      	blx	r3
	if(transfer_complete_spi_slave == true)
     63a:	4b47      	ldr	r3, [pc, #284]	; (758 <spi_main_loop+0x140>)
     63c:	781b      	ldrb	r3, [r3, #0]
     63e:	2b00      	cmp	r3, #0
     640:	d015      	beq.n	66e <spi_main_loop+0x56>
		if(count_buffer == 500)
		{
			count_buffer = 0;
		}
		*/
		rw   = received_value[0] & MASK_RW ;
     642:	4a46      	ldr	r2, [pc, #280]	; (75c <spi_main_loop+0x144>)
     644:	7813      	ldrb	r3, [r2, #0]
		mode = received_value[0] & MASK_MODE;
     646:	7812      	ldrb	r2, [r2, #0]
     648:	b2d2      	uxtb	r2, r2
		if(rw == WRITE_SPI)
     64a:	213f      	movs	r1, #63	; 0x3f
     64c:	438b      	bics	r3, r1
     64e:	2bc0      	cmp	r3, #192	; 0xc0
     650:	d00f      	beq.n	672 <spi_main_loop+0x5a>
		}
		else if(rw == READ_SPI)
		{
			
		}
		transfer_complete_spi_slave = false;
     652:	2400      	movs	r4, #0
     654:	4b40      	ldr	r3, [pc, #256]	; (758 <spi_main_loop+0x140>)
     656:	701c      	strb	r4, [r3, #0]
		error_code = spi_transceive_buffer_job(&spi_slave_instance, sensor_outputs, received_value,SPI_LENGTH);
     658:	2304      	movs	r3, #4
     65a:	4a40      	ldr	r2, [pc, #256]	; (75c <spi_main_loop+0x144>)
     65c:	4940      	ldr	r1, [pc, #256]	; (760 <spi_main_loop+0x148>)
     65e:	4841      	ldr	r0, [pc, #260]	; (764 <spi_main_loop+0x14c>)
     660:	4d41      	ldr	r5, [pc, #260]	; (768 <spi_main_loop+0x150>)
     662:	47a8      	blx	r5
     664:	230f      	movs	r3, #15
     666:	446b      	add	r3, sp
     668:	7018      	strb	r0, [r3, #0]
		serial_timeout = false;
     66a:	4b40      	ldr	r3, [pc, #256]	; (76c <spi_main_loop+0x154>)
     66c:	701c      	strb	r4, [r3, #0]
			
	}
	
}		
     66e:	b004      	add	sp, #16
     670:	bd70      	pop	{r4, r5, r6, pc}
		mode = received_value[0] & MASK_MODE;
     672:	3b81      	subs	r3, #129	; 0x81
     674:	401a      	ands	r2, r3
			switch(mode)
     676:	b2d3      	uxtb	r3, r2
     678:	2b0b      	cmp	r3, #11
     67a:	d8ea      	bhi.n	652 <spi_main_loop+0x3a>
     67c:	0092      	lsls	r2, r2, #2
     67e:	4b3c      	ldr	r3, [pc, #240]	; (770 <spi_main_loop+0x158>)
     680:	589b      	ldr	r3, [r3, r2]
     682:	469f      	mov	pc, r3
					update_LEDS_single(LED1_NO,received_value[1]);
     684:	4b35      	ldr	r3, [pc, #212]	; (75c <spi_main_loop+0x144>)
     686:	7859      	ldrb	r1, [r3, #1]
     688:	b2c9      	uxtb	r1, r1
     68a:	2031      	movs	r0, #49	; 0x31
     68c:	4b39      	ldr	r3, [pc, #228]	; (774 <spi_main_loop+0x15c>)
     68e:	4798      	blx	r3
					break;
     690:	e7df      	b.n	652 <spi_main_loop+0x3a>
					update_LEDS_single(LED2_NO,received_value[1]);
     692:	4b32      	ldr	r3, [pc, #200]	; (75c <spi_main_loop+0x144>)
     694:	7859      	ldrb	r1, [r3, #1]
     696:	b2c9      	uxtb	r1, r1
     698:	2032      	movs	r0, #50	; 0x32
     69a:	4b36      	ldr	r3, [pc, #216]	; (774 <spi_main_loop+0x15c>)
     69c:	4798      	blx	r3
					break;
     69e:	e7d8      	b.n	652 <spi_main_loop+0x3a>
				    update_ORB_single(RGB1_NO , received_value[1] , received_value[2] , received_value[3]);
     6a0:	4b2e      	ldr	r3, [pc, #184]	; (75c <spi_main_loop+0x144>)
     6a2:	7859      	ldrb	r1, [r3, #1]
     6a4:	b2c9      	uxtb	r1, r1
     6a6:	789a      	ldrb	r2, [r3, #2]
     6a8:	b2d2      	uxtb	r2, r2
     6aa:	78db      	ldrb	r3, [r3, #3]
     6ac:	b2db      	uxtb	r3, r3
     6ae:	2031      	movs	r0, #49	; 0x31
     6b0:	4c31      	ldr	r4, [pc, #196]	; (778 <spi_main_loop+0x160>)
     6b2:	47a0      	blx	r4
					break;
     6b4:	e7cd      	b.n	652 <spi_main_loop+0x3a>
					update_ORB_single(RGB2_NO , received_value[1] , received_value[2] , received_value[3]);
     6b6:	4b29      	ldr	r3, [pc, #164]	; (75c <spi_main_loop+0x144>)
     6b8:	7859      	ldrb	r1, [r3, #1]
     6ba:	b2c9      	uxtb	r1, r1
     6bc:	789a      	ldrb	r2, [r3, #2]
     6be:	b2d2      	uxtb	r2, r2
     6c0:	78db      	ldrb	r3, [r3, #3]
     6c2:	b2db      	uxtb	r3, r3
     6c4:	2032      	movs	r0, #50	; 0x32
     6c6:	4c2c      	ldr	r4, [pc, #176]	; (778 <spi_main_loop+0x160>)
     6c8:	47a0      	blx	r4
					break;
     6ca:	e7c2      	b.n	652 <spi_main_loop+0x3a>
					update_super_servo_single(SERVO1_NO,received_value[1]);
     6cc:	4b23      	ldr	r3, [pc, #140]	; (75c <spi_main_loop+0x144>)
     6ce:	7859      	ldrb	r1, [r3, #1]
     6d0:	b2c9      	uxtb	r1, r1
     6d2:	2031      	movs	r0, #49	; 0x31
     6d4:	4b29      	ldr	r3, [pc, #164]	; (77c <spi_main_loop+0x164>)
     6d6:	4798      	blx	r3
					break;
     6d8:	e7bb      	b.n	652 <spi_main_loop+0x3a>
					update_super_servo_single(SERVO2_NO,received_value[1]);
     6da:	4b20      	ldr	r3, [pc, #128]	; (75c <spi_main_loop+0x144>)
     6dc:	7859      	ldrb	r1, [r3, #1]
     6de:	b2c9      	uxtb	r1, r1
     6e0:	2032      	movs	r0, #50	; 0x32
     6e2:	4b26      	ldr	r3, [pc, #152]	; (77c <spi_main_loop+0x164>)
     6e4:	4798      	blx	r3
					break;
     6e6:	e7b4      	b.n	652 <spi_main_loop+0x3a>
					update_super_servo_single(SERVO3_NO,received_value[1]);
     6e8:	4b1c      	ldr	r3, [pc, #112]	; (75c <spi_main_loop+0x144>)
     6ea:	7859      	ldrb	r1, [r3, #1]
     6ec:	b2c9      	uxtb	r1, r1
     6ee:	2033      	movs	r0, #51	; 0x33
     6f0:	4b22      	ldr	r3, [pc, #136]	; (77c <spi_main_loop+0x164>)
     6f2:	4798      	blx	r3
					break;
     6f4:	e7ad      	b.n	652 <spi_main_loop+0x3a>
					update_super_servo_single(SERVO4_NO,received_value[1]);
     6f6:	4b19      	ldr	r3, [pc, #100]	; (75c <spi_main_loop+0x144>)
     6f8:	7859      	ldrb	r1, [r3, #1]
     6fa:	b2c9      	uxtb	r1, r1
     6fc:	2034      	movs	r0, #52	; 0x34
     6fe:	4b1f      	ldr	r3, [pc, #124]	; (77c <spi_main_loop+0x164>)
     700:	4798      	blx	r3
					break;
     702:	e7a6      	b.n	652 <spi_main_loop+0x3a>
					update_ORB(received_value[1],received_value[2] ,received_value[3] ,received_value[4] ,received_value[5] ,received_value[6]  );
     704:	4c15      	ldr	r4, [pc, #84]	; (75c <spi_main_loop+0x144>)
     706:	7860      	ldrb	r0, [r4, #1]
     708:	b2c0      	uxtb	r0, r0
     70a:	78a1      	ldrb	r1, [r4, #2]
     70c:	b2c9      	uxtb	r1, r1
     70e:	78e2      	ldrb	r2, [r4, #3]
     710:	b2d2      	uxtb	r2, r2
     712:	7923      	ldrb	r3, [r4, #4]
     714:	b2db      	uxtb	r3, r3
     716:	7965      	ldrb	r5, [r4, #5]
     718:	79a6      	ldrb	r6, [r4, #6]
     71a:	9601      	str	r6, [sp, #4]
     71c:	9500      	str	r5, [sp, #0]
     71e:	4d18      	ldr	r5, [pc, #96]	; (780 <spi_main_loop+0x168>)
     720:	47a8      	blx	r5
					update_LEDS(received_value[7],received_value[8]);
     722:	79e0      	ldrb	r0, [r4, #7]
     724:	b2c0      	uxtb	r0, r0
     726:	7a21      	ldrb	r1, [r4, #8]
     728:	b2c9      	uxtb	r1, r1
     72a:	4b16      	ldr	r3, [pc, #88]	; (784 <spi_main_loop+0x16c>)
     72c:	4798      	blx	r3
					update_super_servo(received_value[11] , received_value[12] , received_value[13], received_value[14]);
     72e:	7ae0      	ldrb	r0, [r4, #11]
     730:	b2c0      	uxtb	r0, r0
     732:	7b21      	ldrb	r1, [r4, #12]
     734:	b2c9      	uxtb	r1, r1
     736:	7b62      	ldrb	r2, [r4, #13]
     738:	b2d2      	uxtb	r2, r2
     73a:	7ba3      	ldrb	r3, [r4, #14]
     73c:	b2db      	uxtb	r3, r3
     73e:	4c12      	ldr	r4, [pc, #72]	; (788 <spi_main_loop+0x170>)
     740:	47a0      	blx	r4
					break;
     742:	e786      	b.n	652 <spi_main_loop+0x3a>
					switch_off_LEDS();
     744:	4b11      	ldr	r3, [pc, #68]	; (78c <spi_main_loop+0x174>)
     746:	4798      	blx	r3
					switch_off_ORB();
     748:	4b11      	ldr	r3, [pc, #68]	; (790 <spi_main_loop+0x178>)
     74a:	4798      	blx	r3
					break;
     74c:	e781      	b.n	652 <spi_main_loop+0x3a>
     74e:	46c0      	nop			; (mov r8, r8)
     750:	200002b0 	.word	0x200002b0
     754:	000005cd 	.word	0x000005cd
     758:	200000e4 	.word	0x200000e4
     75c:	20000298 	.word	0x20000298
     760:	200002ac 	.word	0x200002ac
     764:	200000f4 	.word	0x200000f4
     768:	00000319 	.word	0x00000319
     76c:	200000e1 	.word	0x200000e1
     770:	000035dc 	.word	0x000035dc
     774:	00001079 	.word	0x00001079
     778:	00001145 	.word	0x00001145
     77c:	0000150d 	.word	0x0000150d
     780:	000010f9 	.word	0x000010f9
     784:	00001035 	.word	0x00001035
     788:	0000140d 	.word	0x0000140d
     78c:	000010c5 	.word	0x000010c5
     790:	00001199 	.word	0x00001199

00000794 <spi_slave_callback>:
	spi_enable(&spi_slave_instance);
}

static void spi_slave_callback(struct spi_module *const module)
{
	transfer_complete_spi_slave = true;
     794:	2201      	movs	r2, #1
     796:	4b01      	ldr	r3, [pc, #4]	; (79c <spi_slave_callback+0x8>)
     798:	701a      	strb	r2, [r3, #0]
	//port_pin_set_output_level(PIN_PA27, false);
	//spi_transceive_buffer_job(&spi_slave_instance, transmit_value, received_value,SPI_LENGTH);
}
     79a:	4770      	bx	lr
     79c:	200000e4 	.word	0x200000e4

000007a0 <configure_spi_slave>:
{
     7a0:	b570      	push	{r4, r5, r6, lr}
     7a2:	b08e      	sub	sp, #56	; 0x38
	config->data_order       = SPI_DATA_ORDER_MSB;
     7a4:	2400      	movs	r4, #0
     7a6:	9401      	str	r4, [sp, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     7a8:	9402      	str	r4, [sp, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
     7aa:	23c0      	movs	r3, #192	; 0xc0
     7ac:	039b      	lsls	r3, r3, #14
     7ae:	9303      	str	r3, [sp, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     7b0:	466b      	mov	r3, sp
     7b2:	741c      	strb	r4, [r3, #16]
	config->run_in_standby   = false;
     7b4:	745c      	strb	r4, [r3, #17]
	config->receiver_enable  = true;
     7b6:	2501      	movs	r5, #1
     7b8:	749d      	strb	r5, [r3, #18]
	config->select_slave_low_detect_enable= true;
     7ba:	74dd      	strb	r5, [r3, #19]
	config->master_slave_select_enable= false;
     7bc:	751c      	strb	r4, [r3, #20]
	config->generator_source = GCLK_GENERATOR_0;
     7be:	2324      	movs	r3, #36	; 0x24
     7c0:	466a      	mov	r2, sp
     7c2:	54d4      	strb	r4, [r2, r3]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     7c4:	220c      	movs	r2, #12
     7c6:	2100      	movs	r1, #0
     7c8:	a806      	add	r0, sp, #24
     7ca:	4b14      	ldr	r3, [pc, #80]	; (81c <configure_spi_slave+0x7c>)
     7cc:	4798      	blx	r3
	config_spi_slave.mode = SPI_MODE_SLAVE;
     7ce:	466b      	mov	r3, sp
     7d0:	701c      	strb	r4, [r3, #0]
	config_spi_slave.mode_specific.slave.preload_enable = true;
     7d2:	2320      	movs	r3, #32
     7d4:	466a      	mov	r2, sp
     7d6:	54d5      	strb	r5, [r2, r3]
	config_spi_slave.mode_specific.slave.frame_format = SPI_FRAME_FORMAT_SPI_FRAME;
     7d8:	9406      	str	r4, [sp, #24]
	config_spi_slave.pinmux_pad0 = SPI_SLAVE_PINMUX_PAD0;
     7da:	4b11      	ldr	r3, [pc, #68]	; (820 <configure_spi_slave+0x80>)
     7dc:	930a      	str	r3, [sp, #40]	; 0x28
	config_spi_slave.pinmux_pad1 = SPI_SLAVE_PINMUX_PAD1;
     7de:	4b11      	ldr	r3, [pc, #68]	; (824 <configure_spi_slave+0x84>)
     7e0:	930b      	str	r3, [sp, #44]	; 0x2c
	config_spi_slave.pinmux_pad2 = SPI_SLAVE_PINMUX_PAD2;
     7e2:	4b11      	ldr	r3, [pc, #68]	; (828 <configure_spi_slave+0x88>)
     7e4:	930c      	str	r3, [sp, #48]	; 0x30
	config_spi_slave.pinmux_pad3 = SPI_SLAVE_PINMUX_PAD3;
     7e6:	4b11      	ldr	r3, [pc, #68]	; (82c <configure_spi_slave+0x8c>)
     7e8:	930d      	str	r3, [sp, #52]	; 0x34
	spi_init(&spi_slave_instance,  SLAVE_SPI_MODULE, &config_spi_slave);
     7ea:	4e11      	ldr	r6, [pc, #68]	; (830 <configure_spi_slave+0x90>)
     7ec:	4911      	ldr	r1, [pc, #68]	; (834 <configure_spi_slave+0x94>)
     7ee:	0030      	movs	r0, r6
     7f0:	4b11      	ldr	r3, [pc, #68]	; (838 <configure_spi_slave+0x98>)
     7f2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
     7f4:	6834      	ldr	r4, [r6, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     7f6:	0020      	movs	r0, r4
     7f8:	4b10      	ldr	r3, [pc, #64]	; (83c <configure_spi_slave+0x9c>)
     7fa:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     7fc:	231f      	movs	r3, #31
     7fe:	4018      	ands	r0, r3
     800:	4085      	lsls	r5, r0
     802:	4b0f      	ldr	r3, [pc, #60]	; (840 <configure_spi_slave+0xa0>)
     804:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     806:	6832      	ldr	r2, [r6, #0]
	return (spi_module->SYNCBUSY.reg);
     808:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     80a:	2b00      	cmp	r3, #0
     80c:	d1fc      	bne.n	808 <configure_spi_slave+0x68>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     80e:	6823      	ldr	r3, [r4, #0]
     810:	2202      	movs	r2, #2
     812:	4313      	orrs	r3, r2
     814:	6023      	str	r3, [r4, #0]
}
     816:	b00e      	add	sp, #56	; 0x38
     818:	bd70      	pop	{r4, r5, r6, pc}
     81a:	46c0      	nop			; (mov r8, r8)
     81c:	000034e7 	.word	0x000034e7
     820:	00160002 	.word	0x00160002
     824:	00170002 	.word	0x00170002
     828:	00180002 	.word	0x00180002
     82c:	00190002 	.word	0x00190002
     830:	200000f4 	.word	0x200000f4
     834:	42000c00 	.word	0x42000c00
     838:	000000ed 	.word	0x000000ed
     83c:	00001f35 	.word	0x00001f35
     840:	e000e100 	.word	0xe000e100

00000844 <configure_spi_slave_callbacks>:

void configure_spi_slave_callbacks(void)
{
     844:	b510      	push	{r4, lr}
	spi_register_callback(&spi_slave_instance, spi_slave_callback,SPI_CALLBACK_BUFFER_TRANSCEIVED);
     846:	4c06      	ldr	r4, [pc, #24]	; (860 <configure_spi_slave_callbacks+0x1c>)
     848:	2202      	movs	r2, #2
     84a:	4906      	ldr	r1, [pc, #24]	; (864 <configure_spi_slave_callbacks+0x20>)
     84c:	0020      	movs	r0, r4
     84e:	4b06      	ldr	r3, [pc, #24]	; (868 <configure_spi_slave_callbacks+0x24>)
     850:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
     852:	2237      	movs	r2, #55	; 0x37
     854:	5ca3      	ldrb	r3, [r4, r2]
     856:	2104      	movs	r1, #4
     858:	430b      	orrs	r3, r1
     85a:	54a3      	strb	r3, [r4, r2]
	spi_enable_callback(&spi_slave_instance, SPI_CALLBACK_BUFFER_TRANSCEIVED);
}
     85c:	bd10      	pop	{r4, pc}
     85e:	46c0      	nop			; (mov r8, r8)
     860:	200000f4 	.word	0x200000f4
     864:	00000795 	.word	0x00000795
     868:	00000301 	.word	0x00000301

0000086c <spi_slave_init>:

void spi_slave_init()
{
     86c:	b5f0      	push	{r4, r5, r6, r7, lr}
     86e:	b083      	sub	sp, #12
	volatile enum status_code error_code = 0x10;
     870:	2210      	movs	r2, #16
     872:	466b      	mov	r3, sp
     874:	71da      	strb	r2, [r3, #7]
	configure_spi_slave();
     876:	4b10      	ldr	r3, [pc, #64]	; (8b8 <spi_slave_init+0x4c>)
     878:	4798      	blx	r3
	configure_spi_slave_callbacks();
     87a:	4b10      	ldr	r3, [pc, #64]	; (8bc <spi_slave_init+0x50>)
     87c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     87e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     880:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     884:	2200      	movs	r2, #0
     886:	4b0e      	ldr	r3, [pc, #56]	; (8c0 <spi_slave_init+0x54>)
     888:	701a      	strb	r2, [r3, #0]
	do
	{
	error_code = spi_transceive_buffer_job(&spi_slave_instance, sensor_outputs, received_value,SPI_LENGTH);
     88a:	4e0e      	ldr	r6, [pc, #56]	; (8c4 <spi_slave_init+0x58>)
     88c:	4d0e      	ldr	r5, [pc, #56]	; (8c8 <spi_slave_init+0x5c>)
     88e:	4c0f      	ldr	r4, [pc, #60]	; (8cc <spi_slave_init+0x60>)
     890:	2304      	movs	r3, #4
     892:	0032      	movs	r2, r6
     894:	0029      	movs	r1, r5
     896:	0020      	movs	r0, r4
     898:	4f0d      	ldr	r7, [pc, #52]	; (8d0 <spi_slave_init+0x64>)
     89a:	47b8      	blx	r7
     89c:	466b      	mov	r3, sp
     89e:	71d8      	strb	r0, [r3, #7]
     8a0:	3307      	adds	r3, #7
	} while (error_code != STATUS_OK );
     8a2:	781b      	ldrb	r3, [r3, #0]
     8a4:	2b00      	cmp	r3, #0
     8a6:	d1f3      	bne.n	890 <spi_slave_init+0x24>
	cpu_irq_enable();
     8a8:	2201      	movs	r2, #1
     8aa:	4b05      	ldr	r3, [pc, #20]	; (8c0 <spi_slave_init+0x54>)
     8ac:	701a      	strb	r2, [r3, #0]
     8ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     8b2:	b662      	cpsie	i
	//delay_cycles_ms(2000);
}
     8b4:	b003      	add	sp, #12
     8b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8b8:	000007a1 	.word	0x000007a1
     8bc:	00000845 	.word	0x00000845
     8c0:	2000000c 	.word	0x2000000c
     8c4:	20000298 	.word	0x20000298
     8c8:	200002ac 	.word	0x200002ac
     8cc:	200000f4 	.word	0x200000f4
     8d0:	00000319 	.word	0x00000319

000008d4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     8d4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     8d6:	2000      	movs	r0, #0
     8d8:	4b08      	ldr	r3, [pc, #32]	; (8fc <delay_init+0x28>)
     8da:	4798      	blx	r3
     8dc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     8de:	4c08      	ldr	r4, [pc, #32]	; (900 <delay_init+0x2c>)
     8e0:	21fa      	movs	r1, #250	; 0xfa
     8e2:	0089      	lsls	r1, r1, #2
     8e4:	47a0      	blx	r4
     8e6:	4b07      	ldr	r3, [pc, #28]	; (904 <delay_init+0x30>)
     8e8:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     8ea:	4907      	ldr	r1, [pc, #28]	; (908 <delay_init+0x34>)
     8ec:	0028      	movs	r0, r5
     8ee:	47a0      	blx	r4
     8f0:	4b06      	ldr	r3, [pc, #24]	; (90c <delay_init+0x38>)
     8f2:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     8f4:	2205      	movs	r2, #5
     8f6:	4b06      	ldr	r3, [pc, #24]	; (910 <delay_init+0x3c>)
     8f8:	601a      	str	r2, [r3, #0]
}
     8fa:	bd70      	pop	{r4, r5, r6, pc}
     8fc:	00002d6d 	.word	0x00002d6d
     900:	0000318d 	.word	0x0000318d
     904:	20000000 	.word	0x20000000
     908:	000f4240 	.word	0x000f4240
     90c:	20000004 	.word	0x20000004
     910:	e000e010 	.word	0xe000e010

00000914 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     914:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     916:	2200      	movs	r2, #0
     918:	2300      	movs	r3, #0
     91a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     91c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     91e:	2100      	movs	r1, #0
     920:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     922:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     924:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     926:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     928:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     92a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     92c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     92e:	24c0      	movs	r4, #192	; 0xc0
     930:	0164      	lsls	r4, r4, #5
     932:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     934:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     936:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     938:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     93a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     93c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     93e:	242a      	movs	r4, #42	; 0x2a
     940:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     942:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     944:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     946:	3c06      	subs	r4, #6
     948:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     94a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     94c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     94e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     950:	232b      	movs	r3, #43	; 0x2b
     952:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     954:	3301      	adds	r3, #1
     956:	54c1      	strb	r1, [r0, r3]
}
     958:	bd10      	pop	{r4, pc}
	...

0000095c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     95c:	b5f0      	push	{r4, r5, r6, r7, lr}
     95e:	46d6      	mov	lr, sl
     960:	464f      	mov	r7, r9
     962:	4646      	mov	r6, r8
     964:	b5c0      	push	{r6, r7, lr}
     966:	b096      	sub	sp, #88	; 0x58
     968:	0007      	movs	r7, r0
     96a:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     96c:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     96e:	4ac6      	ldr	r2, [pc, #792]	; (c88 <adc_init+0x32c>)
     970:	6a10      	ldr	r0, [r2, #32]
     972:	2380      	movs	r3, #128	; 0x80
     974:	005b      	lsls	r3, r3, #1
     976:	4303      	orrs	r3, r0
     978:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     97a:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     97c:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     97e:	07db      	lsls	r3, r3, #31
     980:	d505      	bpl.n	98e <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     982:	b016      	add	sp, #88	; 0x58
     984:	bc1c      	pop	{r2, r3, r4}
     986:	4690      	mov	r8, r2
     988:	4699      	mov	r9, r3
     98a:	46a2      	mov	sl, r4
     98c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     98e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     990:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     992:	079b      	lsls	r3, r3, #30
     994:	d4f5      	bmi.n	982 <adc_init+0x26>
	module_inst->reference = config->reference;
     996:	7873      	ldrb	r3, [r6, #1]
     998:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     99a:	2b00      	cmp	r3, #0
     99c:	d104      	bne.n	9a8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     99e:	4abb      	ldr	r2, [pc, #748]	; (c8c <adc_init+0x330>)
     9a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     9a2:	2104      	movs	r1, #4
     9a4:	430b      	orrs	r3, r1
     9a6:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     9a8:	2300      	movs	r3, #0
     9aa:	60bb      	str	r3, [r7, #8]
     9ac:	60fb      	str	r3, [r7, #12]
     9ae:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     9b0:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     9b2:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     9b4:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     9b6:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     9b8:	4bb5      	ldr	r3, [pc, #724]	; (c90 <adc_init+0x334>)
     9ba:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     9bc:	232a      	movs	r3, #42	; 0x2a
     9be:	5cf3      	ldrb	r3, [r6, r3]
     9c0:	2b00      	cmp	r3, #0
     9c2:	d105      	bne.n	9d0 <adc_init+0x74>
     9c4:	7d33      	ldrb	r3, [r6, #20]
     9c6:	2b00      	cmp	r3, #0
     9c8:	d102      	bne.n	9d0 <adc_init+0x74>
		module_inst->software_trigger = true;
     9ca:	3301      	adds	r3, #1
     9cc:	777b      	strb	r3, [r7, #29]
     9ce:	e001      	b.n	9d4 <adc_init+0x78>
		module_inst->software_trigger = false;
     9d0:	2300      	movs	r3, #0
     9d2:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     9d4:	683b      	ldr	r3, [r7, #0]
     9d6:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     9d8:	7833      	ldrb	r3, [r6, #0]
     9da:	466a      	mov	r2, sp
     9dc:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     9de:	4669      	mov	r1, sp
     9e0:	2013      	movs	r0, #19
     9e2:	4bac      	ldr	r3, [pc, #688]	; (c94 <adc_init+0x338>)
     9e4:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     9e6:	2013      	movs	r0, #19
     9e8:	4bab      	ldr	r3, [pc, #684]	; (c98 <adc_init+0x33c>)
     9ea:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     9ec:	232c      	movs	r3, #44	; 0x2c
     9ee:	5cf2      	ldrb	r2, [r6, r3]
     9f0:	2a00      	cmp	r2, #0
     9f2:	d054      	beq.n	a9e <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     9f4:	3b01      	subs	r3, #1
     9f6:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     9f8:	7b33      	ldrb	r3, [r6, #12]
     9fa:	18eb      	adds	r3, r5, r3
     9fc:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     9fe:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     a00:	b2c9      	uxtb	r1, r1
     a02:	428b      	cmp	r3, r1
     a04:	d221      	bcs.n	a4a <adc_init+0xee>
     a06:	1952      	adds	r2, r2, r5
     a08:	b2d3      	uxtb	r3, r2
     a0a:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     a0c:	4ba3      	ldr	r3, [pc, #652]	; (c9c <adc_init+0x340>)
     a0e:	469a      	mov	sl, r3
     a10:	e003      	b.n	a1a <adc_init+0xbe>
			offset++;
     a12:	3501      	adds	r5, #1
     a14:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     a16:	454d      	cmp	r5, r9
     a18:	d017      	beq.n	a4a <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     a1a:	240f      	movs	r4, #15
     a1c:	402c      	ands	r4, r5
     a1e:	7b33      	ldrb	r3, [r6, #12]
     a20:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     a22:	2250      	movs	r2, #80	; 0x50
     a24:	499e      	ldr	r1, [pc, #632]	; (ca0 <adc_init+0x344>)
     a26:	a802      	add	r0, sp, #8
     a28:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     a2a:	2c09      	cmp	r4, #9
     a2c:	d8f1      	bhi.n	a12 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     a2e:	00a4      	lsls	r4, r4, #2
     a30:	ab02      	add	r3, sp, #8
     a32:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a34:	a901      	add	r1, sp, #4
     a36:	2300      	movs	r3, #0
     a38:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     a3a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     a3c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     a3e:	3301      	adds	r3, #1
     a40:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     a42:	b2c0      	uxtb	r0, r0
     a44:	4b97      	ldr	r3, [pc, #604]	; (ca4 <adc_init+0x348>)
     a46:	4798      	blx	r3
     a48:	e7e3      	b.n	a12 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     a4a:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     a4c:	2250      	movs	r2, #80	; 0x50
     a4e:	4994      	ldr	r1, [pc, #592]	; (ca0 <adc_init+0x344>)
     a50:	a802      	add	r0, sp, #8
     a52:	4b92      	ldr	r3, [pc, #584]	; (c9c <adc_init+0x340>)
     a54:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     a56:	2c09      	cmp	r4, #9
     a58:	d913      	bls.n	a82 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     a5a:	7d73      	ldrb	r3, [r6, #21]
     a5c:	009b      	lsls	r3, r3, #2
     a5e:	b2db      	uxtb	r3, r3
     a60:	4642      	mov	r2, r8
     a62:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     a64:	7db3      	ldrb	r3, [r6, #22]
     a66:	01db      	lsls	r3, r3, #7
     a68:	7872      	ldrb	r2, [r6, #1]
     a6a:	4313      	orrs	r3, r2
     a6c:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     a6e:	4642      	mov	r2, r8
     a70:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     a72:	7933      	ldrb	r3, [r6, #4]
     a74:	2b34      	cmp	r3, #52	; 0x34
     a76:	d900      	bls.n	a7a <adc_init+0x11e>
     a78:	e17b      	b.n	d72 <adc_init+0x416>
     a7a:	009b      	lsls	r3, r3, #2
     a7c:	4a8a      	ldr	r2, [pc, #552]	; (ca8 <adc_init+0x34c>)
     a7e:	58d3      	ldr	r3, [r2, r3]
     a80:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     a82:	00a4      	lsls	r4, r4, #2
     a84:	ab02      	add	r3, sp, #8
     a86:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a88:	a901      	add	r1, sp, #4
     a8a:	2300      	movs	r3, #0
     a8c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     a8e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     a90:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     a92:	3301      	adds	r3, #1
     a94:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     a96:	b2c0      	uxtb	r0, r0
     a98:	4b82      	ldr	r3, [pc, #520]	; (ca4 <adc_init+0x348>)
     a9a:	4798      	blx	r3
     a9c:	e7dd      	b.n	a5a <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     a9e:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     aa0:	2250      	movs	r2, #80	; 0x50
     aa2:	497f      	ldr	r1, [pc, #508]	; (ca0 <adc_init+0x344>)
     aa4:	a802      	add	r0, sp, #8
     aa6:	4b7d      	ldr	r3, [pc, #500]	; (c9c <adc_init+0x340>)
     aa8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     aaa:	2c09      	cmp	r4, #9
     aac:	d915      	bls.n	ada <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     aae:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     ab0:	2250      	movs	r2, #80	; 0x50
     ab2:	497b      	ldr	r1, [pc, #492]	; (ca0 <adc_init+0x344>)
     ab4:	a802      	add	r0, sp, #8
     ab6:	4b79      	ldr	r3, [pc, #484]	; (c9c <adc_init+0x340>)
     ab8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     aba:	2c09      	cmp	r4, #9
     abc:	d8cd      	bhi.n	a5a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     abe:	00a4      	lsls	r4, r4, #2
     ac0:	ab02      	add	r3, sp, #8
     ac2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ac4:	a901      	add	r1, sp, #4
     ac6:	2300      	movs	r3, #0
     ac8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     aca:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     acc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     ace:	3301      	adds	r3, #1
     ad0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     ad2:	b2c0      	uxtb	r0, r0
     ad4:	4b73      	ldr	r3, [pc, #460]	; (ca4 <adc_init+0x348>)
     ad6:	4798      	blx	r3
     ad8:	e7bf      	b.n	a5a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     ada:	00a4      	lsls	r4, r4, #2
     adc:	ab02      	add	r3, sp, #8
     ade:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ae0:	a901      	add	r1, sp, #4
     ae2:	2300      	movs	r3, #0
     ae4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     ae6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     ae8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     aea:	3301      	adds	r3, #1
     aec:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     aee:	b2c0      	uxtb	r0, r0
     af0:	4b6c      	ldr	r3, [pc, #432]	; (ca4 <adc_init+0x348>)
     af2:	4798      	blx	r3
     af4:	e7db      	b.n	aae <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     af6:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     af8:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     afa:	2102      	movs	r1, #2
     afc:	e01a      	b.n	b34 <adc_init+0x1d8>
		adjres = config->divide_result;
     afe:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     b00:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     b02:	2410      	movs	r4, #16
     b04:	e016      	b.n	b34 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     b06:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     b08:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     b0a:	2101      	movs	r1, #1
     b0c:	e012      	b.n	b34 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     b0e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     b10:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     b12:	2100      	movs	r1, #0
     b14:	e00e      	b.n	b34 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     b16:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     b18:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     b1a:	2100      	movs	r1, #0
     b1c:	e00a      	b.n	b34 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     b1e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     b20:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     b22:	2100      	movs	r1, #0
     b24:	e006      	b.n	b34 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     b26:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     b28:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     b2a:	2100      	movs	r1, #0
     b2c:	e002      	b.n	b34 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     b2e:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     b30:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     b32:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     b34:	0109      	lsls	r1, r1, #4
     b36:	2270      	movs	r2, #112	; 0x70
     b38:	400a      	ands	r2, r1
     b3a:	4313      	orrs	r3, r2
     b3c:	4642      	mov	r2, r8
     b3e:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     b40:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     b42:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     b44:	2b3f      	cmp	r3, #63	; 0x3f
     b46:	d900      	bls.n	b4a <adc_init+0x1ee>
     b48:	e71b      	b.n	982 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     b4a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     b4c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     b4e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     b50:	b25b      	sxtb	r3, r3
     b52:	2b00      	cmp	r3, #0
     b54:	dbfb      	blt.n	b4e <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     b56:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     b58:	8872      	ldrh	r2, [r6, #2]
     b5a:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     b5c:	2224      	movs	r2, #36	; 0x24
     b5e:	5cb2      	ldrb	r2, [r6, r2]
     b60:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     b62:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     b64:	7d32      	ldrb	r2, [r6, #20]
     b66:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     b68:	4313      	orrs	r3, r2
     b6a:	7cb2      	ldrb	r2, [r6, #18]
     b6c:	0052      	lsls	r2, r2, #1
     b6e:	4313      	orrs	r3, r2
     b70:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     b72:	4642      	mov	r2, r8
     b74:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     b76:	7e33      	ldrb	r3, [r6, #24]
     b78:	2b00      	cmp	r3, #0
     b7a:	d020      	beq.n	bbe <adc_init+0x262>
		switch (resolution) {
     b7c:	2c10      	cmp	r4, #16
     b7e:	d100      	bne.n	b82 <adc_init+0x226>
     b80:	e0d9      	b.n	d36 <adc_init+0x3da>
     b82:	d800      	bhi.n	b86 <adc_init+0x22a>
     b84:	e098      	b.n	cb8 <adc_init+0x35c>
     b86:	2c20      	cmp	r4, #32
     b88:	d100      	bne.n	b8c <adc_init+0x230>
     b8a:	e0b6      	b.n	cfa <adc_init+0x39e>
     b8c:	2c30      	cmp	r4, #48	; 0x30
     b8e:	d116      	bne.n	bbe <adc_init+0x262>
			if (config->differential_mode &&
     b90:	7cf2      	ldrb	r2, [r6, #19]
     b92:	2a00      	cmp	r2, #0
     b94:	d00a      	beq.n	bac <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     b96:	69f2      	ldr	r2, [r6, #28]
     b98:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     b9a:	2017      	movs	r0, #23
			if (config->differential_mode &&
     b9c:	2aff      	cmp	r2, #255	; 0xff
     b9e:	d900      	bls.n	ba2 <adc_init+0x246>
     ba0:	e6ef      	b.n	982 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     ba2:	6a32      	ldr	r2, [r6, #32]
     ba4:	3280      	adds	r2, #128	; 0x80
     ba6:	2aff      	cmp	r2, #255	; 0xff
     ba8:	d900      	bls.n	bac <adc_init+0x250>
     baa:	e6ea      	b.n	982 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     bac:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     bae:	69f2      	ldr	r2, [r6, #28]
     bb0:	2aff      	cmp	r2, #255	; 0xff
     bb2:	dd00      	ble.n	bb6 <adc_init+0x25a>
     bb4:	e6e5      	b.n	982 <adc_init+0x26>
     bb6:	6a32      	ldr	r2, [r6, #32]
     bb8:	2aff      	cmp	r2, #255	; 0xff
     bba:	dd00      	ble.n	bbe <adc_init+0x262>
     bbc:	e6e1      	b.n	982 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     bbe:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     bc0:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     bc2:	b252      	sxtb	r2, r2
     bc4:	2a00      	cmp	r2, #0
     bc6:	dbfb      	blt.n	bc0 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     bc8:	4642      	mov	r2, r8
     bca:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     bcc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     bce:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     bd0:	b25b      	sxtb	r3, r3
     bd2:	2b00      	cmp	r3, #0
     bd4:	dbfb      	blt.n	bce <adc_init+0x272>
	adc_module->WINLT.reg =
     bd6:	8bb3      	ldrh	r3, [r6, #28]
     bd8:	4642      	mov	r2, r8
     bda:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     bdc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     bde:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     be0:	b25b      	sxtb	r3, r3
     be2:	2b00      	cmp	r3, #0
     be4:	dbfb      	blt.n	bde <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     be6:	8c33      	ldrh	r3, [r6, #32]
     be8:	4642      	mov	r2, r8
     bea:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     bec:	232c      	movs	r3, #44	; 0x2c
     bee:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     bf0:	2b00      	cmp	r3, #0
     bf2:	d005      	beq.n	c00 <adc_init+0x2a4>
		inputs_to_scan--;
     bf4:	3b01      	subs	r3, #1
     bf6:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     bf8:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     bfa:	2b0f      	cmp	r3, #15
     bfc:	d900      	bls.n	c00 <adc_init+0x2a4>
     bfe:	e6c0      	b.n	982 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     c00:	222b      	movs	r2, #43	; 0x2b
     c02:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     c04:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     c06:	290f      	cmp	r1, #15
     c08:	d900      	bls.n	c0c <adc_init+0x2b0>
     c0a:	e6ba      	b.n	982 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     c0c:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     c0e:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     c10:	b252      	sxtb	r2, r2
     c12:	2a00      	cmp	r2, #0
     c14:	dbfb      	blt.n	c0e <adc_init+0x2b2>
			config->negative_input |
     c16:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     c18:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     c1a:	4302      	orrs	r2, r0
     c1c:	68b0      	ldr	r0, [r6, #8]
     c1e:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     c20:	0509      	lsls	r1, r1, #20
			config->negative_input |
     c22:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     c24:	041b      	lsls	r3, r3, #16
			config->negative_input |
     c26:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     c28:	4642      	mov	r2, r8
     c2a:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     c2c:	232a      	movs	r3, #42	; 0x2a
     c2e:	5cf3      	ldrb	r3, [r6, r3]
     c30:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     c32:	230f      	movs	r3, #15
     c34:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     c36:	3315      	adds	r3, #21
     c38:	5cf3      	ldrb	r3, [r6, r3]
     c3a:	2b00      	cmp	r3, #0
     c3c:	d012      	beq.n	c64 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     c3e:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     c40:	4a1a      	ldr	r2, [pc, #104]	; (cac <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     c42:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     c44:	4293      	cmp	r3, r2
     c46:	d900      	bls.n	c4a <adc_init+0x2ee>
     c48:	e69b      	b.n	982 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     c4a:	4642      	mov	r2, r8
     c4c:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     c4e:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     c50:	2380      	movs	r3, #128	; 0x80
     c52:	011b      	lsls	r3, r3, #4
     c54:	18d3      	adds	r3, r2, r3
     c56:	4915      	ldr	r1, [pc, #84]	; (cac <adc_init+0x350>)
     c58:	b29b      	uxth	r3, r3
     c5a:	428b      	cmp	r3, r1
     c5c:	d900      	bls.n	c60 <adc_init+0x304>
     c5e:	e690      	b.n	982 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     c60:	4643      	mov	r3, r8
     c62:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     c64:	4b12      	ldr	r3, [pc, #72]	; (cb0 <adc_init+0x354>)
     c66:	681b      	ldr	r3, [r3, #0]
     c68:	015b      	lsls	r3, r3, #5
     c6a:	22e0      	movs	r2, #224	; 0xe0
     c6c:	00d2      	lsls	r2, r2, #3
     c6e:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     c70:	4a10      	ldr	r2, [pc, #64]	; (cb4 <adc_init+0x358>)
     c72:	6851      	ldr	r1, [r2, #4]
     c74:	0149      	lsls	r1, r1, #5
     c76:	6812      	ldr	r2, [r2, #0]
     c78:	0ed2      	lsrs	r2, r2, #27
     c7a:	430a      	orrs	r2, r1
     c7c:	b2d2      	uxtb	r2, r2
			) |
     c7e:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     c80:	4642      	mov	r2, r8
     c82:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     c84:	2000      	movs	r0, #0
     c86:	e67c      	b.n	982 <adc_init+0x26>
     c88:	40000400 	.word	0x40000400
     c8c:	40000800 	.word	0x40000800
     c90:	20000164 	.word	0x20000164
     c94:	00002e85 	.word	0x00002e85
     c98:	00002df9 	.word	0x00002df9
     c9c:	000034d5 	.word	0x000034d5
     ca0:	000036e0 	.word	0x000036e0
     ca4:	00002f7d 	.word	0x00002f7d
     ca8:	0000360c 	.word	0x0000360c
     cac:	00000fff 	.word	0x00000fff
     cb0:	00806024 	.word	0x00806024
     cb4:	00806020 	.word	0x00806020
		switch (resolution) {
     cb8:	2c00      	cmp	r4, #0
     cba:	d000      	beq.n	cbe <adc_init+0x362>
     cbc:	e77f      	b.n	bbe <adc_init+0x262>
			if (config->differential_mode &&
     cbe:	7cf2      	ldrb	r2, [r6, #19]
     cc0:	2a00      	cmp	r2, #0
     cc2:	d00f      	beq.n	ce4 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     cc4:	69f2      	ldr	r2, [r6, #28]
     cc6:	2180      	movs	r1, #128	; 0x80
     cc8:	0109      	lsls	r1, r1, #4
     cca:	468c      	mov	ip, r1
     ccc:	4462      	add	r2, ip
			if (config->differential_mode &&
     cce:	492a      	ldr	r1, [pc, #168]	; (d78 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     cd0:	2017      	movs	r0, #23
			if (config->differential_mode &&
     cd2:	428a      	cmp	r2, r1
     cd4:	d900      	bls.n	cd8 <adc_init+0x37c>
     cd6:	e654      	b.n	982 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     cd8:	6a32      	ldr	r2, [r6, #32]
     cda:	4462      	add	r2, ip
     cdc:	4926      	ldr	r1, [pc, #152]	; (d78 <adc_init+0x41c>)
     cde:	428a      	cmp	r2, r1
     ce0:	d900      	bls.n	ce4 <adc_init+0x388>
     ce2:	e64e      	b.n	982 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     ce4:	4a24      	ldr	r2, [pc, #144]	; (d78 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     ce6:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     ce8:	69f1      	ldr	r1, [r6, #28]
     cea:	4291      	cmp	r1, r2
     cec:	dd00      	ble.n	cf0 <adc_init+0x394>
     cee:	e648      	b.n	982 <adc_init+0x26>
     cf0:	6a31      	ldr	r1, [r6, #32]
     cf2:	4291      	cmp	r1, r2
     cf4:	dd00      	ble.n	cf8 <adc_init+0x39c>
     cf6:	e644      	b.n	982 <adc_init+0x26>
     cf8:	e761      	b.n	bbe <adc_init+0x262>
			if (config->differential_mode &&
     cfa:	7cf2      	ldrb	r2, [r6, #19]
     cfc:	2a00      	cmp	r2, #0
     cfe:	d00f      	beq.n	d20 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     d00:	69f2      	ldr	r2, [r6, #28]
     d02:	2180      	movs	r1, #128	; 0x80
     d04:	0089      	lsls	r1, r1, #2
     d06:	468c      	mov	ip, r1
     d08:	4462      	add	r2, ip
			if (config->differential_mode &&
     d0a:	491c      	ldr	r1, [pc, #112]	; (d7c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     d0c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     d0e:	428a      	cmp	r2, r1
     d10:	d900      	bls.n	d14 <adc_init+0x3b8>
     d12:	e636      	b.n	982 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     d14:	6a32      	ldr	r2, [r6, #32]
     d16:	4462      	add	r2, ip
     d18:	4918      	ldr	r1, [pc, #96]	; (d7c <adc_init+0x420>)
     d1a:	428a      	cmp	r2, r1
     d1c:	d900      	bls.n	d20 <adc_init+0x3c4>
     d1e:	e630      	b.n	982 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     d20:	4a16      	ldr	r2, [pc, #88]	; (d7c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     d22:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     d24:	69f1      	ldr	r1, [r6, #28]
     d26:	4291      	cmp	r1, r2
     d28:	dd00      	ble.n	d2c <adc_init+0x3d0>
     d2a:	e62a      	b.n	982 <adc_init+0x26>
     d2c:	6a31      	ldr	r1, [r6, #32]
     d2e:	4291      	cmp	r1, r2
     d30:	dd00      	ble.n	d34 <adc_init+0x3d8>
     d32:	e626      	b.n	982 <adc_init+0x26>
     d34:	e743      	b.n	bbe <adc_init+0x262>
			if (config->differential_mode &&
     d36:	7cf2      	ldrb	r2, [r6, #19]
     d38:	2a00      	cmp	r2, #0
     d3a:	d00f      	beq.n	d5c <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     d3c:	69f2      	ldr	r2, [r6, #28]
     d3e:	2180      	movs	r1, #128	; 0x80
     d40:	0209      	lsls	r1, r1, #8
     d42:	468c      	mov	ip, r1
     d44:	4462      	add	r2, ip
			if (config->differential_mode &&
     d46:	490e      	ldr	r1, [pc, #56]	; (d80 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     d48:	2017      	movs	r0, #23
			if (config->differential_mode &&
     d4a:	428a      	cmp	r2, r1
     d4c:	d900      	bls.n	d50 <adc_init+0x3f4>
     d4e:	e618      	b.n	982 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     d50:	6a32      	ldr	r2, [r6, #32]
     d52:	4462      	add	r2, ip
     d54:	490a      	ldr	r1, [pc, #40]	; (d80 <adc_init+0x424>)
     d56:	428a      	cmp	r2, r1
     d58:	d900      	bls.n	d5c <adc_init+0x400>
     d5a:	e612      	b.n	982 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     d5c:	4a08      	ldr	r2, [pc, #32]	; (d80 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     d5e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     d60:	69f1      	ldr	r1, [r6, #28]
     d62:	4291      	cmp	r1, r2
     d64:	dd00      	ble.n	d68 <adc_init+0x40c>
     d66:	e60c      	b.n	982 <adc_init+0x26>
     d68:	6a31      	ldr	r1, [r6, #32]
     d6a:	4291      	cmp	r1, r2
     d6c:	dd00      	ble.n	d70 <adc_init+0x414>
     d6e:	e608      	b.n	982 <adc_init+0x26>
     d70:	e725      	b.n	bbe <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     d72:	2017      	movs	r0, #23
     d74:	e605      	b.n	982 <adc_init+0x26>
     d76:	46c0      	nop			; (mov r8, r8)
     d78:	00000fff 	.word	0x00000fff
     d7c:	000003ff 	.word	0x000003ff
     d80:	0000ffff 	.word	0x0000ffff

00000d84 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     d84:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     d86:	4b2e      	ldr	r3, [pc, #184]	; (e40 <ADC_Handler+0xbc>)
     d88:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg;
     d8a:	6823      	ldr	r3, [r4, #0]
     d8c:	7e1d      	ldrb	r5, [r3, #24]
     d8e:	b2ed      	uxtb	r5, r5
	if (flags & ADC_INTFLAG_RESRDY) {
     d90:	07ea      	lsls	r2, r5, #31
     d92:	d505      	bpl.n	da0 <ADC_Handler+0x1c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     d94:	7ee2      	ldrb	r2, [r4, #27]
     d96:	07d2      	lsls	r2, r2, #31
     d98:	d502      	bpl.n	da0 <ADC_Handler+0x1c>
     d9a:	7ea2      	ldrb	r2, [r4, #26]
     d9c:	07d2      	lsls	r2, r2, #31
     d9e:	d416      	bmi.n	dce <ADC_Handler+0x4a>
	if (flags & ADC_INTFLAG_WINMON) {
     da0:	076b      	lsls	r3, r5, #29
     da2:	d508      	bpl.n	db6 <ADC_Handler+0x32>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     da4:	2304      	movs	r3, #4
     da6:	6822      	ldr	r2, [r4, #0]
     da8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     daa:	7ee3      	ldrb	r3, [r4, #27]
     dac:	079b      	lsls	r3, r3, #30
     dae:	d502      	bpl.n	db6 <ADC_Handler+0x32>
     db0:	7ea3      	ldrb	r3, [r4, #26]
     db2:	079b      	lsls	r3, r3, #30
     db4:	d43c      	bmi.n	e30 <ADC_Handler+0xac>
	if (flags & ADC_INTFLAG_OVERRUN) {
     db6:	07ab      	lsls	r3, r5, #30
     db8:	d508      	bpl.n	dcc <ADC_Handler+0x48>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     dba:	2302      	movs	r3, #2
     dbc:	6822      	ldr	r2, [r4, #0]
     dbe:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     dc0:	7ee3      	ldrb	r3, [r4, #27]
     dc2:	075b      	lsls	r3, r3, #29
     dc4:	d502      	bpl.n	dcc <ADC_Handler+0x48>
     dc6:	7ea3      	ldrb	r3, [r4, #26]
     dc8:	075b      	lsls	r3, r3, #29
     dca:	d435      	bmi.n	e38 <ADC_Handler+0xb4>
	_adc_interrupt_handler(0);
}
     dcc:	bd70      	pop	{r4, r5, r6, pc}
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     dce:	2201      	movs	r2, #1
     dd0:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     dd2:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     dd4:	7e53      	ldrb	r3, [r2, #25]
			while (adc_is_syncing(module)) {
     dd6:	b25b      	sxtb	r3, r3
     dd8:	2b00      	cmp	r3, #0
     dda:	dbfb      	blt.n	dd4 <ADC_Handler+0x50>
			*(module->job_buffer++) = module->hw->RESULT.reg;
     ddc:	6961      	ldr	r1, [r4, #20]
     dde:	1c8b      	adds	r3, r1, #2
     de0:	6163      	str	r3, [r4, #20]
     de2:	8b53      	ldrh	r3, [r2, #26]
     de4:	b29b      	uxth	r3, r3
     de6:	800b      	strh	r3, [r1, #0]
			if (--module->remaining_conversions > 0) {
     de8:	8b23      	ldrh	r3, [r4, #24]
     dea:	3b01      	subs	r3, #1
     dec:	b29b      	uxth	r3, r3
     dee:	8323      	strh	r3, [r4, #24]
     df0:	2b00      	cmp	r3, #0
     df2:	d011      	beq.n	e18 <ADC_Handler+0x94>
				if (module->software_trigger == true) {
     df4:	7f63      	ldrb	r3, [r4, #29]
     df6:	2b00      	cmp	r3, #0
     df8:	d0d2      	beq.n	da0 <ADC_Handler+0x1c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     dfa:	6822      	ldr	r2, [r4, #0]
     dfc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     dfe:	b25b      	sxtb	r3, r3
     e00:	2b00      	cmp	r3, #0
     e02:	dbfb      	blt.n	dfc <ADC_Handler+0x78>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     e04:	7b13      	ldrb	r3, [r2, #12]
     e06:	2102      	movs	r1, #2
     e08:	430b      	orrs	r3, r1
     e0a:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     e0c:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e0e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     e10:	b25b      	sxtb	r3, r3
     e12:	2b00      	cmp	r3, #0
     e14:	dbfb      	blt.n	e0e <ADC_Handler+0x8a>
     e16:	e7c3      	b.n	da0 <ADC_Handler+0x1c>
				if (module->job_status == STATUS_BUSY) {
     e18:	7f23      	ldrb	r3, [r4, #28]
     e1a:	2b05      	cmp	r3, #5
     e1c:	d1c0      	bne.n	da0 <ADC_Handler+0x1c>
					module->job_status = STATUS_OK;
     e1e:	2300      	movs	r3, #0
     e20:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     e22:	3301      	adds	r3, #1
     e24:	6822      	ldr	r2, [r4, #0]
     e26:	7593      	strb	r3, [r2, #22]
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     e28:	0020      	movs	r0, r4
     e2a:	68a3      	ldr	r3, [r4, #8]
     e2c:	4798      	blx	r3
     e2e:	e7b7      	b.n	da0 <ADC_Handler+0x1c>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     e30:	0020      	movs	r0, r4
     e32:	68e3      	ldr	r3, [r4, #12]
     e34:	4798      	blx	r3
     e36:	e7be      	b.n	db6 <ADC_Handler+0x32>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     e38:	6923      	ldr	r3, [r4, #16]
     e3a:	0020      	movs	r0, r4
     e3c:	4798      	blx	r3
}
     e3e:	e7c5      	b.n	dcc <ADC_Handler+0x48>
     e40:	20000164 	.word	0x20000164

00000e44 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     e44:	4a04      	ldr	r2, [pc, #16]	; (e58 <_extint_enable+0x14>)
     e46:	7813      	ldrb	r3, [r2, #0]
     e48:	2102      	movs	r1, #2
     e4a:	430b      	orrs	r3, r1
     e4c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     e4e:	7853      	ldrb	r3, [r2, #1]
     e50:	b25b      	sxtb	r3, r3
     e52:	2b00      	cmp	r3, #0
     e54:	dbfb      	blt.n	e4e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     e56:	4770      	bx	lr
     e58:	40001800 	.word	0x40001800

00000e5c <_system_extint_init>:
{
     e5c:	b500      	push	{lr}
     e5e:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     e60:	4a12      	ldr	r2, [pc, #72]	; (eac <_system_extint_init+0x50>)
     e62:	6993      	ldr	r3, [r2, #24]
     e64:	2140      	movs	r1, #64	; 0x40
     e66:	430b      	orrs	r3, r1
     e68:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     e6a:	a901      	add	r1, sp, #4
     e6c:	2300      	movs	r3, #0
     e6e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     e70:	2005      	movs	r0, #5
     e72:	4b0f      	ldr	r3, [pc, #60]	; (eb0 <_system_extint_init+0x54>)
     e74:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     e76:	2005      	movs	r0, #5
     e78:	4b0e      	ldr	r3, [pc, #56]	; (eb4 <_system_extint_init+0x58>)
     e7a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     e7c:	4a0e      	ldr	r2, [pc, #56]	; (eb8 <_system_extint_init+0x5c>)
     e7e:	7813      	ldrb	r3, [r2, #0]
     e80:	2101      	movs	r1, #1
     e82:	430b      	orrs	r3, r1
     e84:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     e86:	7853      	ldrb	r3, [r2, #1]
     e88:	b25b      	sxtb	r3, r3
     e8a:	2b00      	cmp	r3, #0
     e8c:	dbfb      	blt.n	e86 <_system_extint_init+0x2a>
     e8e:	4b0b      	ldr	r3, [pc, #44]	; (ebc <_system_extint_init+0x60>)
     e90:	0019      	movs	r1, r3
     e92:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     e94:	2200      	movs	r2, #0
     e96:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     e98:	4299      	cmp	r1, r3
     e9a:	d1fc      	bne.n	e96 <_system_extint_init+0x3a>
     e9c:	2210      	movs	r2, #16
     e9e:	4b08      	ldr	r3, [pc, #32]	; (ec0 <_system_extint_init+0x64>)
     ea0:	601a      	str	r2, [r3, #0]
	_extint_enable();
     ea2:	4b08      	ldr	r3, [pc, #32]	; (ec4 <_system_extint_init+0x68>)
     ea4:	4798      	blx	r3
}
     ea6:	b003      	add	sp, #12
     ea8:	bd00      	pop	{pc}
     eaa:	46c0      	nop			; (mov r8, r8)
     eac:	40000400 	.word	0x40000400
     eb0:	00002e85 	.word	0x00002e85
     eb4:	00002df9 	.word	0x00002df9
     eb8:	40001800 	.word	0x40001800
     ebc:	20000168 	.word	0x20000168
     ec0:	e000e100 	.word	0xe000e100
     ec4:	00000e45 	.word	0x00000e45

00000ec8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     ec8:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     eca:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ecc:	2340      	movs	r3, #64	; 0x40
     ece:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     ed0:	4281      	cmp	r1, r0
     ed2:	d202      	bcs.n	eda <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     ed4:	0018      	movs	r0, r3
     ed6:	bd10      	pop	{r4, pc}
		baud_calculated++;
     ed8:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     eda:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     edc:	1c63      	adds	r3, r4, #1
     ede:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     ee0:	4288      	cmp	r0, r1
     ee2:	d9f9      	bls.n	ed8 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ee4:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     ee6:	2cff      	cmp	r4, #255	; 0xff
     ee8:	d8f4      	bhi.n	ed4 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     eea:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     eec:	2300      	movs	r3, #0
     eee:	e7f1      	b.n	ed4 <_sercom_get_sync_baud_val+0xc>

00000ef0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     ef0:	b510      	push	{r4, lr}
     ef2:	b082      	sub	sp, #8
     ef4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     ef6:	4b0e      	ldr	r3, [pc, #56]	; (f30 <sercom_set_gclk_generator+0x40>)
     ef8:	781b      	ldrb	r3, [r3, #0]
     efa:	2b00      	cmp	r3, #0
     efc:	d007      	beq.n	f0e <sercom_set_gclk_generator+0x1e>
     efe:	2900      	cmp	r1, #0
     f00:	d105      	bne.n	f0e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     f02:	4b0b      	ldr	r3, [pc, #44]	; (f30 <sercom_set_gclk_generator+0x40>)
     f04:	785b      	ldrb	r3, [r3, #1]
     f06:	4283      	cmp	r3, r0
     f08:	d010      	beq.n	f2c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     f0a:	201d      	movs	r0, #29
     f0c:	e00c      	b.n	f28 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     f0e:	a901      	add	r1, sp, #4
     f10:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     f12:	200d      	movs	r0, #13
     f14:	4b07      	ldr	r3, [pc, #28]	; (f34 <sercom_set_gclk_generator+0x44>)
     f16:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     f18:	200d      	movs	r0, #13
     f1a:	4b07      	ldr	r3, [pc, #28]	; (f38 <sercom_set_gclk_generator+0x48>)
     f1c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     f1e:	4b04      	ldr	r3, [pc, #16]	; (f30 <sercom_set_gclk_generator+0x40>)
     f20:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     f22:	2201      	movs	r2, #1
     f24:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     f26:	2000      	movs	r0, #0
}
     f28:	b002      	add	sp, #8
     f2a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     f2c:	2000      	movs	r0, #0
     f2e:	e7fb      	b.n	f28 <sercom_set_gclk_generator+0x38>
     f30:	20000094 	.word	0x20000094
     f34:	00002e85 	.word	0x00002e85
     f38:	00002df9 	.word	0x00002df9

00000f3c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     f3c:	4b20      	ldr	r3, [pc, #128]	; (fc0 <_sercom_get_default_pad+0x84>)
     f3e:	4298      	cmp	r0, r3
     f40:	d017      	beq.n	f72 <_sercom_get_default_pad+0x36>
     f42:	4b20      	ldr	r3, [pc, #128]	; (fc4 <_sercom_get_default_pad+0x88>)
     f44:	4298      	cmp	r0, r3
     f46:	d024      	beq.n	f92 <_sercom_get_default_pad+0x56>
     f48:	4b1f      	ldr	r3, [pc, #124]	; (fc8 <_sercom_get_default_pad+0x8c>)
     f4a:	4298      	cmp	r0, r3
     f4c:	d001      	beq.n	f52 <_sercom_get_default_pad+0x16>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     f4e:	2000      	movs	r0, #0
}
     f50:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f52:	2901      	cmp	r1, #1
     f54:	d007      	beq.n	f66 <_sercom_get_default_pad+0x2a>
     f56:	2900      	cmp	r1, #0
     f58:	d02b      	beq.n	fb2 <_sercom_get_default_pad+0x76>
     f5a:	2902      	cmp	r1, #2
     f5c:	d005      	beq.n	f6a <_sercom_get_default_pad+0x2e>
     f5e:	2903      	cmp	r1, #3
     f60:	d005      	beq.n	f6e <_sercom_get_default_pad+0x32>
	return 0;
     f62:	2000      	movs	r0, #0
     f64:	e7f4      	b.n	f50 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f66:	4819      	ldr	r0, [pc, #100]	; (fcc <_sercom_get_default_pad+0x90>)
     f68:	e7f2      	b.n	f50 <_sercom_get_default_pad+0x14>
     f6a:	4819      	ldr	r0, [pc, #100]	; (fd0 <_sercom_get_default_pad+0x94>)
     f6c:	e7f0      	b.n	f50 <_sercom_get_default_pad+0x14>
     f6e:	4819      	ldr	r0, [pc, #100]	; (fd4 <_sercom_get_default_pad+0x98>)
     f70:	e7ee      	b.n	f50 <_sercom_get_default_pad+0x14>
     f72:	2901      	cmp	r1, #1
     f74:	d007      	beq.n	f86 <_sercom_get_default_pad+0x4a>
     f76:	2900      	cmp	r1, #0
     f78:	d01d      	beq.n	fb6 <_sercom_get_default_pad+0x7a>
     f7a:	2902      	cmp	r1, #2
     f7c:	d005      	beq.n	f8a <_sercom_get_default_pad+0x4e>
     f7e:	2903      	cmp	r1, #3
     f80:	d005      	beq.n	f8e <_sercom_get_default_pad+0x52>
	return 0;
     f82:	2000      	movs	r0, #0
     f84:	e7e4      	b.n	f50 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f86:	4814      	ldr	r0, [pc, #80]	; (fd8 <_sercom_get_default_pad+0x9c>)
     f88:	e7e2      	b.n	f50 <_sercom_get_default_pad+0x14>
     f8a:	4814      	ldr	r0, [pc, #80]	; (fdc <_sercom_get_default_pad+0xa0>)
     f8c:	e7e0      	b.n	f50 <_sercom_get_default_pad+0x14>
     f8e:	4814      	ldr	r0, [pc, #80]	; (fe0 <_sercom_get_default_pad+0xa4>)
     f90:	e7de      	b.n	f50 <_sercom_get_default_pad+0x14>
     f92:	2901      	cmp	r1, #1
     f94:	d007      	beq.n	fa6 <_sercom_get_default_pad+0x6a>
     f96:	2900      	cmp	r1, #0
     f98:	d00f      	beq.n	fba <_sercom_get_default_pad+0x7e>
     f9a:	2902      	cmp	r1, #2
     f9c:	d005      	beq.n	faa <_sercom_get_default_pad+0x6e>
     f9e:	2903      	cmp	r1, #3
     fa0:	d005      	beq.n	fae <_sercom_get_default_pad+0x72>
	return 0;
     fa2:	2000      	movs	r0, #0
     fa4:	e7d4      	b.n	f50 <_sercom_get_default_pad+0x14>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fa6:	480f      	ldr	r0, [pc, #60]	; (fe4 <_sercom_get_default_pad+0xa8>)
     fa8:	e7d2      	b.n	f50 <_sercom_get_default_pad+0x14>
     faa:	480f      	ldr	r0, [pc, #60]	; (fe8 <_sercom_get_default_pad+0xac>)
     fac:	e7d0      	b.n	f50 <_sercom_get_default_pad+0x14>
     fae:	480f      	ldr	r0, [pc, #60]	; (fec <_sercom_get_default_pad+0xb0>)
     fb0:	e7ce      	b.n	f50 <_sercom_get_default_pad+0x14>
     fb2:	480f      	ldr	r0, [pc, #60]	; (ff0 <_sercom_get_default_pad+0xb4>)
     fb4:	e7cc      	b.n	f50 <_sercom_get_default_pad+0x14>
     fb6:	480f      	ldr	r0, [pc, #60]	; (ff4 <_sercom_get_default_pad+0xb8>)
     fb8:	e7ca      	b.n	f50 <_sercom_get_default_pad+0x14>
     fba:	480f      	ldr	r0, [pc, #60]	; (ff8 <_sercom_get_default_pad+0xbc>)
     fbc:	e7c8      	b.n	f50 <_sercom_get_default_pad+0x14>
     fbe:	46c0      	nop			; (mov r8, r8)
     fc0:	42000c00 	.word	0x42000c00
     fc4:	42001000 	.word	0x42001000
     fc8:	42000800 	.word	0x42000800
     fcc:	00050003 	.word	0x00050003
     fd0:	00060003 	.word	0x00060003
     fd4:	00070003 	.word	0x00070003
     fd8:	00170002 	.word	0x00170002
     fdc:	001e0003 	.word	0x001e0003
     fe0:	001f0003 	.word	0x001f0003
     fe4:	00170003 	.word	0x00170003
     fe8:	00100003 	.word	0x00100003
     fec:	00190003 	.word	0x00190003
     ff0:	00040003 	.word	0x00040003
     ff4:	00160002 	.word	0x00160002
     ff8:	00160003 	.word	0x00160003

00000ffc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     ffc:	b530      	push	{r4, r5, lr}
     ffe:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1000:	aa01      	add	r2, sp, #4
    1002:	4b0b      	ldr	r3, [pc, #44]	; (1030 <_sercom_get_sercom_inst_index+0x34>)
    1004:	cb32      	ldmia	r3!, {r1, r4, r5}
    1006:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1008:	0003      	movs	r3, r0
    100a:	9a01      	ldr	r2, [sp, #4]
    100c:	4282      	cmp	r2, r0
    100e:	d00c      	beq.n	102a <_sercom_get_sercom_inst_index+0x2e>
    1010:	9a02      	ldr	r2, [sp, #8]
    1012:	4282      	cmp	r2, r0
    1014:	d007      	beq.n	1026 <_sercom_get_sercom_inst_index+0x2a>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1016:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1018:	9a03      	ldr	r2, [sp, #12]
    101a:	429a      	cmp	r2, r3
    101c:	d001      	beq.n	1022 <_sercom_get_sercom_inst_index+0x26>
}
    101e:	b005      	add	sp, #20
    1020:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1022:	3002      	adds	r0, #2
    1024:	e002      	b.n	102c <_sercom_get_sercom_inst_index+0x30>
    1026:	2001      	movs	r0, #1
    1028:	e000      	b.n	102c <_sercom_get_sercom_inst_index+0x30>
    102a:	2000      	movs	r0, #0
			return i;
    102c:	b2c0      	uxtb	r0, r0
    102e:	e7f6      	b.n	101e <_sercom_get_sercom_inst_index+0x22>
    1030:	00003730 	.word	0x00003730

00001034 <update_LEDS>:
#include <asf.h>
#include "LED.h"
#include "LED_control.h"

void update_LEDS(uint8_t led1, uint8_t led2)
{
    1034:	b510      	push	{r4, lr}
	if(led1 == 0xff)
    1036:	28ff      	cmp	r0, #255	; 0xff
    1038:	d010      	beq.n	105c <update_LEDS+0x28>
	{
		led1 = 0xfe;
	}
	if(led2 == 0xff)
    103a:	29ff      	cmp	r1, #255	; 0xff
    103c:	d010      	beq.n	1060 <update_LEDS+0x2c>
	{
		led2 = 0xfe;
	}
	
	temp_compare_led_array_2[0] = 255 -led1;//Led1
    103e:	4b09      	ldr	r3, [pc, #36]	; (1064 <update_LEDS+0x30>)
    1040:	43c0      	mvns	r0, r0
    1042:	7018      	strb	r0, [r3, #0]
	temp_compare_led_array_2[1] = 255 -led2;//led2
    1044:	43c9      	mvns	r1, r1
    1046:	7059      	strb	r1, [r3, #1]
	initializing_LED_pin_array();
    1048:	4b07      	ldr	r3, [pc, #28]	; (1068 <update_LEDS+0x34>)
    104a:	4798      	blx	r3
	increasing_LED_sort_tag();
    104c:	4b07      	ldr	r3, [pc, #28]	; (106c <update_LEDS+0x38>)
    104e:	4798      	blx	r3
	LED_transfer_temp();
    1050:	4b07      	ldr	r3, [pc, #28]	; (1070 <update_LEDS+0x3c>)
    1052:	4798      	blx	r3
	update_compare_led_array = true;
    1054:	2201      	movs	r2, #1
    1056:	4b07      	ldr	r3, [pc, #28]	; (1074 <update_LEDS+0x40>)
    1058:	701a      	strb	r2, [r3, #0]

}
    105a:	bd10      	pop	{r4, pc}
		led1 = 0xfe;
    105c:	3801      	subs	r0, #1
    105e:	e7ec      	b.n	103a <update_LEDS+0x6>
		led2 = 0xfe;
    1060:	3901      	subs	r1, #1
    1062:	e7ec      	b.n	103e <update_LEDS+0xa>
    1064:	20000240 	.word	0x20000240
    1068:	0000227d 	.word	0x0000227d
    106c:	000022b5 	.word	0x000022b5
    1070:	000022e1 	.word	0x000022e1
    1074:	200000b3 	.word	0x200000b3

00001078 <update_LEDS_single>:

void update_LEDS_single(uint8_t port_no, uint8_t led)
{
    1078:	b510      	push	{r4, lr}
	if(led == 0xff)
    107a:	29ff      	cmp	r1, #255	; 0xff
    107c:	d00d      	beq.n	109a <update_LEDS_single+0x22>
	{
		led = 0xfe;
	}
	switch (port_no)
    107e:	2831      	cmp	r0, #49	; 0x31
    1080:	d00d      	beq.n	109e <update_LEDS_single+0x26>
    1082:	2832      	cmp	r0, #50	; 0x32
    1084:	d00f      	beq.n	10a6 <update_LEDS_single+0x2e>
					temp_compare_led_array_2[1] = 255  -led;//Led2
					break;
		default:
					break;
	}
	initializing_LED_pin_array();
    1086:	4b0a      	ldr	r3, [pc, #40]	; (10b0 <update_LEDS_single+0x38>)
    1088:	4798      	blx	r3
	increasing_LED_sort_tag();
    108a:	4b0a      	ldr	r3, [pc, #40]	; (10b4 <update_LEDS_single+0x3c>)
    108c:	4798      	blx	r3
	LED_transfer_temp();
    108e:	4b0a      	ldr	r3, [pc, #40]	; (10b8 <update_LEDS_single+0x40>)
    1090:	4798      	blx	r3
	update_compare_led_array = true;
    1092:	2201      	movs	r2, #1
    1094:	4b09      	ldr	r3, [pc, #36]	; (10bc <update_LEDS_single+0x44>)
    1096:	701a      	strb	r2, [r3, #0]
}
    1098:	bd10      	pop	{r4, pc}
		led = 0xfe;
    109a:	3901      	subs	r1, #1
    109c:	e7ef      	b.n	107e <update_LEDS_single+0x6>
					temp_compare_led_array_2[0] = 255 - led;//Led1
    109e:	43c9      	mvns	r1, r1
    10a0:	4b07      	ldr	r3, [pc, #28]	; (10c0 <update_LEDS_single+0x48>)
    10a2:	7019      	strb	r1, [r3, #0]
					break;
    10a4:	e7ef      	b.n	1086 <update_LEDS_single+0xe>
					temp_compare_led_array_2[1] = 255  -led;//Led2
    10a6:	43c9      	mvns	r1, r1
    10a8:	4b05      	ldr	r3, [pc, #20]	; (10c0 <update_LEDS_single+0x48>)
    10aa:	7059      	strb	r1, [r3, #1]
					break;
    10ac:	e7eb      	b.n	1086 <update_LEDS_single+0xe>
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	0000227d 	.word	0x0000227d
    10b4:	000022b5 	.word	0x000022b5
    10b8:	000022e1 	.word	0x000022e1
    10bc:	200000b3 	.word	0x200000b3
    10c0:	20000240 	.word	0x20000240

000010c4 <switch_off_LEDS>:


void switch_off_LEDS()
{
    10c4:	b510      	push	{r4, lr}
	temp_compare_led_array_2[0] = 255; //Led1
    10c6:	4b07      	ldr	r3, [pc, #28]	; (10e4 <switch_off_LEDS+0x20>)
    10c8:	22ff      	movs	r2, #255	; 0xff
    10ca:	701a      	strb	r2, [r3, #0]
	temp_compare_led_array_2[1] = 255; //Led2
    10cc:	705a      	strb	r2, [r3, #1]
	initializing_LED_pin_array();
    10ce:	4b06      	ldr	r3, [pc, #24]	; (10e8 <switch_off_LEDS+0x24>)
    10d0:	4798      	blx	r3
	increasing_LED_sort_tag();
    10d2:	4b06      	ldr	r3, [pc, #24]	; (10ec <switch_off_LEDS+0x28>)
    10d4:	4798      	blx	r3
	LED_transfer_temp();
    10d6:	4b06      	ldr	r3, [pc, #24]	; (10f0 <switch_off_LEDS+0x2c>)
    10d8:	4798      	blx	r3
	update_compare_led_array = true;
    10da:	2201      	movs	r2, #1
    10dc:	4b05      	ldr	r3, [pc, #20]	; (10f4 <switch_off_LEDS+0x30>)
    10de:	701a      	strb	r2, [r3, #0]
}
    10e0:	bd10      	pop	{r4, pc}
    10e2:	46c0      	nop			; (mov r8, r8)
    10e4:	20000240 	.word	0x20000240
    10e8:	0000227d 	.word	0x0000227d
    10ec:	000022b5 	.word	0x000022b5
    10f0:	000022e1 	.word	0x000022e1
    10f4:	200000b3 	.word	0x200000b3

000010f8 <update_ORB>:
#include <asf.h>
#include "ORB_control.h"
#include "ORB.h"

void update_ORB(uint8_t r1 ,uint8_t g1 ,uint8_t b1 ,uint8_t r2 ,uint8_t b2 ,uint8_t g2  )
{
    10f8:	b570      	push	{r4, r5, r6, lr}
    10fa:	ac04      	add	r4, sp, #16
    10fc:	7826      	ldrb	r6, [r4, #0]
    10fe:	ac05      	add	r4, sp, #20
    1100:	7825      	ldrb	r5, [r4, #0]
 	temp_compare_array_2[0] = 255-r1;//Left -- R
    1102:	4c0b      	ldr	r4, [pc, #44]	; (1130 <update_ORB+0x38>)
    1104:	43c0      	mvns	r0, r0
    1106:	7020      	strb	r0, [r4, #0]
 	temp_compare_array_2[1] = 255-g1;//Left  -- G
    1108:	43c9      	mvns	r1, r1
    110a:	7061      	strb	r1, [r4, #1]
 	temp_compare_array_2[2] = 255-b1;//Left  -- B
    110c:	43d2      	mvns	r2, r2
    110e:	70a2      	strb	r2, [r4, #2]
 	temp_compare_array_2[3] = 255-r2;//Right -- R
    1110:	43db      	mvns	r3, r3
    1112:	70e3      	strb	r3, [r4, #3]
 	temp_compare_array_2[4] = 255-b2;//Right  -- G
    1114:	43f6      	mvns	r6, r6
    1116:	7126      	strb	r6, [r4, #4]
 	temp_compare_array_2[5] = 255-g2;//Right -- B
    1118:	43ed      	mvns	r5, r5
    111a:	7165      	strb	r5, [r4, #5]
	initializing_pin_array();
    111c:	4b05      	ldr	r3, [pc, #20]	; (1134 <update_ORB+0x3c>)
    111e:	4798      	blx	r3
	increasing_sort_tag();
    1120:	4b05      	ldr	r3, [pc, #20]	; (1138 <update_ORB+0x40>)
    1122:	4798      	blx	r3
	transfer_temp();
    1124:	4b05      	ldr	r3, [pc, #20]	; (113c <update_ORB+0x44>)
    1126:	4798      	blx	r3
	update_compare_array = true;
    1128:	2201      	movs	r2, #1
    112a:	4b05      	ldr	r3, [pc, #20]	; (1140 <update_ORB+0x48>)
    112c:	701a      	strb	r2, [r3, #0]
}
    112e:	bd70      	pop	{r4, r5, r6, pc}
    1130:	20000290 	.word	0x20000290
    1134:	0000293d 	.word	0x0000293d
    1138:	00002769 	.word	0x00002769
    113c:	00002601 	.word	0x00002601
    1140:	200000b8 	.word	0x200000b8

00001144 <update_ORB_single>:


void update_ORB_single(uint8_t port_no , uint8_t r , uint8_t g , uint8_t b)
{
    1144:	b510      	push	{r4, lr}
	if(port_no == '1') //ASCII 1
    1146:	2831      	cmp	r0, #49	; 0x31
    1148:	d00b      	beq.n	1162 <update_ORB_single+0x1e>
	{
		temp_compare_array_2[0] = 255-r;//Left -- R
		temp_compare_array_2[1] = 255-g;//Left  -- G
		temp_compare_array_2[2] = 255-b;//Left  -- B
	}
	else if(port_no == '2')//ASCII 2
    114a:	2832      	cmp	r0, #50	; 0x32
    114c:	d011      	beq.n	1172 <update_ORB_single+0x2e>
	{
		temp_compare_array_2[3] = 255-r;//Right -- R
		temp_compare_array_2[4] = 255-b;//Right  -- G
		temp_compare_array_2[5] = 255-g;//Right -- B
	}
	initializing_pin_array();
    114e:	4b0d      	ldr	r3, [pc, #52]	; (1184 <update_ORB_single+0x40>)
    1150:	4798      	blx	r3
	increasing_sort_tag();
    1152:	4b0d      	ldr	r3, [pc, #52]	; (1188 <update_ORB_single+0x44>)
    1154:	4798      	blx	r3
	transfer_temp();
    1156:	4b0d      	ldr	r3, [pc, #52]	; (118c <update_ORB_single+0x48>)
    1158:	4798      	blx	r3
	update_compare_array = true;
    115a:	2201      	movs	r2, #1
    115c:	4b0c      	ldr	r3, [pc, #48]	; (1190 <update_ORB_single+0x4c>)
    115e:	701a      	strb	r2, [r3, #0]
	
}
    1160:	bd10      	pop	{r4, pc}
		temp_compare_array_2[0] = 255-r;//Left -- R
    1162:	480c      	ldr	r0, [pc, #48]	; (1194 <update_ORB_single+0x50>)
    1164:	43c9      	mvns	r1, r1
    1166:	7001      	strb	r1, [r0, #0]
		temp_compare_array_2[1] = 255-g;//Left  -- G
    1168:	43d2      	mvns	r2, r2
    116a:	7042      	strb	r2, [r0, #1]
		temp_compare_array_2[2] = 255-b;//Left  -- B
    116c:	43db      	mvns	r3, r3
    116e:	7083      	strb	r3, [r0, #2]
    1170:	e7ed      	b.n	114e <update_ORB_single+0xa>
		temp_compare_array_2[3] = 255-r;//Right -- R
    1172:	4808      	ldr	r0, [pc, #32]	; (1194 <update_ORB_single+0x50>)
    1174:	43c9      	mvns	r1, r1
    1176:	70c1      	strb	r1, [r0, #3]
		temp_compare_array_2[4] = 255-b;//Right  -- G
    1178:	43db      	mvns	r3, r3
    117a:	7103      	strb	r3, [r0, #4]
		temp_compare_array_2[5] = 255-g;//Right -- B
    117c:	43d2      	mvns	r2, r2
    117e:	7142      	strb	r2, [r0, #5]
    1180:	e7e5      	b.n	114e <update_ORB_single+0xa>
    1182:	46c0      	nop			; (mov r8, r8)
    1184:	0000293d 	.word	0x0000293d
    1188:	00002769 	.word	0x00002769
    118c:	00002601 	.word	0x00002601
    1190:	200000b8 	.word	0x200000b8
    1194:	20000290 	.word	0x20000290

00001198 <switch_off_ORB>:

void switch_off_ORB()
{
    1198:	b510      	push	{r4, lr}
	temp_compare_array_2[0] = 255;//Left -- R
    119a:	4b09      	ldr	r3, [pc, #36]	; (11c0 <switch_off_ORB+0x28>)
    119c:	22ff      	movs	r2, #255	; 0xff
    119e:	701a      	strb	r2, [r3, #0]
	temp_compare_array_2[1] = 255;//Left  -- G
    11a0:	705a      	strb	r2, [r3, #1]
	temp_compare_array_2[2] = 255;//Left  -- B
    11a2:	709a      	strb	r2, [r3, #2]
	temp_compare_array_2[3] = 255;//Right -- R
    11a4:	70da      	strb	r2, [r3, #3]
	temp_compare_array_2[4] = 255;//Right  -- G
    11a6:	711a      	strb	r2, [r3, #4]
	temp_compare_array_2[5] = 255;//Right -- B
    11a8:	715a      	strb	r2, [r3, #5]
	initializing_pin_array();
    11aa:	4b06      	ldr	r3, [pc, #24]	; (11c4 <switch_off_ORB+0x2c>)
    11ac:	4798      	blx	r3
	increasing_sort_tag();
    11ae:	4b06      	ldr	r3, [pc, #24]	; (11c8 <switch_off_ORB+0x30>)
    11b0:	4798      	blx	r3
	transfer_temp();
    11b2:	4b06      	ldr	r3, [pc, #24]	; (11cc <switch_off_ORB+0x34>)
    11b4:	4798      	blx	r3
	update_compare_array = true;
    11b6:	2201      	movs	r2, #1
    11b8:	4b05      	ldr	r3, [pc, #20]	; (11d0 <switch_off_ORB+0x38>)
    11ba:	701a      	strb	r2, [r3, #0]
    11bc:	bd10      	pop	{r4, pc}
    11be:	46c0      	nop			; (mov r8, r8)
    11c0:	20000290 	.word	0x20000290
    11c4:	0000293d 	.word	0x0000293d
    11c8:	00002769 	.word	0x00002769
    11cc:	00002601 	.word	0x00002601
    11d0:	200000b8 	.word	0x200000b8

000011d4 <read_all_sensors>:
	output_single_adc = adc_start_read_result(sensor_analog_inputs[sensor_no]);
	return output_single_adc;
}

void read_all_sensors()
{
    11d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11d6:	2400      	movs	r4, #0
	
	uint8_t i =0;
	for(i= 0; i< NO_SENSORS; i++)
	{
		//port_pin_set_output_level(PIN_PA27,true);
		temp_sensor_outputs[i] = adc_start_read_result(sensor_analog_inputs[i]);
    11d8:	4f05      	ldr	r7, [pc, #20]	; (11f0 <read_all_sensors+0x1c>)
    11da:	4e06      	ldr	r6, [pc, #24]	; (11f4 <read_all_sensors+0x20>)
		//port_pin_set_output_level(PIN_PA27,false);
		sensor_outputs[i]      = temp_sensor_outputs[i] ;
    11dc:	4d06      	ldr	r5, [pc, #24]	; (11f8 <read_all_sensors+0x24>)
		temp_sensor_outputs[i] = adc_start_read_result(sensor_analog_inputs[i]);
    11de:	5de0      	ldrb	r0, [r4, r7]
    11e0:	47b0      	blx	r6
    11e2:	b2c0      	uxtb	r0, r0
		sensor_outputs[i]      = temp_sensor_outputs[i] ;
    11e4:	5528      	strb	r0, [r5, r4]
    11e6:	3401      	adds	r4, #1
	for(i= 0; i< NO_SENSORS; i++)
    11e8:	2c04      	cmp	r4, #4
    11ea:	d1f8      	bne.n	11de <read_all_sensors+0xa>
	sensor_output_temp[test_count] = sensor_outputs[0];
	test_count++;
	*/
	//global_sensor_value = &output_multiple_adc;
	//return output_multiple_adc;
}
    11ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11ee:	46c0      	nop			; (mov r8, r8)
    11f0:	0000373c 	.word	0x0000373c
    11f4:	00001285 	.word	0x00001285
    11f8:	200002ac 	.word	0x200002ac

000011fc <configure_adc>:
struct adc_module adc_instance;
uint16_t* adc_result = NULL;


void configure_adc()
{
    11fc:	b510      	push	{r4, lr}
    11fe:	b08c      	sub	sp, #48	; 0x30
	struct adc_config conf_adc;
	adc_get_config_defaults(&conf_adc);
    1200:	4668      	mov	r0, sp
    1202:	4b19      	ldr	r3, [pc, #100]	; (1268 <configure_adc+0x6c>)
    1204:	4798      	blx	r3
	adc_result = malloc(sizeof(uint16_t));
    1206:	2002      	movs	r0, #2
    1208:	4b18      	ldr	r3, [pc, #96]	; (126c <configure_adc+0x70>)
    120a:	4798      	blx	r3
    120c:	4b18      	ldr	r3, [pc, #96]	; (1270 <configure_adc+0x74>)
    120e:	6018      	str	r0, [r3, #0]
	//conf_adc.clock_source = GCLK_GENERATOR_1;
	
	conf_adc.reference			= ADC_REFCTRL_REFSEL_INTVCC0;
    1210:	2301      	movs	r3, #1
    1212:	466a      	mov	r2, sp
    1214:	7053      	strb	r3, [r2, #1]
	conf_adc.clock_prescaler	= ADC_CLOCK_PRESCALER_DIV4;
    1216:	2200      	movs	r2, #0
    1218:	4669      	mov	r1, sp
    121a:	804a      	strh	r2, [r1, #2]
	conf_adc.positive_input		= 6;
    121c:	3206      	adds	r2, #6
    121e:	730a      	strb	r2, [r1, #12]
	conf_adc.negative_input		= ADC_NEGATIVE_INPUT_GND;
    1220:	22c0      	movs	r2, #192	; 0xc0
    1222:	0152      	lsls	r2, r2, #5
    1224:	81ca      	strh	r2, [r1, #14]
	conf_adc.resolution			= ADC_RESOLUTION_8BIT;
    1226:	2230      	movs	r2, #48	; 0x30
    1228:	710a      	strb	r2, [r1, #4]
	conf_adc.left_adjust		= true;
    122a:	466a      	mov	r2, sp
    122c:	748b      	strb	r3, [r1, #18]
	//conf_adc.accumulate_samples = ADC_ACCUMULATE_SAMPLES_16;
	//conf_adc.divide_result      = ADC_DIVIDE_RESULT_16;
	//conf_adc.freerunning        = true;
	adc_init(&adc_instance, ADC, &conf_adc);
    122e:	4c11      	ldr	r4, [pc, #68]	; (1274 <configure_adc+0x78>)
    1230:	4911      	ldr	r1, [pc, #68]	; (1278 <configure_adc+0x7c>)
    1232:	0020      	movs	r0, r4
    1234:	4b11      	ldr	r3, [pc, #68]	; (127c <configure_adc+0x80>)
    1236:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    1238:	6822      	ldr	r2, [r4, #0]
    123a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    123c:	b25b      	sxtb	r3, r3
    123e:	2b00      	cmp	r3, #0
    1240:	dbfb      	blt.n	123a <configure_adc+0x3e>
    1242:	2180      	movs	r1, #128	; 0x80
    1244:	0209      	lsls	r1, r1, #8
    1246:	4b0e      	ldr	r3, [pc, #56]	; (1280 <configure_adc+0x84>)
    1248:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    124a:	230f      	movs	r3, #15
    124c:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    124e:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    1250:	7813      	ldrb	r3, [r2, #0]
    1252:	2102      	movs	r1, #2
    1254:	430b      	orrs	r3, r1
    1256:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    1258:	4b06      	ldr	r3, [pc, #24]	; (1274 <configure_adc+0x78>)
    125a:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    125c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    125e:	b25b      	sxtb	r3, r3
    1260:	2b00      	cmp	r3, #0
    1262:	dbfb      	blt.n	125c <configure_adc+0x60>
	adc_enable(&adc_instance);
}
    1264:	b00c      	add	sp, #48	; 0x30
    1266:	bd10      	pop	{r4, pc}
    1268:	00000915 	.word	0x00000915
    126c:	000034c1 	.word	0x000034c1
    1270:	20000098 	.word	0x20000098
    1274:	200001a8 	.word	0x200001a8
    1278:	42002000 	.word	0x42002000
    127c:	0000095d 	.word	0x0000095d
    1280:	e000e100 	.word	0xe000e100

00001284 <adc_start_read_result>:


uint16_t adc_start_read_result(const enum adc_positive_input analogPin)
{
    1284:	b530      	push	{r4, r5, lr}
	Adc *const adc_module = module_inst->hw;
    1286:	4b2d      	ldr	r3, [pc, #180]	; (133c <adc_start_read_result+0xb8>)
    1288:	6819      	ldr	r1, [r3, #0]
    128a:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    128c:	b25b      	sxtb	r3, r3
    128e:	2b00      	cmp	r3, #0
    1290:	dbfb      	blt.n	128a <adc_start_read_result+0x6>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    1292:	690b      	ldr	r3, [r1, #16]
    1294:	221f      	movs	r2, #31
    1296:	4393      	bics	r3, r2
    1298:	4318      	orrs	r0, r3
	adc_module->INPUTCTRL.reg =
    129a:	6108      	str	r0, [r1, #16]
    129c:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    129e:	b25b      	sxtb	r3, r3
    12a0:	2b00      	cmp	r3, #0
    12a2:	dbfb      	blt.n	129c <adc_start_read_result+0x18>
    12a4:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    12a6:	b25b      	sxtb	r3, r3
    12a8:	2b00      	cmp	r3, #0
    12aa:	dbfb      	blt.n	12a4 <adc_start_read_result+0x20>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    12ac:	7b0b      	ldrb	r3, [r1, #12]
    12ae:	2202      	movs	r2, #2
    12b0:	4313      	orrs	r3, r2
    12b2:	730b      	strb	r3, [r1, #12]
    12b4:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    12b6:	b25b      	sxtb	r3, r3
    12b8:	2b00      	cmp	r3, #0
    12ba:	dbfb      	blt.n	12b4 <adc_start_read_result+0x30>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    12bc:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    12be:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    12c0:	2402      	movs	r4, #2
    12c2:	e001      	b.n	12c8 <adc_start_read_result+0x44>
	uint16_t temp = 0;
	
	adc_set_positive_input(&adc_instance, analogPin );
	adc_start_conversion(&adc_instance);
	//port_pin_set_output_level(PIN_PA27,true);
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    12c4:	4210      	tst	r0, r2
    12c6:	d10a      	bne.n	12de <adc_start_read_result+0x5a>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    12c8:	7e0b      	ldrb	r3, [r1, #24]
    12ca:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    12cc:	0002      	movs	r2, r0
    12ce:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    12d0:	421d      	tst	r5, r3
    12d2:	d000      	beq.n	12d6 <adc_start_read_result+0x52>
		status_flags |= ADC_STATUS_WINDOW;
    12d4:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    12d6:	421c      	tst	r4, r3
    12d8:	d0f4      	beq.n	12c4 <adc_start_read_result+0x40>
		status_flags |= ADC_STATUS_OVERRUN;
    12da:	432a      	orrs	r2, r5
    12dc:	e7f2      	b.n	12c4 <adc_start_read_result+0x40>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    12de:	7e0a      	ldrb	r2, [r1, #24]
    12e0:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    12e2:	2301      	movs	r3, #1
    12e4:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    12e6:	0750      	lsls	r0, r2, #29
    12e8:	d501      	bpl.n	12ee <adc_start_read_result+0x6a>
		status_flags |= ADC_STATUS_WINDOW;
    12ea:	2002      	movs	r0, #2
    12ec:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    12ee:	0792      	lsls	r2, r2, #30
    12f0:	d501      	bpl.n	12f6 <adc_start_read_result+0x72>
		status_flags |= ADC_STATUS_OVERRUN;
    12f2:	2204      	movs	r2, #4
    12f4:	4313      	orrs	r3, r2
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    12f6:	07db      	lsls	r3, r3, #31
    12f8:	d403      	bmi.n	1302 <adc_start_read_result+0x7e>
	//port_pin_set_output_level(PIN_PA27,false);
	adc_read(&adc_instance, adc_result);
	temp = *adc_result;
    12fa:	4b11      	ldr	r3, [pc, #68]	; (1340 <adc_start_read_result+0xbc>)
    12fc:	681b      	ldr	r3, [r3, #0]

 	return temp;
    12fe:	8818      	ldrh	r0, [r3, #0]
}
    1300:	bd30      	pop	{r4, r5, pc}
    1302:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    1304:	b25b      	sxtb	r3, r3
    1306:	2b00      	cmp	r3, #0
    1308:	dbfb      	blt.n	1302 <adc_start_read_result+0x7e>
	adc_read(&adc_instance, adc_result);
    130a:	4b0d      	ldr	r3, [pc, #52]	; (1340 <adc_start_read_result+0xbc>)
    130c:	681b      	ldr	r3, [r3, #0]
	*result = adc_module->RESULT.reg;
    130e:	8b4a      	ldrh	r2, [r1, #26]
    1310:	801a      	strh	r2, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    1312:	4b0a      	ldr	r3, [pc, #40]	; (133c <adc_start_read_result+0xb8>)
    1314:	6819      	ldr	r1, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    1316:	2301      	movs	r3, #1
    1318:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    131a:	7e0a      	ldrb	r2, [r1, #24]
    131c:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    131e:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    1320:	0750      	lsls	r0, r2, #29
    1322:	d501      	bpl.n	1328 <adc_start_read_result+0xa4>
		status_flags |= ADC_STATUS_WINDOW;
    1324:	2002      	movs	r0, #2
    1326:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    1328:	0792      	lsls	r2, r2, #30
    132a:	d501      	bpl.n	1330 <adc_start_read_result+0xac>
		status_flags |= ADC_STATUS_OVERRUN;
    132c:	2204      	movs	r2, #4
    132e:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    1330:	075b      	lsls	r3, r3, #29
    1332:	d5e2      	bpl.n	12fa <adc_start_read_result+0x76>
	adc_module->INTFLAG.reg = int_flags;
    1334:	2302      	movs	r3, #2
    1336:	760b      	strb	r3, [r1, #24]
    1338:	e7df      	b.n	12fa <adc_start_read_result+0x76>
    133a:	46c0      	nop			; (mov r8, r8)
    133c:	200001a8 	.word	0x200001a8
    1340:	20000098 	.word	0x20000098

00001344 <sensor_init>:
	
	
}

void sensor_init()
{
    1344:	b510      	push	{r4, lr}
	//Enable Analog input 
	//Pull ADC inputs low
	
	configure_adc();
    1346:	4b01      	ldr	r3, [pc, #4]	; (134c <sensor_init+0x8>)
    1348:	4798      	blx	r3
	//configure_adc_inputs();
    134a:	bd10      	pop	{r4, pc}
    134c:	000011fd 	.word	0x000011fd

00001350 <enable_super_servo>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    1350:	4b05      	ldr	r3, [pc, #20]	; (1368 <enable_super_servo+0x18>)
    1352:	681a      	ldr	r2, [r3, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    1354:	2102      	movs	r1, #2
    1356:	6893      	ldr	r3, [r2, #8]
    1358:	4219      	tst	r1, r3
    135a:	d1fc      	bne.n	1356 <enable_super_servo+0x6>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    135c:	6813      	ldr	r3, [r2, #0]
    135e:	2102      	movs	r1, #2
    1360:	430b      	orrs	r3, r1
    1362:	6013      	str	r3, [r2, #0]
struct tcc_module tcc_ss_instance0;

void enable_super_servo()
{
	tcc_enable(&tcc_ss_instance0);
}
    1364:	4770      	bx	lr
    1366:	46c0      	nop			; (mov r8, r8)
    1368:	200001c8 	.word	0x200001c8

0000136c <super_servo_tcc_init>:
{
	tcc_disable(&tcc_ss_instance0);
}

void super_servo_tcc_init()
{
    136c:	b530      	push	{r4, r5, lr}
    136e:	b0ab      	sub	sp, #172	; 0xac
	struct tcc_config config_tcc_ss;
	tcc_get_config_defaults(&config_tcc_ss, TCC0);
    1370:	4d1a      	ldr	r5, [pc, #104]	; (13dc <super_servo_tcc_init+0x70>)
    1372:	ac01      	add	r4, sp, #4
    1374:	0029      	movs	r1, r5
    1376:	0020      	movs	r0, r4
    1378:	4b19      	ldr	r3, [pc, #100]	; (13e0 <super_servo_tcc_init+0x74>)
    137a:	4798      	blx	r3
	
	config_tcc_ss.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV4;
    137c:	2302      	movs	r3, #2
    137e:	72e3      	strb	r3, [r4, #11]
	config_tcc_ss.counter.period = 0x9C40;
    1380:	4a18      	ldr	r2, [pc, #96]	; (13e4 <super_servo_tcc_init+0x78>)
    1382:	6062      	str	r2, [r4, #4]
	config_tcc_ss.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    1384:	7623      	strb	r3, [r4, #24]
	
	config_tcc_ss.compare.wave_polarity[SERVO_1_CH] = TCC_WAVE_POLARITY_0;
    1386:	2300      	movs	r3, #0
    1388:	7523      	strb	r3, [r4, #20]
	config_tcc_ss.compare.wave_polarity[SERVO_2_CH] = TCC_WAVE_POLARITY_0;
    138a:	7563      	strb	r3, [r4, #21]
	config_tcc_ss.compare.wave_polarity[SERVO_3_CH] = TCC_WAVE_POLARITY_0;
    138c:	75a3      	strb	r3, [r4, #22]
	config_tcc_ss.compare.wave_polarity[SERVO_4_CH] = TCC_WAVE_POLARITY_0;
    138e:	75e3      	strb	r3, [r4, #23]
	
	config_tcc_ss.compare.match[SERVO_1_CH] = 0;
    1390:	61e3      	str	r3, [r4, #28]
	config_tcc_ss.pins.enable_wave_out_pin[SERVO_1_WO] = true;
    1392:	2201      	movs	r2, #1
    1394:	2198      	movs	r1, #152	; 0x98
    1396:	5462      	strb	r2, [r4, r1]
	config_tcc_ss.pins.wave_out_pin[SERVO_1_WO]        = PIN_PA04F_TCC0_WO0; //this is no longer correct--- should be now
    1398:	3994      	subs	r1, #148	; 0x94
    139a:	65a1      	str	r1, [r4, #88]	; 0x58
	config_tcc_ss.pins.wave_out_pin_mux[SERVO_1_WO]    = PINMUX_PA04F_TCC0_WO0; // this is no longer correct --- should be now
    139c:	4912      	ldr	r1, [pc, #72]	; (13e8 <super_servo_tcc_init+0x7c>)
    139e:	67a1      	str	r1, [r4, #120]	; 0x78
	
	config_tcc_ss.compare.match[SERVO_2_CH] = 0;
    13a0:	6223      	str	r3, [r4, #32]
	config_tcc_ss.pins.enable_wave_out_pin[SERVO_2_WO] = true;
    13a2:	2199      	movs	r1, #153	; 0x99
    13a4:	5462      	strb	r2, [r4, r1]
	config_tcc_ss.pins.wave_out_pin[SERVO_2_WO]        = PIN_PA05F_TCC0_WO1; //this is no longer correct--- should be now
    13a6:	3994      	subs	r1, #148	; 0x94
    13a8:	65e1      	str	r1, [r4, #92]	; 0x5c
	config_tcc_ss.pins.wave_out_pin_mux[SERVO_2_WO]    = PINMUX_PA05F_TCC0_WO1; // this is no longer correct --- should be now
    13aa:	4910      	ldr	r1, [pc, #64]	; (13ec <super_servo_tcc_init+0x80>)
    13ac:	67e1      	str	r1, [r4, #124]	; 0x7c
	
	
	config_tcc_ss.compare.match[SERVO_3_CH] = 0;
    13ae:	6263      	str	r3, [r4, #36]	; 0x24
	config_tcc_ss.pins.enable_wave_out_pin[SERVO_3_WO] = true;
    13b0:	219a      	movs	r1, #154	; 0x9a
    13b2:	5462      	strb	r2, [r4, r1]
	config_tcc_ss.pins.wave_out_pin[SERVO_3_WO]        = PIN_PA06F_TCC0_WO2; //this is no longer correct--- should be now
    13b4:	3994      	subs	r1, #148	; 0x94
    13b6:	6621      	str	r1, [r4, #96]	; 0x60
	config_tcc_ss.pins.wave_out_pin_mux[SERVO_3_WO]    = PINMUX_PA06F_TCC0_WO2; // this is no longer correct --- should be now
    13b8:	480d      	ldr	r0, [pc, #52]	; (13f0 <super_servo_tcc_init+0x84>)
    13ba:	317a      	adds	r1, #122	; 0x7a
    13bc:	5060      	str	r0, [r4, r1]
	
	config_tcc_ss.compare.match[SERVO_4_CH] = 0;
    13be:	62a3      	str	r3, [r4, #40]	; 0x28
	config_tcc_ss.pins.enable_wave_out_pin[SERVO_4_WO] = true;
    13c0:	339b      	adds	r3, #155	; 0x9b
    13c2:	54e2      	strb	r2, [r4, r3]
	config_tcc_ss.pins.wave_out_pin[SERVO_4_WO]        = PIN_PA07F_TCC0_WO3; //this is no longer correct--- should be now
    13c4:	3b94      	subs	r3, #148	; 0x94
    13c6:	6663      	str	r3, [r4, #100]	; 0x64
	config_tcc_ss.pins.wave_out_pin_mux[SERVO_4_WO]    = PINMUX_PA07F_TCC0_WO3; // this is no longer correct --- should be now
    13c8:	4a0a      	ldr	r2, [pc, #40]	; (13f4 <super_servo_tcc_init+0x88>)
    13ca:	337d      	adds	r3, #125	; 0x7d
    13cc:	50e2      	str	r2, [r4, r3]
	
	tcc_init(&tcc_ss_instance0, TCC0, &config_tcc_ss);
    13ce:	0022      	movs	r2, r4
    13d0:	0029      	movs	r1, r5
    13d2:	4809      	ldr	r0, [pc, #36]	; (13f8 <super_servo_tcc_init+0x8c>)
    13d4:	4b09      	ldr	r3, [pc, #36]	; (13fc <super_servo_tcc_init+0x90>)
    13d6:	4798      	blx	r3
	
}
    13d8:	b02b      	add	sp, #172	; 0xac
    13da:	bd30      	pop	{r4, r5, pc}
    13dc:	42001400 	.word	0x42001400
    13e0:	00001639 	.word	0x00001639
    13e4:	00009c40 	.word	0x00009c40
    13e8:	00040005 	.word	0x00040005
    13ec:	00050005 	.word	0x00050005
    13f0:	00060005 	.word	0x00060005
    13f4:	00070005 	.word	0x00070005
    13f8:	200001c8 	.word	0x200001c8
    13fc:	00001775 	.word	0x00001775

00001400 <super_servo_init>:

void super_servo_init()
{
    1400:	b510      	push	{r4, lr}
	super_servo_tcc_init();
    1402:	4b01      	ldr	r3, [pc, #4]	; (1408 <super_servo_init+0x8>)
    1404:	4798      	blx	r3
}
    1406:	bd10      	pop	{r4, pc}
    1408:	0000136d 	.word	0x0000136d

0000140c <update_super_servo>:
#include <asf.h>
#include "super_servo_control.h"
#include "super_servo.h"

void update_super_servo(uint8_t servo1 , uint8_t servo2 , uint8_t servo3, uint8_t servo4)
{
    140c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    140e:	0007      	movs	r7, r0
    1410:	000e      	movs	r6, r1
    1412:	0015      	movs	r5, r2
    1414:	001c      	movs	r4, r3
	static uint8_t prev_servo1 = 0;
	static uint8_t prev_servo2 = 0;
	static uint8_t prev_servo3 = 0;
	static uint8_t prev_servo4 = 0;
	//Servo--1
	if(servo1  != prev_servo1)
    1416:	4b36      	ldr	r3, [pc, #216]	; (14f0 <update_super_servo+0xe4>)
    1418:	781b      	ldrb	r3, [r3, #0]
    141a:	4283      	cmp	r3, r0
    141c:	d010      	beq.n	1440 <update_super_servo+0x34>
	{
		if(servo1 != 255)
    141e:	28ff      	cmp	r0, #255	; 0xff
    1420:	d04e      	beq.n	14c0 <update_super_servo+0xb4>
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_1_CH, (((3520*servo1)/254) + 1280));
    1422:	20dc      	movs	r0, #220	; 0xdc
    1424:	0100      	lsls	r0, r0, #4
    1426:	4378      	muls	r0, r7
    1428:	21fe      	movs	r1, #254	; 0xfe
    142a:	4b32      	ldr	r3, [pc, #200]	; (14f4 <update_super_servo+0xe8>)
    142c:	4798      	blx	r3
    142e:	23a0      	movs	r3, #160	; 0xa0
    1430:	00db      	lsls	r3, r3, #3
    1432:	18c2      	adds	r2, r0, r3
    1434:	2100      	movs	r1, #0
    1436:	4830      	ldr	r0, [pc, #192]	; (14f8 <update_super_servo+0xec>)
    1438:	4b30      	ldr	r3, [pc, #192]	; (14fc <update_super_servo+0xf0>)
    143a:	4798      	blx	r3
		}
		else
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_1_CH, 0);
		}
		prev_servo1 = servo1;
    143c:	4b2c      	ldr	r3, [pc, #176]	; (14f0 <update_super_servo+0xe4>)
    143e:	701f      	strb	r7, [r3, #0]
	}
	
	//Servo--2
	if(servo2  != prev_servo2)
    1440:	4b2f      	ldr	r3, [pc, #188]	; (1500 <update_super_servo+0xf4>)
    1442:	781b      	ldrb	r3, [r3, #0]
    1444:	42b3      	cmp	r3, r6
    1446:	d010      	beq.n	146a <update_super_servo+0x5e>
	{
		if(servo2 != 255)
    1448:	2eff      	cmp	r6, #255	; 0xff
    144a:	d03f      	beq.n	14cc <update_super_servo+0xc0>
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_2_CH, (((3520*servo2)/254) + 1280));
    144c:	20dc      	movs	r0, #220	; 0xdc
    144e:	0100      	lsls	r0, r0, #4
    1450:	4370      	muls	r0, r6
    1452:	21fe      	movs	r1, #254	; 0xfe
    1454:	4b27      	ldr	r3, [pc, #156]	; (14f4 <update_super_servo+0xe8>)
    1456:	4798      	blx	r3
    1458:	23a0      	movs	r3, #160	; 0xa0
    145a:	00db      	lsls	r3, r3, #3
    145c:	18c2      	adds	r2, r0, r3
    145e:	2101      	movs	r1, #1
    1460:	4825      	ldr	r0, [pc, #148]	; (14f8 <update_super_servo+0xec>)
    1462:	4b26      	ldr	r3, [pc, #152]	; (14fc <update_super_servo+0xf0>)
    1464:	4798      	blx	r3
		}
		else
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_2_CH, 0);
		}
		prev_servo2 = servo2;
    1466:	4b26      	ldr	r3, [pc, #152]	; (1500 <update_super_servo+0xf4>)
    1468:	701e      	strb	r6, [r3, #0]
	}
	//Servo--3
	if(servo3  != prev_servo3)
    146a:	4b26      	ldr	r3, [pc, #152]	; (1504 <update_super_servo+0xf8>)
    146c:	781b      	ldrb	r3, [r3, #0]
    146e:	42ab      	cmp	r3, r5
    1470:	d010      	beq.n	1494 <update_super_servo+0x88>
	{
		if(servo3 != 255)
    1472:	2dff      	cmp	r5, #255	; 0xff
    1474:	d030      	beq.n	14d8 <update_super_servo+0xcc>
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, (((3520*servo3)/254) + 1280));
    1476:	20dc      	movs	r0, #220	; 0xdc
    1478:	0100      	lsls	r0, r0, #4
    147a:	4368      	muls	r0, r5
    147c:	21fe      	movs	r1, #254	; 0xfe
    147e:	4b1d      	ldr	r3, [pc, #116]	; (14f4 <update_super_servo+0xe8>)
    1480:	4798      	blx	r3
    1482:	23a0      	movs	r3, #160	; 0xa0
    1484:	00db      	lsls	r3, r3, #3
    1486:	18c2      	adds	r2, r0, r3
    1488:	2102      	movs	r1, #2
    148a:	481b      	ldr	r0, [pc, #108]	; (14f8 <update_super_servo+0xec>)
    148c:	4b1b      	ldr	r3, [pc, #108]	; (14fc <update_super_servo+0xf0>)
    148e:	4798      	blx	r3
		}
		else
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, 0);
		}
		prev_servo3 = servo3;
    1490:	4b1c      	ldr	r3, [pc, #112]	; (1504 <update_super_servo+0xf8>)
    1492:	701d      	strb	r5, [r3, #0]
	}
	//Servo--4
	if(servo4  != prev_servo4)
    1494:	4b1c      	ldr	r3, [pc, #112]	; (1508 <update_super_servo+0xfc>)
    1496:	781b      	ldrb	r3, [r3, #0]
    1498:	42a3      	cmp	r3, r4
    149a:	d010      	beq.n	14be <update_super_servo+0xb2>
	{
		if(servo4 != 255)
    149c:	2cff      	cmp	r4, #255	; 0xff
    149e:	d021      	beq.n	14e4 <update_super_servo+0xd8>
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_4_CH, (((3520*servo4)/254) + 1280));
    14a0:	20dc      	movs	r0, #220	; 0xdc
    14a2:	0100      	lsls	r0, r0, #4
    14a4:	4360      	muls	r0, r4
    14a6:	21fe      	movs	r1, #254	; 0xfe
    14a8:	4b12      	ldr	r3, [pc, #72]	; (14f4 <update_super_servo+0xe8>)
    14aa:	4798      	blx	r3
    14ac:	23a0      	movs	r3, #160	; 0xa0
    14ae:	00db      	lsls	r3, r3, #3
    14b0:	18c2      	adds	r2, r0, r3
    14b2:	2103      	movs	r1, #3
    14b4:	4810      	ldr	r0, [pc, #64]	; (14f8 <update_super_servo+0xec>)
    14b6:	4b11      	ldr	r3, [pc, #68]	; (14fc <update_super_servo+0xf0>)
    14b8:	4798      	blx	r3
		}
		else
		{
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_4_CH, 0);
		}
		prev_servo4 = servo4;
    14ba:	4b13      	ldr	r3, [pc, #76]	; (1508 <update_super_servo+0xfc>)
    14bc:	701c      	strb	r4, [r3, #0]
	}
}
    14be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_1_CH, 0);
    14c0:	2200      	movs	r2, #0
    14c2:	2100      	movs	r1, #0
    14c4:	480c      	ldr	r0, [pc, #48]	; (14f8 <update_super_servo+0xec>)
    14c6:	4b0d      	ldr	r3, [pc, #52]	; (14fc <update_super_servo+0xf0>)
    14c8:	4798      	blx	r3
    14ca:	e7b7      	b.n	143c <update_super_servo+0x30>
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_2_CH, 0);
    14cc:	2200      	movs	r2, #0
    14ce:	2101      	movs	r1, #1
    14d0:	4809      	ldr	r0, [pc, #36]	; (14f8 <update_super_servo+0xec>)
    14d2:	4b0a      	ldr	r3, [pc, #40]	; (14fc <update_super_servo+0xf0>)
    14d4:	4798      	blx	r3
    14d6:	e7c6      	b.n	1466 <update_super_servo+0x5a>
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, 0);
    14d8:	2200      	movs	r2, #0
    14da:	2102      	movs	r1, #2
    14dc:	4806      	ldr	r0, [pc, #24]	; (14f8 <update_super_servo+0xec>)
    14de:	4b07      	ldr	r3, [pc, #28]	; (14fc <update_super_servo+0xf0>)
    14e0:	4798      	blx	r3
    14e2:	e7d5      	b.n	1490 <update_super_servo+0x84>
			tcc_set_compare_value(&tcc_ss_instance0, SERVO_4_CH, 0);
    14e4:	2200      	movs	r2, #0
    14e6:	2103      	movs	r1, #3
    14e8:	4803      	ldr	r0, [pc, #12]	; (14f8 <update_super_servo+0xec>)
    14ea:	4b04      	ldr	r3, [pc, #16]	; (14fc <update_super_servo+0xf0>)
    14ec:	4798      	blx	r3
    14ee:	e7e4      	b.n	14ba <update_super_servo+0xae>
    14f0:	2000009c 	.word	0x2000009c
    14f4:	000032a1 	.word	0x000032a1
    14f8:	200001c8 	.word	0x200001c8
    14fc:	00001afd 	.word	0x00001afd
    1500:	2000009d 	.word	0x2000009d
    1504:	2000009e 	.word	0x2000009e
    1508:	2000009f 	.word	0x2000009f

0000150c <update_super_servo_single>:

void update_super_servo_single(uint8_t port_no ,uint8_t super_servo)
{
    150c:	b510      	push	{r4, lr}
	switch (port_no)
    150e:	2832      	cmp	r0, #50	; 0x32
    1510:	d02c      	beq.n	156c <update_super_servo_single+0x60>
    1512:	d913      	bls.n	153c <update_super_servo_single+0x30>
    1514:	2833      	cmp	r0, #51	; 0x33
    1516:	d03f      	beq.n	1598 <update_super_servo_single+0x8c>
    1518:	2834      	cmp	r0, #52	; 0x34
    151a:	d120      	bne.n	155e <update_super_servo_single+0x52>
				{
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, 0);
				}
				break;
		case '4':
				if(super_servo != 255)
    151c:	29ff      	cmp	r1, #255	; 0xff
    151e:	d051      	beq.n	15c4 <update_super_servo_single+0xb8>
				{
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_4_CH, (((3520*super_servo)/254) + 1280));
    1520:	20dc      	movs	r0, #220	; 0xdc
    1522:	0100      	lsls	r0, r0, #4
    1524:	4348      	muls	r0, r1
    1526:	21fe      	movs	r1, #254	; 0xfe
    1528:	4b29      	ldr	r3, [pc, #164]	; (15d0 <update_super_servo_single+0xc4>)
    152a:	4798      	blx	r3
    152c:	23a0      	movs	r3, #160	; 0xa0
    152e:	00db      	lsls	r3, r3, #3
    1530:	18c2      	adds	r2, r0, r3
    1532:	2103      	movs	r1, #3
    1534:	4827      	ldr	r0, [pc, #156]	; (15d4 <update_super_servo_single+0xc8>)
    1536:	4b28      	ldr	r3, [pc, #160]	; (15d8 <update_super_servo_single+0xcc>)
    1538:	4798      	blx	r3
    153a:	e010      	b.n	155e <update_super_servo_single+0x52>
	switch (port_no)
    153c:	2831      	cmp	r0, #49	; 0x31
    153e:	d10e      	bne.n	155e <update_super_servo_single+0x52>
				if(super_servo != 255)
    1540:	29ff      	cmp	r1, #255	; 0xff
    1542:	d00d      	beq.n	1560 <update_super_servo_single+0x54>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_1_CH, (((3520*super_servo)/254) + 1280));
    1544:	20dc      	movs	r0, #220	; 0xdc
    1546:	0100      	lsls	r0, r0, #4
    1548:	4348      	muls	r0, r1
    154a:	21fe      	movs	r1, #254	; 0xfe
    154c:	4b20      	ldr	r3, [pc, #128]	; (15d0 <update_super_servo_single+0xc4>)
    154e:	4798      	blx	r3
    1550:	23a0      	movs	r3, #160	; 0xa0
    1552:	00db      	lsls	r3, r3, #3
    1554:	18c2      	adds	r2, r0, r3
    1556:	2100      	movs	r1, #0
    1558:	481e      	ldr	r0, [pc, #120]	; (15d4 <update_super_servo_single+0xc8>)
    155a:	4b1f      	ldr	r3, [pc, #124]	; (15d8 <update_super_servo_single+0xcc>)
    155c:	4798      	blx	r3
				break;	
		default:
				break;
	}
	
    155e:	bd10      	pop	{r4, pc}
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_1_CH, 0);
    1560:	2200      	movs	r2, #0
    1562:	2100      	movs	r1, #0
    1564:	481b      	ldr	r0, [pc, #108]	; (15d4 <update_super_servo_single+0xc8>)
    1566:	4b1c      	ldr	r3, [pc, #112]	; (15d8 <update_super_servo_single+0xcc>)
    1568:	4798      	blx	r3
    156a:	e7f8      	b.n	155e <update_super_servo_single+0x52>
				if(super_servo != 255)
    156c:	29ff      	cmp	r1, #255	; 0xff
    156e:	d00d      	beq.n	158c <update_super_servo_single+0x80>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_2_CH, (((3520*super_servo)/254) + 1280));
    1570:	20dc      	movs	r0, #220	; 0xdc
    1572:	0100      	lsls	r0, r0, #4
    1574:	4348      	muls	r0, r1
    1576:	21fe      	movs	r1, #254	; 0xfe
    1578:	4b15      	ldr	r3, [pc, #84]	; (15d0 <update_super_servo_single+0xc4>)
    157a:	4798      	blx	r3
    157c:	23a0      	movs	r3, #160	; 0xa0
    157e:	00db      	lsls	r3, r3, #3
    1580:	18c2      	adds	r2, r0, r3
    1582:	2101      	movs	r1, #1
    1584:	4813      	ldr	r0, [pc, #76]	; (15d4 <update_super_servo_single+0xc8>)
    1586:	4b14      	ldr	r3, [pc, #80]	; (15d8 <update_super_servo_single+0xcc>)
    1588:	4798      	blx	r3
    158a:	e7e8      	b.n	155e <update_super_servo_single+0x52>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_2_CH, 0);
    158c:	2200      	movs	r2, #0
    158e:	2101      	movs	r1, #1
    1590:	4810      	ldr	r0, [pc, #64]	; (15d4 <update_super_servo_single+0xc8>)
    1592:	4b11      	ldr	r3, [pc, #68]	; (15d8 <update_super_servo_single+0xcc>)
    1594:	4798      	blx	r3
    1596:	e7e2      	b.n	155e <update_super_servo_single+0x52>
				if(super_servo != 255)
    1598:	29ff      	cmp	r1, #255	; 0xff
    159a:	d00d      	beq.n	15b8 <update_super_servo_single+0xac>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, (((3520*super_servo)/254) + 1280));
    159c:	20dc      	movs	r0, #220	; 0xdc
    159e:	0100      	lsls	r0, r0, #4
    15a0:	4348      	muls	r0, r1
    15a2:	21fe      	movs	r1, #254	; 0xfe
    15a4:	4b0a      	ldr	r3, [pc, #40]	; (15d0 <update_super_servo_single+0xc4>)
    15a6:	4798      	blx	r3
    15a8:	23a0      	movs	r3, #160	; 0xa0
    15aa:	00db      	lsls	r3, r3, #3
    15ac:	18c2      	adds	r2, r0, r3
    15ae:	2102      	movs	r1, #2
    15b0:	4808      	ldr	r0, [pc, #32]	; (15d4 <update_super_servo_single+0xc8>)
    15b2:	4b09      	ldr	r3, [pc, #36]	; (15d8 <update_super_servo_single+0xcc>)
    15b4:	4798      	blx	r3
    15b6:	e7d2      	b.n	155e <update_super_servo_single+0x52>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_3_CH, 0);
    15b8:	2200      	movs	r2, #0
    15ba:	2102      	movs	r1, #2
    15bc:	4805      	ldr	r0, [pc, #20]	; (15d4 <update_super_servo_single+0xc8>)
    15be:	4b06      	ldr	r3, [pc, #24]	; (15d8 <update_super_servo_single+0xcc>)
    15c0:	4798      	blx	r3
    15c2:	e7cc      	b.n	155e <update_super_servo_single+0x52>
					tcc_set_compare_value(&tcc_ss_instance0, SERVO_4_CH, 0);
    15c4:	2200      	movs	r2, #0
    15c6:	2103      	movs	r1, #3
    15c8:	4802      	ldr	r0, [pc, #8]	; (15d4 <update_super_servo_single+0xc8>)
    15ca:	4b03      	ldr	r3, [pc, #12]	; (15d8 <update_super_servo_single+0xcc>)
    15cc:	4798      	blx	r3
    15ce:	e7c6      	b.n	155e <update_super_servo_single+0x52>
    15d0:	000032a1 	.word	0x000032a1
    15d4:	200001c8 	.word	0x200001c8
    15d8:	00001afd 	.word	0x00001afd

000015dc <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    15dc:	2000      	movs	r0, #0
    15de:	4770      	bx	lr

000015e0 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    15e0:	b530      	push	{r4, r5, lr}
    15e2:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
    15e4:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
    15e6:	2903      	cmp	r1, #3
    15e8:	d900      	bls.n	15ec <_tcc_set_compare_value+0xc>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
    15ea:	bd30      	pop	{r4, r5, pc}
	if (compare > max_count) {
    15ec:	4d11      	ldr	r5, [pc, #68]	; (1634 <_tcc_set_compare_value+0x54>)
    15ee:	42aa      	cmp	r2, r5
    15f0:	d8fb      	bhi.n	15ea <_tcc_set_compare_value+0xa>
	Tcc *const tcc_module = module_inst->hw;
    15f2:	6820      	ldr	r0, [r4, #0]
	if (double_buffering_enabled) {
    15f4:	2b00      	cmp	r3, #0
    15f6:	d010      	beq.n	161a <_tcc_set_compare_value+0x3a>
				(TCC_STATUS_CCBV0 << channel_index)) {
    15f8:	2480      	movs	r4, #128	; 0x80
    15fa:	0264      	lsls	r4, r4, #9
    15fc:	408c      	lsls	r4, r1
		while(tcc_module->STATUS.reg  &
    15fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1600:	421c      	tst	r4, r3
    1602:	d1fc      	bne.n	15fe <_tcc_set_compare_value+0x1e>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    1604:	2480      	movs	r4, #128	; 0x80
    1606:	0324      	lsls	r4, r4, #12
    1608:	408c      	lsls	r4, r1
		while(tcc_module->SYNCBUSY.reg  &
    160a:	6883      	ldr	r3, [r0, #8]
    160c:	421c      	tst	r4, r3
    160e:	d1fc      	bne.n	160a <_tcc_set_compare_value+0x2a>
		tcc_module->CCB[channel_index].reg = compare;
    1610:	311c      	adds	r1, #28
    1612:	0089      	lsls	r1, r1, #2
    1614:	500a      	str	r2, [r1, r0]
	return STATUS_OK;
    1616:	2000      	movs	r0, #0
    1618:	e7e7      	b.n	15ea <_tcc_set_compare_value+0xa>
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    161a:	2480      	movs	r4, #128	; 0x80
    161c:	0064      	lsls	r4, r4, #1
    161e:	408c      	lsls	r4, r1
    1620:	6883      	ldr	r3, [r0, #8]
    1622:	421c      	tst	r4, r3
    1624:	d1fc      	bne.n	1620 <_tcc_set_compare_value+0x40>
		tcc_module->CC[channel_index].reg = compare;
    1626:	3110      	adds	r1, #16
    1628:	0089      	lsls	r1, r1, #2
    162a:	1841      	adds	r1, r0, r1
    162c:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    162e:	2000      	movs	r0, #0
    1630:	e7db      	b.n	15ea <_tcc_set_compare_value+0xa>
    1632:	46c0      	nop			; (mov r8, r8)
    1634:	00ffffff 	.word	0x00ffffff

00001638 <tcc_get_config_defaults>:
	config->counter.count                  = 0;
    1638:	2300      	movs	r3, #0
    163a:	6003      	str	r3, [r0, #0]
	config->counter.period                 = _tcc_maxs[module_index];
    163c:	4a4c      	ldr	r2, [pc, #304]	; (1770 <tcc_get_config_defaults+0x138>)
    163e:	6042      	str	r2, [r0, #4]
	config->counter.clock_source           = GCLK_GENERATOR_0;
    1640:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    1642:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    1644:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    1646:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
    1648:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
    164a:	61c3      	str	r3, [r0, #28]
    164c:	6203      	str	r3, [r0, #32]
    164e:	6243      	str	r3, [r0, #36]	; 0x24
    1650:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
    1652:	7503      	strb	r3, [r0, #20]
    1654:	7543      	strb	r3, [r0, #21]
    1656:	7583      	strb	r3, [r0, #22]
    1658:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    165a:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    165c:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
    165e:	7403      	strb	r3, [r0, #16]
    1660:	7443      	strb	r3, [r0, #17]
    1662:	7483      	strb	r3, [r0, #18]
    1664:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1666:	222c      	movs	r2, #44	; 0x2c
    1668:	5483      	strb	r3, [r0, r2]
    166a:	3201      	adds	r2, #1
    166c:	5483      	strb	r3, [r0, r2]
    166e:	3201      	adds	r2, #1
    1670:	5483      	strb	r3, [r0, r2]
    1672:	3201      	adds	r2, #1
    1674:	5483      	strb	r3, [r0, r2]
    1676:	3201      	adds	r2, #1
    1678:	5483      	strb	r3, [r0, r2]
    167a:	3201      	adds	r2, #1
    167c:	5483      	strb	r3, [r0, r2]
    167e:	3201      	adds	r2, #1
    1680:	5483      	strb	r3, [r0, r2]
    1682:	3201      	adds	r2, #1
    1684:	5483      	strb	r3, [r0, r2]
    1686:	3201      	adds	r2, #1
    1688:	5483      	strb	r3, [r0, r2]
    168a:	3201      	adds	r2, #1
    168c:	5483      	strb	r3, [r0, r2]
    168e:	3201      	adds	r2, #1
    1690:	5483      	strb	r3, [r0, r2]
    1692:	3201      	adds	r2, #1
    1694:	5483      	strb	r3, [r0, r2]
    1696:	3201      	adds	r2, #1
    1698:	5483      	strb	r3, [r0, r2]
    169a:	3201      	adds	r2, #1
    169c:	5483      	strb	r3, [r0, r2]
    169e:	3201      	adds	r2, #1
    16a0:	5483      	strb	r3, [r0, r2]
    16a2:	3201      	adds	r2, #1
    16a4:	5483      	strb	r3, [r0, r2]
    16a6:	3201      	adds	r2, #1
    16a8:	5483      	strb	r3, [r0, r2]
    16aa:	3201      	adds	r2, #1
    16ac:	5483      	strb	r3, [r0, r2]
    16ae:	3201      	adds	r2, #1
    16b0:	5483      	strb	r3, [r0, r2]
    16b2:	3201      	adds	r2, #1
    16b4:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    16b6:	3201      	adds	r2, #1
    16b8:	5483      	strb	r3, [r0, r2]
    16ba:	3201      	adds	r2, #1
    16bc:	5483      	strb	r3, [r0, r2]
    16be:	3201      	adds	r2, #1
    16c0:	5483      	strb	r3, [r0, r2]
    16c2:	3201      	adds	r2, #1
    16c4:	5483      	strb	r3, [r0, r2]
    16c6:	3201      	adds	r2, #1
    16c8:	5483      	strb	r3, [r0, r2]
    16ca:	3201      	adds	r2, #1
    16cc:	5483      	strb	r3, [r0, r2]
    16ce:	3201      	adds	r2, #1
    16d0:	5483      	strb	r3, [r0, r2]
    16d2:	3201      	adds	r2, #1
    16d4:	5483      	strb	r3, [r0, r2]
    16d6:	3201      	adds	r2, #1
    16d8:	5483      	strb	r3, [r0, r2]
    16da:	3201      	adds	r2, #1
    16dc:	5483      	strb	r3, [r0, r2]
    16de:	3201      	adds	r2, #1
    16e0:	5483      	strb	r3, [r0, r2]
    16e2:	3201      	adds	r2, #1
    16e4:	5483      	strb	r3, [r0, r2]
    16e6:	3201      	adds	r2, #1
    16e8:	5483      	strb	r3, [r0, r2]
    16ea:	3201      	adds	r2, #1
    16ec:	5483      	strb	r3, [r0, r2]
    16ee:	3201      	adds	r2, #1
    16f0:	5483      	strb	r3, [r0, r2]
    16f2:	3201      	adds	r2, #1
    16f4:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    16f6:	3201      	adds	r2, #1
    16f8:	5483      	strb	r3, [r0, r2]
    16fa:	3201      	adds	r2, #1
    16fc:	5483      	strb	r3, [r0, r2]
    16fe:	3201      	adds	r2, #1
    1700:	5483      	strb	r3, [r0, r2]
    1702:	3201      	adds	r2, #1
    1704:	5483      	strb	r3, [r0, r2]
    1706:	3201      	adds	r2, #1
    1708:	5483      	strb	r3, [r0, r2]
    170a:	3201      	adds	r2, #1
    170c:	5483      	strb	r3, [r0, r2]
    170e:	3201      	adds	r2, #1
    1710:	5483      	strb	r3, [r0, r2]
    1712:	3201      	adds	r2, #1
    1714:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1716:	3241      	adds	r2, #65	; 0x41
    1718:	5483      	strb	r3, [r0, r2]
    171a:	6583      	str	r3, [r0, #88]	; 0x58
    171c:	6783      	str	r3, [r0, #120]	; 0x78
    171e:	3201      	adds	r2, #1
    1720:	5483      	strb	r3, [r0, r2]
    1722:	65c3      	str	r3, [r0, #92]	; 0x5c
    1724:	67c3      	str	r3, [r0, #124]	; 0x7c
    1726:	3201      	adds	r2, #1
    1728:	5483      	strb	r3, [r0, r2]
    172a:	6603      	str	r3, [r0, #96]	; 0x60
    172c:	3a1a      	subs	r2, #26
    172e:	5083      	str	r3, [r0, r2]
    1730:	321b      	adds	r2, #27
    1732:	5483      	strb	r3, [r0, r2]
    1734:	6643      	str	r3, [r0, #100]	; 0x64
    1736:	3a17      	subs	r2, #23
    1738:	5083      	str	r3, [r0, r2]
    173a:	3218      	adds	r2, #24
    173c:	5483      	strb	r3, [r0, r2]
    173e:	6683      	str	r3, [r0, #104]	; 0x68
    1740:	3a14      	subs	r2, #20
    1742:	5083      	str	r3, [r0, r2]
    1744:	3215      	adds	r2, #21
    1746:	5483      	strb	r3, [r0, r2]
    1748:	66c3      	str	r3, [r0, #108]	; 0x6c
    174a:	3a11      	subs	r2, #17
    174c:	5083      	str	r3, [r0, r2]
    174e:	3212      	adds	r2, #18
    1750:	5483      	strb	r3, [r0, r2]
    1752:	6703      	str	r3, [r0, #112]	; 0x70
    1754:	3a0e      	subs	r2, #14
    1756:	5083      	str	r3, [r0, r2]
    1758:	320f      	adds	r2, #15
    175a:	5483      	strb	r3, [r0, r2]
    175c:	6743      	str	r3, [r0, #116]	; 0x74
    175e:	3a0b      	subs	r2, #11
    1760:	5083      	str	r3, [r0, r2]
	config->double_buffering_enabled  = true;
    1762:	2101      	movs	r1, #1
    1764:	320c      	adds	r2, #12
    1766:	5481      	strb	r1, [r0, r2]
	config->run_in_standby            = false;
    1768:	3201      	adds	r2, #1
    176a:	5483      	strb	r3, [r0, r2]
}
    176c:	4770      	bx	lr
    176e:	46c0      	nop			; (mov r8, r8)
    1770:	00ffffff 	.word	0x00ffffff

00001774 <tcc_init>:
{
    1774:	b5f0      	push	{r4, r5, r6, r7, lr}
    1776:	46de      	mov	lr, fp
    1778:	4657      	mov	r7, sl
    177a:	464e      	mov	r6, r9
    177c:	4645      	mov	r5, r8
    177e:	b5e0      	push	{r5, r6, r7, lr}
    1780:	b08d      	sub	sp, #52	; 0x34
    1782:	0006      	movs	r6, r0
    1784:	000c      	movs	r4, r1
    1786:	0015      	movs	r5, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
    1788:	0008      	movs	r0, r1
    178a:	4bcd      	ldr	r3, [pc, #820]	; (1ac0 <tcc_init+0x34c>)
    178c:	4798      	blx	r3
    178e:	0003      	movs	r3, r0
			PM->APBCMASK.reg |= mask;
    1790:	49cc      	ldr	r1, [pc, #816]	; (1ac4 <tcc_init+0x350>)
    1792:	6a0a      	ldr	r2, [r1, #32]
    1794:	2020      	movs	r0, #32
    1796:	4302      	orrs	r2, r0
    1798:	620a      	str	r2, [r1, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    179a:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    179c:	3804      	subs	r0, #4
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    179e:	0792      	lsls	r2, r2, #30
    17a0:	d506      	bpl.n	17b0 <tcc_init+0x3c>
}
    17a2:	b00d      	add	sp, #52	; 0x34
    17a4:	bc3c      	pop	{r2, r3, r4, r5}
    17a6:	4690      	mov	r8, r2
    17a8:	4699      	mov	r9, r3
    17aa:	46a2      	mov	sl, r4
    17ac:	46ab      	mov	fp, r5
    17ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    17b0:	6822      	ldr	r2, [r4, #0]
    17b2:	2701      	movs	r7, #1
    17b4:	4017      	ands	r7, r2
    17b6:	d1f4      	bne.n	17a2 <tcc_init+0x2e>
	if ((config->counter.count > count_max)
    17b8:	4ac3      	ldr	r2, [pc, #780]	; (1ac8 <tcc_init+0x354>)
		return STATUS_ERR_INVALID_ARG;
    17ba:	3805      	subs	r0, #5
	if ((config->counter.count > count_max)
    17bc:	6829      	ldr	r1, [r5, #0]
    17be:	4291      	cmp	r1, r2
    17c0:	d8ef      	bhi.n	17a2 <tcc_init+0x2e>
		|| (config->counter.period > count_max)
    17c2:	6869      	ldr	r1, [r5, #4]
    17c4:	4291      	cmp	r1, r2
    17c6:	d8ec      	bhi.n	17a2 <tcc_init+0x2e>
		if ((config->compare.match[i] > count_max)
    17c8:	69e9      	ldr	r1, [r5, #28]
    17ca:	4291      	cmp	r1, r2
    17cc:	d900      	bls.n	17d0 <tcc_init+0x5c>
    17ce:	e18b      	b.n	1ae8 <tcc_init+0x374>
    17d0:	6a29      	ldr	r1, [r5, #32]
    17d2:	4291      	cmp	r1, r2
    17d4:	d900      	bls.n	17d8 <tcc_init+0x64>
    17d6:	e189      	b.n	1aec <tcc_init+0x378>
    17d8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    17da:	4291      	cmp	r1, r2
    17dc:	d900      	bls.n	17e0 <tcc_init+0x6c>
    17de:	e187      	b.n	1af0 <tcc_init+0x37c>
    17e0:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    17e2:	4291      	cmp	r1, r2
    17e4:	d900      	bls.n	17e8 <tcc_init+0x74>
    17e6:	e185      	b.n	1af4 <tcc_init+0x380>
		if (config->capture.channel_function[i] ==
    17e8:	7c2a      	ldrb	r2, [r5, #16]
    17ea:	3a01      	subs	r2, #1
    17ec:	4250      	negs	r0, r2
    17ee:	4150      	adcs	r0, r2
    17f0:	0602      	lsls	r2, r0, #24
    17f2:	9201      	str	r2, [sp, #4]
    17f4:	7c6a      	ldrb	r2, [r5, #17]
    17f6:	2a01      	cmp	r2, #1
    17f8:	d031      	beq.n	185e <tcc_init+0xea>
    17fa:	7caa      	ldrb	r2, [r5, #18]
    17fc:	2a01      	cmp	r2, #1
    17fe:	d034      	beq.n	186a <tcc_init+0xf6>
    1800:	7cea      	ldrb	r2, [r5, #19]
    1802:	2a01      	cmp	r2, #1
    1804:	d037      	beq.n	1876 <tcc_init+0x102>
	if (config->run_in_standby) {
    1806:	22a1      	movs	r2, #161	; 0xa1
    1808:	5caa      	ldrb	r2, [r5, r2]
    180a:	2a00      	cmp	r2, #0
    180c:	d004      	beq.n	1818 <tcc_init+0xa4>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    180e:	2280      	movs	r2, #128	; 0x80
    1810:	0112      	lsls	r2, r2, #4
    1812:	9901      	ldr	r1, [sp, #4]
    1814:	4311      	orrs	r1, r2
    1816:	9101      	str	r1, [sp, #4]
	if (config->counter.oneshot) {
    1818:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    181a:	1e51      	subs	r1, r2, #1
    181c:	418a      	sbcs	r2, r1
    181e:	0092      	lsls	r2, r2, #2
    1820:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    1822:	7a6a      	ldrb	r2, [r5, #9]
    1824:	2a01      	cmp	r2, #1
    1826:	d02c      	beq.n	1882 <tcc_init+0x10e>
		if (cfg->capture_channel >= cc_num) {
    1828:	2235      	movs	r2, #53	; 0x35
    182a:	5caa      	ldrb	r2, [r5, r2]
    182c:	2a03      	cmp	r2, #3
    182e:	d900      	bls.n	1832 <tcc_init+0xbe>
    1830:	e162      	b.n	1af8 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
    1832:	212c      	movs	r1, #44	; 0x2c
    1834:	5c69      	ldrb	r1, [r5, r1]
    1836:	290f      	cmp	r1, #15
    1838:	d900      	bls.n	183c <tcc_init+0xc8>
    183a:	e15d      	b.n	1af8 <tcc_init+0x384>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    183c:	7b28      	ldrb	r0, [r5, #12]
    183e:	9004      	str	r0, [sp, #16]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1840:	7ae8      	ldrb	r0, [r5, #11]
    1842:	9005      	str	r0, [sp, #20]
    1844:	202d      	movs	r0, #45	; 0x2d
    1846:	4682      	mov	sl, r0
    1848:	44aa      	add	sl, r5
    184a:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    184c:	9702      	str	r7, [sp, #8]
    184e:	4684      	mov	ip, r0
    1850:	9606      	str	r6, [sp, #24]
    1852:	000e      	movs	r6, r1
    1854:	46a0      	mov	r8, r4
    1856:	4654      	mov	r4, sl
    1858:	46a9      	mov	r9, r5
    185a:	9307      	str	r3, [sp, #28]
    185c:	e047      	b.n	18ee <tcc_init+0x17a>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    185e:	2280      	movs	r2, #128	; 0x80
    1860:	0492      	lsls	r2, r2, #18
    1862:	9901      	ldr	r1, [sp, #4]
    1864:	4311      	orrs	r1, r2
    1866:	9101      	str	r1, [sp, #4]
    1868:	e7c7      	b.n	17fa <tcc_init+0x86>
    186a:	2280      	movs	r2, #128	; 0x80
    186c:	04d2      	lsls	r2, r2, #19
    186e:	9901      	ldr	r1, [sp, #4]
    1870:	4311      	orrs	r1, r2
    1872:	9101      	str	r1, [sp, #4]
    1874:	e7c4      	b.n	1800 <tcc_init+0x8c>
    1876:	2280      	movs	r2, #128	; 0x80
    1878:	0512      	lsls	r2, r2, #20
    187a:	9901      	ldr	r1, [sp, #4]
    187c:	4311      	orrs	r1, r2
    187e:	9101      	str	r1, [sp, #4]
    1880:	e7c1      	b.n	1806 <tcc_init+0x92>
		ctrlb |= TCC_CTRLBSET_DIR;
    1882:	9903      	ldr	r1, [sp, #12]
    1884:	4311      	orrs	r1, r2
    1886:	9103      	str	r1, [sp, #12]
    1888:	e7ce      	b.n	1828 <tcc_init+0xb4>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    188a:	0292      	lsls	r2, r2, #10
    188c:	25c0      	movs	r5, #192	; 0xc0
    188e:	012d      	lsls	r5, r5, #4
    1890:	402a      	ands	r2, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1892:	4332      	orrs	r2, r6
				| TCC_FCTRLA_SRC(cfg->source)
    1894:	790d      	ldrb	r5, [r1, #4]
    1896:	2603      	movs	r6, #3
    1898:	402e      	ands	r6, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    189a:	4332      	orrs	r2, r6
    189c:	4655      	mov	r5, sl
    189e:	432a      	orrs	r2, r5
				| TCC_FCTRLA_BLANK(cfg->blanking)
    18a0:	794e      	ldrb	r6, [r1, #5]
    18a2:	0176      	lsls	r6, r6, #5
    18a4:	2560      	movs	r5, #96	; 0x60
    18a6:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    18a8:	432a      	orrs	r2, r5
				| TCC_FCTRLA_HALT(cfg->halt_action)
    18aa:	798d      	ldrb	r5, [r1, #6]
    18ac:	022d      	lsls	r5, r5, #8
    18ae:	26c0      	movs	r6, #192	; 0xc0
    18b0:	00b6      	lsls	r6, r6, #2
    18b2:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    18b4:	432a      	orrs	r2, r5
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    18b6:	79cd      	ldrb	r5, [r1, #7]
    18b8:	032d      	lsls	r5, r5, #12
    18ba:	26e0      	movs	r6, #224	; 0xe0
    18bc:	01f6      	lsls	r6, r6, #7
    18be:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    18c0:	432a      	orrs	r2, r5
    18c2:	4310      	orrs	r0, r2
    18c4:	4303      	orrs	r3, r0
    18c6:	431f      	orrs	r7, r3
		value_buffer[i] = fault;
    18c8:	ab08      	add	r3, sp, #32
    18ca:	4662      	mov	r2, ip
    18cc:	2008      	movs	r0, #8
    18ce:	181b      	adds	r3, r3, r0
    18d0:	509f      	str	r7, [r3, r2]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    18d2:	2a04      	cmp	r2, #4
    18d4:	d028      	beq.n	1928 <tcc_init+0x1b4>
		if (cfg->capture_channel >= cc_num) {
    18d6:	7c8a      	ldrb	r2, [r1, #18]
    18d8:	2a03      	cmp	r2, #3
    18da:	d900      	bls.n	18de <tcc_init+0x16a>
    18dc:	e10c      	b.n	1af8 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
    18de:	7a4e      	ldrb	r6, [r1, #9]
    18e0:	340a      	adds	r4, #10
    18e2:	2304      	movs	r3, #4
    18e4:	469a      	mov	sl, r3
    18e6:	44d4      	add	ip, sl
    18e8:	2e0f      	cmp	r6, #15
    18ea:	d900      	bls.n	18ee <tcc_init+0x17a>
    18ec:	e104      	b.n	1af8 <tcc_init+0x384>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    18ee:	0636      	lsls	r6, r6, #24
    18f0:	23f0      	movs	r3, #240	; 0xf0
    18f2:	051b      	lsls	r3, r3, #20
    18f4:	401e      	ands	r6, r3
    18f6:	0021      	movs	r1, r4
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    18f8:	7825      	ldrb	r5, [r4, #0]
    18fa:	042d      	lsls	r5, r5, #16
    18fc:	23ff      	movs	r3, #255	; 0xff
    18fe:	041b      	lsls	r3, r3, #16
    1900:	401d      	ands	r5, r3
    1902:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    1904:	7863      	ldrb	r3, [r4, #1]
    1906:	2080      	movs	r0, #128	; 0x80
    1908:	2b00      	cmp	r3, #0
    190a:	d100      	bne.n	190e <tcc_init+0x19a>
    190c:	9802      	ldr	r0, [sp, #8]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    190e:	788f      	ldrb	r7, [r1, #2]
    1910:	2308      	movs	r3, #8
    1912:	2f00      	cmp	r7, #0
    1914:	d100      	bne.n	1918 <tcc_init+0x1a4>
    1916:	9b02      	ldr	r3, [sp, #8]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    1918:	78cf      	ldrb	r7, [r1, #3]
    191a:	46bb      	mov	fp, r7
    191c:	2710      	movs	r7, #16
    191e:	465d      	mov	r5, fp
    1920:	2d00      	cmp	r5, #0
    1922:	d1b2      	bne.n	188a <tcc_init+0x116>
    1924:	9f02      	ldr	r7, [sp, #8]
    1926:	e7b0      	b.n	188a <tcc_init+0x116>
    1928:	9e06      	ldr	r6, [sp, #24]
    192a:	4644      	mov	r4, r8
    192c:	464d      	mov	r5, r9
    192e:	9b07      	ldr	r3, [sp, #28]
    1930:	4648      	mov	r0, r9
    1932:	3050      	adds	r0, #80	; 0x50
    1934:	4649      	mov	r1, r9
    1936:	3141      	adds	r1, #65	; 0x41
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1938:	2200      	movs	r2, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    193a:	2780      	movs	r7, #128	; 0x80
    193c:	027f      	lsls	r7, r7, #9
    193e:	46bc      	mov	ip, r7
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    1940:	2701      	movs	r7, #1
    1942:	46b9      	mov	r9, r7
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1944:	2702      	movs	r7, #2
    1946:	37ff      	adds	r7, #255	; 0xff
    1948:	46ba      	mov	sl, r7
    194a:	001f      	movs	r7, r3
    194c:	0013      	movs	r3, r2
    194e:	46a0      	mov	r8, r4
    1950:	003c      	movs	r4, r7
    1952:	e007      	b.n	1964 <tcc_init+0x1f0>
    1954:	4657      	mov	r7, sl
    1956:	4097      	lsls	r7, r2
    1958:	433b      	orrs	r3, r7
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    195a:	3201      	adds	r2, #1
    195c:	3001      	adds	r0, #1
    195e:	3102      	adds	r1, #2
    1960:	2a08      	cmp	r2, #8
    1962:	d00e      	beq.n	1982 <tcc_init+0x20e>
		if (config->wave_ext.invert[i]) {
    1964:	7807      	ldrb	r7, [r0, #0]
    1966:	2f00      	cmp	r7, #0
    1968:	d002      	beq.n	1970 <tcc_init+0x1fc>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    196a:	4667      	mov	r7, ip
    196c:	4097      	lsls	r7, r2
    196e:	433b      	orrs	r3, r7
		if (config->wave_ext.non_recoverable_fault[i].output !=
    1970:	780f      	ldrb	r7, [r1, #0]
    1972:	2f00      	cmp	r7, #0
    1974:	d0f1      	beq.n	195a <tcc_init+0x1e6>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    1976:	2f02      	cmp	r7, #2
    1978:	d0ec      	beq.n	1954 <tcc_init+0x1e0>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    197a:	464f      	mov	r7, r9
    197c:	4097      	lsls	r7, r2
    197e:	433b      	orrs	r3, r7
    1980:	e7eb      	b.n	195a <tcc_init+0x1e6>
    1982:	0022      	movs	r2, r4
    1984:	4644      	mov	r4, r8
    1986:	4698      	mov	r8, r3
    1988:	0013      	movs	r3, r2
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    198a:	7e6a      	ldrb	r2, [r5, #25]
    198c:	0112      	lsls	r2, r2, #4
    198e:	2130      	movs	r1, #48	; 0x30
    1990:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    1992:	7e28      	ldrb	r0, [r5, #24]
    1994:	2207      	movs	r2, #7
    1996:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1998:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    199a:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
    199c:	2080      	movs	r0, #128	; 0x80
    199e:	0240      	lsls	r0, r0, #9
    19a0:	000f      	movs	r7, r1
    19a2:	e002      	b.n	19aa <tcc_init+0x236>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    19a4:	3201      	adds	r2, #1
    19a6:	2a04      	cmp	r2, #4
    19a8:	d007      	beq.n	19ba <tcc_init+0x246>
		if (wav_cfg->wave_polarity[n]) {
    19aa:	18a9      	adds	r1, r5, r2
    19ac:	7d09      	ldrb	r1, [r1, #20]
    19ae:	2900      	cmp	r1, #0
    19b0:	d0f8      	beq.n	19a4 <tcc_init+0x230>
			wave |= (TCC_WAVE_POL0 << n);
    19b2:	0001      	movs	r1, r0
    19b4:	4091      	lsls	r1, r2
    19b6:	430f      	orrs	r7, r1
    19b8:	e7f4      	b.n	19a4 <tcc_init+0x230>
    19ba:	46b9      	mov	r9, r7
    19bc:	1d32      	adds	r2, r6, #4
    19be:	0030      	movs	r0, r6
    19c0:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
    19c2:	2100      	movs	r1, #0
    19c4:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    19c6:	4290      	cmp	r0, r2
    19c8:	d1fc      	bne.n	19c4 <tcc_init+0x250>
	module_inst->register_callback_mask = 0;
    19ca:	2200      	movs	r2, #0
    19cc:	6372      	str	r2, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    19ce:	63b2      	str	r2, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    19d0:	009b      	lsls	r3, r3, #2
    19d2:	4a3e      	ldr	r2, [pc, #248]	; (1acc <tcc_init+0x358>)
    19d4:	509e      	str	r6, [r3, r2]
	module_inst->hw = hw;
    19d6:	6034      	str	r4, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    19d8:	23a0      	movs	r3, #160	; 0xa0
    19da:	5cea      	ldrb	r2, [r5, r3]
    19dc:	3b64      	subs	r3, #100	; 0x64
    19de:	54f2      	strb	r2, [r6, r3]
	gclk_chan_config.source_generator = config->counter.clock_source;
    19e0:	a909      	add	r1, sp, #36	; 0x24
    19e2:	7aab      	ldrb	r3, [r5, #10]
    19e4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    19e6:	2011      	movs	r0, #17
    19e8:	4b39      	ldr	r3, [pc, #228]	; (1ad0 <tcc_init+0x35c>)
    19ea:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    19ec:	2011      	movs	r0, #17
    19ee:	4b39      	ldr	r3, [pc, #228]	; (1ad4 <tcc_init+0x360>)
    19f0:	4798      	blx	r3
    19f2:	002f      	movs	r7, r5
    19f4:	3798      	adds	r7, #152	; 0x98
    19f6:	002e      	movs	r6, r5
    19f8:	3658      	adds	r6, #88	; 0x58
    19fa:	2378      	movs	r3, #120	; 0x78
    19fc:	469a      	mov	sl, r3
    19fe:	44aa      	add	sl, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1a00:	3b77      	subs	r3, #119	; 0x77
    1a02:	469b      	mov	fp, r3
		system_pinmux_pin_set_config(
    1a04:	0023      	movs	r3, r4
    1a06:	4654      	mov	r4, sl
    1a08:	469a      	mov	sl, r3
    1a0a:	e003      	b.n	1a14 <tcc_init+0x2a0>
    1a0c:	3701      	adds	r7, #1
    1a0e:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    1a10:	42b4      	cmp	r4, r6
    1a12:	d014      	beq.n	1a3e <tcc_init+0x2ca>
		if (!config->pins.enable_wave_out_pin[i]) {
    1a14:	783b      	ldrb	r3, [r7, #0]
    1a16:	2b00      	cmp	r3, #0
    1a18:	d0f8      	beq.n	1a0c <tcc_init+0x298>
    1a1a:	ab08      	add	r3, sp, #32
    1a1c:	465a      	mov	r2, fp
    1a1e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1a20:	2300      	movs	r3, #0
    1a22:	aa08      	add	r2, sp, #32
    1a24:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    1a26:	0013      	movs	r3, r2
    1a28:	2220      	movs	r2, #32
    1a2a:	18b2      	adds	r2, r6, r2
    1a2c:	7812      	ldrb	r2, [r2, #0]
    1a2e:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1a30:	465a      	mov	r2, fp
    1a32:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    1a34:	7830      	ldrb	r0, [r6, #0]
    1a36:	0019      	movs	r1, r3
    1a38:	4b27      	ldr	r3, [pc, #156]	; (1ad8 <tcc_init+0x364>)
    1a3a:	4798      	blx	r3
    1a3c:	e7e6      	b.n	1a0c <tcc_init+0x298>
    1a3e:	4654      	mov	r4, sl
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1a40:	9b04      	ldr	r3, [sp, #16]
    1a42:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1a44:	9a05      	ldr	r2, [sp, #20]
    1a46:	0212      	lsls	r2, r2, #8
    1a48:	4313      	orrs	r3, r2
    1a4a:	9a01      	ldr	r2, [sp, #4]
    1a4c:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    1a4e:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1a50:	2204      	movs	r2, #4
    1a52:	68a3      	ldr	r3, [r4, #8]
    1a54:	421a      	tst	r2, r3
    1a56:	d1fc      	bne.n	1a52 <tcc_init+0x2de>
	hw->CTRLBCLR.reg = 0xFF;
    1a58:	23ff      	movs	r3, #255	; 0xff
    1a5a:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1a5c:	2204      	movs	r2, #4
    1a5e:	68a3      	ldr	r3, [r4, #8]
    1a60:	421a      	tst	r2, r3
    1a62:	d1fc      	bne.n	1a5e <tcc_init+0x2ea>
	hw->CTRLBSET.reg = ctrlb;
    1a64:	466b      	mov	r3, sp
    1a66:	7b1b      	ldrb	r3, [r3, #12]
    1a68:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    1a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1a6c:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    1a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1a70:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    1a72:	4643      	mov	r3, r8
    1a74:	61a3      	str	r3, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    1a76:	4a19      	ldr	r2, [pc, #100]	; (1adc <tcc_init+0x368>)
    1a78:	68a3      	ldr	r3, [r4, #8]
    1a7a:	4213      	tst	r3, r2
    1a7c:	d1fc      	bne.n	1a78 <tcc_init+0x304>
	hw->WAVE.reg = waves[0];
    1a7e:	464b      	mov	r3, r9
    1a80:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    1a82:	2210      	movs	r2, #16
    1a84:	68a3      	ldr	r3, [r4, #8]
    1a86:	421a      	tst	r2, r3
    1a88:	d1fc      	bne.n	1a84 <tcc_init+0x310>
	hw->COUNT.reg = config->counter.count;
    1a8a:	682b      	ldr	r3, [r5, #0]
    1a8c:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1a8e:	4a14      	ldr	r2, [pc, #80]	; (1ae0 <tcc_init+0x36c>)
    1a90:	68a3      	ldr	r3, [r4, #8]
    1a92:	4213      	tst	r3, r2
    1a94:	d1fc      	bne.n	1a90 <tcc_init+0x31c>
	hw->PER.reg = (config->counter.period);
    1a96:	686b      	ldr	r3, [r5, #4]
    1a98:	6423      	str	r3, [r4, #64]	; 0x40
    1a9a:	351c      	adds	r5, #28
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1a9c:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    1a9e:	4811      	ldr	r0, [pc, #68]	; (1ae4 <tcc_init+0x370>)
    1aa0:	0002      	movs	r2, r0
    1aa2:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    1aa4:	68a3      	ldr	r3, [r4, #8]
    1aa6:	421a      	tst	r2, r3
    1aa8:	d1fc      	bne.n	1aa4 <tcc_init+0x330>
		hw->CC[i].reg = (config->compare.match[i]);
    1aaa:	cd04      	ldmia	r5!, {r2}
    1aac:	000b      	movs	r3, r1
    1aae:	3310      	adds	r3, #16
    1ab0:	009b      	lsls	r3, r3, #2
    1ab2:	18e3      	adds	r3, r4, r3
    1ab4:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1ab6:	3101      	adds	r1, #1
    1ab8:	2904      	cmp	r1, #4
    1aba:	d1f1      	bne.n	1aa0 <tcc_init+0x32c>
	return STATUS_OK;
    1abc:	2000      	movs	r0, #0
    1abe:	e670      	b.n	17a2 <tcc_init+0x2e>
    1ac0:	000015dd 	.word	0x000015dd
    1ac4:	40000400 	.word	0x40000400
    1ac8:	00ffffff 	.word	0x00ffffff
    1acc:	20000208 	.word	0x20000208
    1ad0:	00002e85 	.word	0x00002e85
    1ad4:	00002df9 	.word	0x00002df9
    1ad8:	00002f7d 	.word	0x00002f7d
    1adc:	00020040 	.word	0x00020040
    1ae0:	00040080 	.word	0x00040080
    1ae4:	00080100 	.word	0x00080100
			return STATUS_ERR_INVALID_ARG;
    1ae8:	2017      	movs	r0, #23
    1aea:	e65a      	b.n	17a2 <tcc_init+0x2e>
    1aec:	2017      	movs	r0, #23
    1aee:	e658      	b.n	17a2 <tcc_init+0x2e>
    1af0:	2017      	movs	r0, #23
    1af2:	e656      	b.n	17a2 <tcc_init+0x2e>
    1af4:	2017      	movs	r0, #23
    1af6:	e654      	b.n	17a2 <tcc_init+0x2e>
    1af8:	2017      	movs	r0, #23
    1afa:	e652      	b.n	17a2 <tcc_init+0x2e>

00001afc <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    1afc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1afe:	233c      	movs	r3, #60	; 0x3c
    1b00:	5cc3      	ldrb	r3, [r0, r3]
    1b02:	4c01      	ldr	r4, [pc, #4]	; (1b08 <tcc_set_compare_value+0xc>)
    1b04:	47a0      	blx	r4
			module_inst->double_buffering_enabled);
}
    1b06:	bd10      	pop	{r4, pc}
    1b08:	000015e1 	.word	0x000015e1

00001b0c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    1b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b0e:	46c6      	mov	lr, r8
    1b10:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    1b12:	0080      	lsls	r0, r0, #2
    1b14:	4b0e      	ldr	r3, [pc, #56]	; (1b50 <_tcc_interrupt_handler+0x44>)
    1b16:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1b18:	683b      	ldr	r3, [r7, #0]
    1b1a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    1b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1b20:	4013      	ands	r3, r2
    1b22:	401e      	ands	r6, r3
    1b24:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1b26:	4b0b      	ldr	r3, [pc, #44]	; (1b54 <_tcc_interrupt_handler+0x48>)
    1b28:	4698      	mov	r8, r3
    1b2a:	e002      	b.n	1b32 <_tcc_interrupt_handler+0x26>
    1b2c:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1b2e:	2c30      	cmp	r4, #48	; 0x30
    1b30:	d00a      	beq.n	1b48 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1b32:	4643      	mov	r3, r8
    1b34:	58e5      	ldr	r5, [r4, r3]
    1b36:	4235      	tst	r5, r6
    1b38:	d0f8      	beq.n	1b2c <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    1b3a:	193b      	adds	r3, r7, r4
    1b3c:	685b      	ldr	r3, [r3, #4]
    1b3e:	0038      	movs	r0, r7
    1b40:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    1b42:	683b      	ldr	r3, [r7, #0]
    1b44:	62dd      	str	r5, [r3, #44]	; 0x2c
    1b46:	e7f1      	b.n	1b2c <_tcc_interrupt_handler+0x20>
		}
	}
}
    1b48:	bc04      	pop	{r2}
    1b4a:	4690      	mov	r8, r2
    1b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b4e:	46c0      	nop			; (mov r8, r8)
    1b50:	20000208 	.word	0x20000208
    1b54:	00003740 	.word	0x00003740

00001b58 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    1b58:	b510      	push	{r4, lr}
    1b5a:	2000      	movs	r0, #0
    1b5c:	4b01      	ldr	r3, [pc, #4]	; (1b64 <TCC0_Handler+0xc>)
    1b5e:	4798      	blx	r3
    1b60:	bd10      	pop	{r4, pc}
    1b62:	46c0      	nop			; (mov r8, r8)
    1b64:	00001b0d 	.word	0x00001b0d

00001b68 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1b68:	4b06      	ldr	r3, [pc, #24]	; (1b84 <_tc_get_inst_index+0x1c>)
    1b6a:	4298      	cmp	r0, r3
    1b6c:	d008      	beq.n	1b80 <_tc_get_inst_index+0x18>
    1b6e:	4a06      	ldr	r2, [pc, #24]	; (1b88 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1b70:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1b72:	4290      	cmp	r0, r2
    1b74:	d001      	beq.n	1b7a <_tc_get_inst_index+0x12>
}
    1b76:	0018      	movs	r0, r3
    1b78:	4770      	bx	lr
    1b7a:	3301      	adds	r3, #1
			return i;
    1b7c:	b2db      	uxtb	r3, r3
    1b7e:	e7fa      	b.n	1b76 <_tc_get_inst_index+0xe>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1b80:	2300      	movs	r3, #0
    1b82:	e7fb      	b.n	1b7c <_tc_get_inst_index+0x14>
    1b84:	42001800 	.word	0x42001800
    1b88:	42001c00 	.word	0x42001c00

00001b8c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b8e:	b085      	sub	sp, #20
    1b90:	0004      	movs	r4, r0
    1b92:	000d      	movs	r5, r1
    1b94:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1b96:	0008      	movs	r0, r1
    1b98:	4b82      	ldr	r3, [pc, #520]	; (1da4 <tc_init+0x218>)
    1b9a:	4798      	blx	r3
    1b9c:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1b9e:	ab03      	add	r3, sp, #12
    1ba0:	2212      	movs	r2, #18
    1ba2:	701a      	strb	r2, [r3, #0]
    1ba4:	705a      	strb	r2, [r3, #1]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1ba6:	ab02      	add	r3, sp, #8
    1ba8:	322e      	adds	r2, #46	; 0x2e
    1baa:	801a      	strh	r2, [r3, #0]
    1bac:	3240      	adds	r2, #64	; 0x40
    1bae:	805a      	strh	r2, [r3, #2]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1bb0:	2300      	movs	r3, #0
    1bb2:	60a3      	str	r3, [r4, #8]
    1bb4:	60e3      	str	r3, [r4, #12]
    1bb6:	6123      	str	r3, [r4, #16]
    1bb8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1bba:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1bbc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1bbe:	0082      	lsls	r2, r0, #2
    1bc0:	4b79      	ldr	r3, [pc, #484]	; (1da8 <tc_init+0x21c>)
    1bc2:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1bc4:	6025      	str	r5, [r4, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1bc6:	78b3      	ldrb	r3, [r6, #2]
    1bc8:	2b08      	cmp	r3, #8
    1bca:	d006      	beq.n	1bda <tc_init+0x4e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1bcc:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1bce:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1bd0:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1bd2:	07db      	lsls	r3, r3, #31
    1bd4:	d505      	bpl.n	1be2 <tc_init+0x56>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1bd6:	b005      	add	sp, #20
    1bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    1bda:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1bdc:	07fa      	lsls	r2, r7, #31
    1bde:	d4fa      	bmi.n	1bd6 <tc_init+0x4a>
    1be0:	e7f4      	b.n	1bcc <tc_init+0x40>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1be2:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    1be4:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1be6:	06db      	lsls	r3, r3, #27
    1be8:	d4f5      	bmi.n	1bd6 <tc_init+0x4a>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1bea:	882b      	ldrh	r3, [r5, #0]
    1bec:	079b      	lsls	r3, r3, #30
    1bee:	d4f2      	bmi.n	1bd6 <tc_init+0x4a>
	if (config->pwm_channel[0].enabled) {
    1bf0:	7c33      	ldrb	r3, [r6, #16]
    1bf2:	2b00      	cmp	r3, #0
    1bf4:	d000      	beq.n	1bf8 <tc_init+0x6c>
    1bf6:	e07a      	b.n	1cee <tc_init+0x162>
	if (config->pwm_channel[1].enabled) {
    1bf8:	7f33      	ldrb	r3, [r6, #28]
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	d000      	beq.n	1c00 <tc_init+0x74>
    1bfe:	e082      	b.n	1d06 <tc_init+0x17a>
    1c00:	496a      	ldr	r1, [pc, #424]	; (1dac <tc_init+0x220>)
    1c02:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1c04:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1c06:	ab02      	add	r3, sp, #8
    1c08:	5ad3      	ldrh	r3, [r2, r3]
    1c0a:	4303      	orrs	r3, r0
    1c0c:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1c0e:	78b3      	ldrb	r3, [r6, #2]
    1c10:	2b08      	cmp	r3, #8
    1c12:	d100      	bne.n	1c16 <tc_init+0x8a>
    1c14:	e087      	b.n	1d26 <tc_init+0x19a>
	gclk_chan_config.source_generator = config->clock_source;
    1c16:	7833      	ldrb	r3, [r6, #0]
    1c18:	466a      	mov	r2, sp
    1c1a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1c1c:	ab03      	add	r3, sp, #12
    1c1e:	5ddf      	ldrb	r7, [r3, r7]
    1c20:	4669      	mov	r1, sp
    1c22:	0038      	movs	r0, r7
    1c24:	4b62      	ldr	r3, [pc, #392]	; (1db0 <tc_init+0x224>)
    1c26:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1c28:	0038      	movs	r0, r7
    1c2a:	4b62      	ldr	r3, [pc, #392]	; (1db4 <tc_init+0x228>)
    1c2c:	4798      	blx	r3
	ctrla_tmp =
    1c2e:	8931      	ldrh	r1, [r6, #8]
    1c30:	88b3      	ldrh	r3, [r6, #4]
    1c32:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1c34:	78b1      	ldrb	r1, [r6, #2]
    1c36:	79b2      	ldrb	r2, [r6, #6]
    1c38:	4311      	orrs	r1, r2
	ctrla_tmp =
    1c3a:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    1c3c:	7873      	ldrb	r3, [r6, #1]
    1c3e:	2b00      	cmp	r3, #0
    1c40:	d002      	beq.n	1c48 <tc_init+0xbc>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1c42:	2380      	movs	r3, #128	; 0x80
    1c44:	011b      	lsls	r3, r3, #4
    1c46:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c48:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c4a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1c4c:	b25b      	sxtb	r3, r3
    1c4e:	2b00      	cmp	r3, #0
    1c50:	dbfb      	blt.n	1c4a <tc_init+0xbe>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1c52:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    1c54:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1c56:	1e4b      	subs	r3, r1, #1
    1c58:	4199      	sbcs	r1, r3
    1c5a:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    1c5c:	7bb3      	ldrb	r3, [r6, #14]
    1c5e:	2b00      	cmp	r3, #0
    1c60:	d001      	beq.n	1c66 <tc_init+0xda>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1c62:	2301      	movs	r3, #1
    1c64:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c66:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c68:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1c6a:	b25b      	sxtb	r3, r3
    1c6c:	2b00      	cmp	r3, #0
    1c6e:	dbfb      	blt.n	1c68 <tc_init+0xdc>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1c70:	23ff      	movs	r3, #255	; 0xff
    1c72:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    1c74:	2900      	cmp	r1, #0
    1c76:	d005      	beq.n	1c84 <tc_init+0xf8>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c78:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c7a:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    1c7c:	b25b      	sxtb	r3, r3
    1c7e:	2b00      	cmp	r3, #0
    1c80:	dbfb      	blt.n	1c7a <tc_init+0xee>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1c82:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    1c84:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1c86:	7af3      	ldrb	r3, [r6, #11]
    1c88:	2b00      	cmp	r3, #0
    1c8a:	d001      	beq.n	1c90 <tc_init+0x104>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c8c:	2310      	movs	r3, #16
    1c8e:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    1c90:	7b33      	ldrb	r3, [r6, #12]
    1c92:	2b00      	cmp	r3, #0
    1c94:	d001      	beq.n	1c9a <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c96:	2320      	movs	r3, #32
    1c98:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c9a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c9c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1c9e:	b25b      	sxtb	r3, r3
    1ca0:	2b00      	cmp	r3, #0
    1ca2:	dbfb      	blt.n	1c9c <tc_init+0x110>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1ca4:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ca6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ca8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1caa:	b25b      	sxtb	r3, r3
    1cac:	2b00      	cmp	r3, #0
    1cae:	dbfb      	blt.n	1ca8 <tc_init+0x11c>
	switch (module_inst->counter_size) {
    1cb0:	7923      	ldrb	r3, [r4, #4]
    1cb2:	2b04      	cmp	r3, #4
    1cb4:	d03f      	beq.n	1d36 <tc_init+0x1aa>
    1cb6:	2b08      	cmp	r3, #8
    1cb8:	d05e      	beq.n	1d78 <tc_init+0x1ec>
	return STATUS_ERR_INVALID_ARG;
    1cba:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1cbc:	2b00      	cmp	r3, #0
    1cbe:	d000      	beq.n	1cc2 <tc_init+0x136>
    1cc0:	e789      	b.n	1bd6 <tc_init+0x4a>
    1cc2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1cc4:	b25b      	sxtb	r3, r3
    1cc6:	2b00      	cmp	r3, #0
    1cc8:	dbfb      	blt.n	1cc2 <tc_init+0x136>
				= config->counter_16_bit.value;
    1cca:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    1ccc:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cce:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cd0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1cd2:	b25b      	sxtb	r3, r3
    1cd4:	2b00      	cmp	r3, #0
    1cd6:	dbfb      	blt.n	1cd0 <tc_init+0x144>
					config->counter_16_bit.compare_capture_channel[0];
    1cd8:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    1cda:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cdc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cde:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ce0:	b25b      	sxtb	r3, r3
    1ce2:	2b00      	cmp	r3, #0
    1ce4:	dbfb      	blt.n	1cde <tc_init+0x152>
					config->counter_16_bit.compare_capture_channel[1];
    1ce6:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1ce8:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    1cea:	2000      	movs	r0, #0
    1cec:	e773      	b.n	1bd6 <tc_init+0x4a>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1cee:	a901      	add	r1, sp, #4
    1cf0:	2301      	movs	r3, #1
    1cf2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1cf4:	2200      	movs	r2, #0
    1cf6:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1cf8:	7e32      	ldrb	r2, [r6, #24]
    1cfa:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1cfc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1cfe:	7d30      	ldrb	r0, [r6, #20]
    1d00:	4b2d      	ldr	r3, [pc, #180]	; (1db8 <tc_init+0x22c>)
    1d02:	4798      	blx	r3
    1d04:	e778      	b.n	1bf8 <tc_init+0x6c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d06:	a901      	add	r1, sp, #4
    1d08:	2301      	movs	r3, #1
    1d0a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1d0c:	2200      	movs	r2, #0
    1d0e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d10:	3224      	adds	r2, #36	; 0x24
    1d12:	18b2      	adds	r2, r6, r2
    1d14:	7812      	ldrb	r2, [r2, #0]
    1d16:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d18:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d1a:	331f      	adds	r3, #31
    1d1c:	18f3      	adds	r3, r6, r3
    1d1e:	7818      	ldrb	r0, [r3, #0]
    1d20:	4b25      	ldr	r3, [pc, #148]	; (1db8 <tc_init+0x22c>)
    1d22:	4798      	blx	r3
    1d24:	e76c      	b.n	1c00 <tc_init+0x74>
    1d26:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    1d28:	1c7a      	adds	r2, r7, #1
    1d2a:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d2c:	ab02      	add	r3, sp, #8
    1d2e:	5ad3      	ldrh	r3, [r2, r3]
    1d30:	4303      	orrs	r3, r0
    1d32:	620b      	str	r3, [r1, #32]
    1d34:	e76f      	b.n	1c16 <tc_init+0x8a>
    1d36:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d38:	b25b      	sxtb	r3, r3
    1d3a:	2b00      	cmp	r3, #0
    1d3c:	dbfb      	blt.n	1d36 <tc_init+0x1aa>
					config->counter_8_bit.value;
    1d3e:	2328      	movs	r3, #40	; 0x28
    1d40:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    1d42:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d44:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d46:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d48:	b25b      	sxtb	r3, r3
    1d4a:	2b00      	cmp	r3, #0
    1d4c:	dbfb      	blt.n	1d46 <tc_init+0x1ba>
					config->counter_8_bit.period;
    1d4e:	2329      	movs	r3, #41	; 0x29
    1d50:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    1d52:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d54:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d56:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d58:	b25b      	sxtb	r3, r3
    1d5a:	2b00      	cmp	r3, #0
    1d5c:	dbfb      	blt.n	1d56 <tc_init+0x1ca>
					config->counter_8_bit.compare_capture_channel[0];
    1d5e:	232a      	movs	r3, #42	; 0x2a
    1d60:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    1d62:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d64:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d66:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d68:	b25b      	sxtb	r3, r3
    1d6a:	2b00      	cmp	r3, #0
    1d6c:	dbfb      	blt.n	1d66 <tc_init+0x1da>
					config->counter_8_bit.compare_capture_channel[1];
    1d6e:	232b      	movs	r3, #43	; 0x2b
    1d70:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    1d72:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    1d74:	2000      	movs	r0, #0
    1d76:	e72e      	b.n	1bd6 <tc_init+0x4a>
    1d78:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d7a:	b25b      	sxtb	r3, r3
    1d7c:	2b00      	cmp	r3, #0
    1d7e:	dbfb      	blt.n	1d78 <tc_init+0x1ec>
				= config->counter_32_bit.value;
    1d80:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1d82:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d84:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d86:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d88:	b25b      	sxtb	r3, r3
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	dbfb      	blt.n	1d86 <tc_init+0x1fa>
			hw->COUNT32.CC[0].reg =
    1d8e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1d90:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d92:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d94:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1d96:	b25b      	sxtb	r3, r3
    1d98:	2b00      	cmp	r3, #0
    1d9a:	dbfb      	blt.n	1d94 <tc_init+0x208>
					config->counter_32_bit.compare_capture_channel[1];
    1d9c:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1d9e:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    1da0:	2000      	movs	r0, #0
    1da2:	e718      	b.n	1bd6 <tc_init+0x4a>
    1da4:	00001b69 	.word	0x00001b69
    1da8:	2000020c 	.word	0x2000020c
    1dac:	40000400 	.word	0x40000400
    1db0:	00002e85 	.word	0x00002e85
    1db4:	00002df9 	.word	0x00002df9
    1db8:	00002f7d 	.word	0x00002f7d

00001dbc <tc_set_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
    1dbc:	6802      	ldr	r2, [r0, #0]
    1dbe:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1dc0:	b25b      	sxtb	r3, r3
    1dc2:	2b00      	cmp	r3, #0
    1dc4:	dbfb      	blt.n	1dbe <tc_set_count_value+0x2>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
    1dc6:	7903      	ldrb	r3, [r0, #4]
    1dc8:	2b04      	cmp	r3, #4
    1dca:	d005      	beq.n	1dd8 <tc_set_count_value+0x1c>
    1dcc:	2b08      	cmp	r3, #8
    1dce:	d00b      	beq.n	1de8 <tc_set_count_value+0x2c>
		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
			return STATUS_OK;

		default:
			return STATUS_ERR_INVALID_ARG;
    1dd0:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d004      	beq.n	1de0 <tc_set_count_value+0x24>
	}
}
    1dd6:	4770      	bx	lr
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
    1dd8:	b2c9      	uxtb	r1, r1
    1dda:	7411      	strb	r1, [r2, #16]
			return STATUS_OK;
    1ddc:	2000      	movs	r0, #0
    1dde:	e7fa      	b.n	1dd6 <tc_set_count_value+0x1a>
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
    1de0:	b289      	uxth	r1, r1
    1de2:	8211      	strh	r1, [r2, #16]
			return STATUS_OK;
    1de4:	2000      	movs	r0, #0
    1de6:	e7f6      	b.n	1dd6 <tc_set_count_value+0x1a>
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
    1de8:	6111      	str	r1, [r2, #16]
			return STATUS_OK;
    1dea:	2000      	movs	r0, #0
    1dec:	e7f3      	b.n	1dd6 <tc_set_count_value+0x1a>

00001dee <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1dee:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1df0:	6804      	ldr	r4, [r0, #0]
    1df2:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1df4:	b25b      	sxtb	r3, r3
    1df6:	2b00      	cmp	r3, #0
    1df8:	dbfb      	blt.n	1df2 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1dfa:	7903      	ldrb	r3, [r0, #4]
    1dfc:	2b04      	cmp	r3, #4
    1dfe:	d005      	beq.n	1e0c <tc_set_compare_value+0x1e>
    1e00:	2b08      	cmp	r3, #8
    1e02:	d014      	beq.n	1e2e <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1e04:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1e06:	2b00      	cmp	r3, #0
    1e08:	d008      	beq.n	1e1c <tc_set_compare_value+0x2e>
}
    1e0a:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    1e0c:	2017      	movs	r0, #23
			if (channel_index <
    1e0e:	2901      	cmp	r1, #1
    1e10:	d8fb      	bhi.n	1e0a <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    1e12:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    1e14:	1861      	adds	r1, r4, r1
    1e16:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    1e18:	2000      	movs	r0, #0
    1e1a:	e7f6      	b.n	1e0a <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1e1c:	2017      	movs	r0, #23
			if (channel_index <
    1e1e:	2901      	cmp	r1, #1
    1e20:	d8f3      	bhi.n	1e0a <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    1e22:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    1e24:	310c      	adds	r1, #12
    1e26:	0049      	lsls	r1, r1, #1
    1e28:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    1e2a:	2000      	movs	r0, #0
    1e2c:	e7ed      	b.n	1e0a <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1e2e:	2017      	movs	r0, #23
			if (channel_index <
    1e30:	2901      	cmp	r1, #1
    1e32:	d8ea      	bhi.n	1e0a <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    1e34:	3106      	adds	r1, #6
    1e36:	0089      	lsls	r1, r1, #2
    1e38:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    1e3a:	2000      	movs	r0, #0
    1e3c:	e7e5      	b.n	1e0a <tc_set_compare_value+0x1c>

00001e3e <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1e3e:	1c93      	adds	r3, r2, #2
    1e40:	009b      	lsls	r3, r3, #2
    1e42:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1e44:	2a02      	cmp	r2, #2
    1e46:	d009      	beq.n	1e5c <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1e48:	2a03      	cmp	r2, #3
    1e4a:	d00c      	beq.n	1e66 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1e4c:	2301      	movs	r3, #1
    1e4e:	4093      	lsls	r3, r2
    1e50:	001a      	movs	r2, r3
    1e52:	7e03      	ldrb	r3, [r0, #24]
    1e54:	4313      	orrs	r3, r2
    1e56:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1e58:	2000      	movs	r0, #0
    1e5a:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1e5c:	7e03      	ldrb	r3, [r0, #24]
    1e5e:	2210      	movs	r2, #16
    1e60:	4313      	orrs	r3, r2
    1e62:	7603      	strb	r3, [r0, #24]
    1e64:	e7f8      	b.n	1e58 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1e66:	7e03      	ldrb	r3, [r0, #24]
    1e68:	2220      	movs	r2, #32
    1e6a:	4313      	orrs	r3, r2
    1e6c:	7603      	strb	r3, [r0, #24]
    1e6e:	e7f3      	b.n	1e58 <tc_register_callback+0x1a>

00001e70 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1e70:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1e72:	0080      	lsls	r0, r0, #2
    1e74:	4b16      	ldr	r3, [pc, #88]	; (1ed0 <_tc_interrupt_handler+0x60>)
    1e76:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1e78:	6823      	ldr	r3, [r4, #0]
    1e7a:	7b9d      	ldrb	r5, [r3, #14]
    1e7c:	7e22      	ldrb	r2, [r4, #24]
    1e7e:	7e63      	ldrb	r3, [r4, #25]
    1e80:	4013      	ands	r3, r2
    1e82:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1e84:	07eb      	lsls	r3, r5, #31
    1e86:	d406      	bmi.n	1e96 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1e88:	07ab      	lsls	r3, r5, #30
    1e8a:	d40b      	bmi.n	1ea4 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1e8c:	06eb      	lsls	r3, r5, #27
    1e8e:	d410      	bmi.n	1eb2 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1e90:	06ab      	lsls	r3, r5, #26
    1e92:	d415      	bmi.n	1ec0 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    1e94:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1e96:	0020      	movs	r0, r4
    1e98:	68a3      	ldr	r3, [r4, #8]
    1e9a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1e9c:	2301      	movs	r3, #1
    1e9e:	6822      	ldr	r2, [r4, #0]
    1ea0:	7393      	strb	r3, [r2, #14]
    1ea2:	e7f1      	b.n	1e88 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    1ea4:	0020      	movs	r0, r4
    1ea6:	68e3      	ldr	r3, [r4, #12]
    1ea8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1eaa:	2302      	movs	r3, #2
    1eac:	6822      	ldr	r2, [r4, #0]
    1eae:	7393      	strb	r3, [r2, #14]
    1eb0:	e7ec      	b.n	1e8c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1eb2:	0020      	movs	r0, r4
    1eb4:	6923      	ldr	r3, [r4, #16]
    1eb6:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1eb8:	2310      	movs	r3, #16
    1eba:	6822      	ldr	r2, [r4, #0]
    1ebc:	7393      	strb	r3, [r2, #14]
    1ebe:	e7e7      	b.n	1e90 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1ec0:	0020      	movs	r0, r4
    1ec2:	6963      	ldr	r3, [r4, #20]
    1ec4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1ec6:	6823      	ldr	r3, [r4, #0]
    1ec8:	2220      	movs	r2, #32
    1eca:	739a      	strb	r2, [r3, #14]
}
    1ecc:	e7e2      	b.n	1e94 <_tc_interrupt_handler+0x24>
    1ece:	46c0      	nop			; (mov r8, r8)
    1ed0:	2000020c 	.word	0x2000020c

00001ed4 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1ed4:	b510      	push	{r4, lr}
    1ed6:	2000      	movs	r0, #0
    1ed8:	4b01      	ldr	r3, [pc, #4]	; (1ee0 <TC1_Handler+0xc>)
    1eda:	4798      	blx	r3
    1edc:	bd10      	pop	{r4, pc}
    1ede:	46c0      	nop			; (mov r8, r8)
    1ee0:	00001e71 	.word	0x00001e71

00001ee4 <TC2_Handler>:
    1ee4:	b510      	push	{r4, lr}
    1ee6:	2001      	movs	r0, #1
    1ee8:	4b01      	ldr	r3, [pc, #4]	; (1ef0 <TC2_Handler+0xc>)
    1eea:	4798      	blx	r3
    1eec:	bd10      	pop	{r4, pc}
    1eee:	46c0      	nop			; (mov r8, r8)
    1ef0:	00001e71 	.word	0x00001e71

00001ef4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1ef4:	4770      	bx	lr
	...

00001ef8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1ef8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1efa:	4b0a      	ldr	r3, [pc, #40]	; (1f24 <_sercom_set_handler+0x2c>)
    1efc:	781b      	ldrb	r3, [r3, #0]
    1efe:	2b00      	cmp	r3, #0
    1f00:	d10c      	bne.n	1f1c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f02:	4c09      	ldr	r4, [pc, #36]	; (1f28 <_sercom_set_handler+0x30>)
    1f04:	4d09      	ldr	r5, [pc, #36]	; (1f2c <_sercom_set_handler+0x34>)
    1f06:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1f08:	4b09      	ldr	r3, [pc, #36]	; (1f30 <_sercom_set_handler+0x38>)
    1f0a:	2200      	movs	r2, #0
    1f0c:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f0e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1f10:	605a      	str	r2, [r3, #4]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f12:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1f14:	609a      	str	r2, [r3, #8]
		}

		_handler_table_initialized = true;
    1f16:	3201      	adds	r2, #1
    1f18:	4b02      	ldr	r3, [pc, #8]	; (1f24 <_sercom_set_handler+0x2c>)
    1f1a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1f1c:	0080      	lsls	r0, r0, #2
    1f1e:	4b02      	ldr	r3, [pc, #8]	; (1f28 <_sercom_set_handler+0x30>)
    1f20:	50c1      	str	r1, [r0, r3]
}
    1f22:	bd30      	pop	{r4, r5, pc}
    1f24:	200000a0 	.word	0x200000a0
    1f28:	200000a4 	.word	0x200000a4
    1f2c:	00001ef5 	.word	0x00001ef5
    1f30:	20000214 	.word	0x20000214

00001f34 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1f34:	b510      	push	{r4, lr}
    1f36:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1f38:	ac01      	add	r4, sp, #4
    1f3a:	2309      	movs	r3, #9
    1f3c:	7023      	strb	r3, [r4, #0]
    1f3e:	3301      	adds	r3, #1
    1f40:	7063      	strb	r3, [r4, #1]
    1f42:	3301      	adds	r3, #1
    1f44:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1f46:	4b02      	ldr	r3, [pc, #8]	; (1f50 <_sercom_get_interrupt_vector+0x1c>)
    1f48:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1f4a:	5620      	ldrsb	r0, [r4, r0]
}
    1f4c:	b002      	add	sp, #8
    1f4e:	bd10      	pop	{r4, pc}
    1f50:	00000ffd 	.word	0x00000ffd

00001f54 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1f54:	b510      	push	{r4, lr}
    1f56:	4b02      	ldr	r3, [pc, #8]	; (1f60 <SERCOM0_Handler+0xc>)
    1f58:	681b      	ldr	r3, [r3, #0]
    1f5a:	2000      	movs	r0, #0
    1f5c:	4798      	blx	r3
    1f5e:	bd10      	pop	{r4, pc}
    1f60:	200000a4 	.word	0x200000a4

00001f64 <SERCOM1_Handler>:
    1f64:	b510      	push	{r4, lr}
    1f66:	4b02      	ldr	r3, [pc, #8]	; (1f70 <SERCOM1_Handler+0xc>)
    1f68:	685b      	ldr	r3, [r3, #4]
    1f6a:	2001      	movs	r0, #1
    1f6c:	4798      	blx	r3
    1f6e:	bd10      	pop	{r4, pc}
    1f70:	200000a4 	.word	0x200000a4

00001f74 <SERCOM2_Handler>:
    1f74:	b510      	push	{r4, lr}
    1f76:	4b02      	ldr	r3, [pc, #8]	; (1f80 <SERCOM2_Handler+0xc>)
    1f78:	689b      	ldr	r3, [r3, #8]
    1f7a:	2002      	movs	r0, #2
    1f7c:	4798      	blx	r3
    1f7e:	bd10      	pop	{r4, pc}
    1f80:	200000a4 	.word	0x200000a4

00001f84 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1f84:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1f86:	2200      	movs	r2, #0
    1f88:	4b10      	ldr	r3, [pc, #64]	; (1fcc <EIC_Handler+0x48>)
    1f8a:	701a      	strb	r2, [r3, #0]
    1f8c:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    1f8e:	4910      	ldr	r1, [pc, #64]	; (1fd0 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1f90:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1f92:	4e10      	ldr	r6, [pc, #64]	; (1fd4 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1f94:	4c0d      	ldr	r4, [pc, #52]	; (1fcc <EIC_Handler+0x48>)
    1f96:	e00a      	b.n	1fae <EIC_Handler+0x2a>
		return eics[eic_index];
    1f98:	490d      	ldr	r1, [pc, #52]	; (1fd0 <EIC_Handler+0x4c>)
    1f9a:	e008      	b.n	1fae <EIC_Handler+0x2a>
    1f9c:	7823      	ldrb	r3, [r4, #0]
    1f9e:	3301      	adds	r3, #1
    1fa0:	b2db      	uxtb	r3, r3
    1fa2:	7023      	strb	r3, [r4, #0]
    1fa4:	2b0f      	cmp	r3, #15
    1fa6:	d810      	bhi.n	1fca <EIC_Handler+0x46>
		return NULL;
    1fa8:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    1faa:	2b1f      	cmp	r3, #31
    1fac:	d9f4      	bls.n	1f98 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    1fae:	0028      	movs	r0, r5
    1fb0:	4018      	ands	r0, r3
    1fb2:	2201      	movs	r2, #1
    1fb4:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    1fb6:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1fb8:	4210      	tst	r0, r2
    1fba:	d0ef      	beq.n	1f9c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    1fbc:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1fbe:	009b      	lsls	r3, r3, #2
    1fc0:	599b      	ldr	r3, [r3, r6]
    1fc2:	2b00      	cmp	r3, #0
    1fc4:	d0ea      	beq.n	1f9c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1fc6:	4798      	blx	r3
    1fc8:	e7e8      	b.n	1f9c <EIC_Handler+0x18>
			}
		}
	}
}
    1fca:	bd70      	pop	{r4, r5, r6, pc}
    1fcc:	20000220 	.word	0x20000220
    1fd0:	40001800 	.word	0x40001800
    1fd4:	20000168 	.word	0x20000168

00001fd8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1fd8:	b500      	push	{lr}
    1fda:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1fdc:	ab01      	add	r3, sp, #4
    1fde:	2280      	movs	r2, #128	; 0x80
    1fe0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1fe2:	780a      	ldrb	r2, [r1, #0]
    1fe4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1fe6:	784a      	ldrb	r2, [r1, #1]
    1fe8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1fea:	788a      	ldrb	r2, [r1, #2]
    1fec:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1fee:	0019      	movs	r1, r3
    1ff0:	4b01      	ldr	r3, [pc, #4]	; (1ff8 <port_pin_set_config+0x20>)
    1ff2:	4798      	blx	r3
}
    1ff4:	b003      	add	sp, #12
    1ff6:	bd00      	pop	{pc}
    1ff8:	00002f7d 	.word	0x00002f7d

00001ffc <tc_callback_LED_PWM>:
	}
	
}

void tc_callback_LED_PWM(struct tc_module *const module_inst)
{
    1ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ffe:	46de      	mov	lr, fp
    2000:	4657      	mov	r7, sl
    2002:	4646      	mov	r6, r8
    2004:	b5c0      	push	{r6, r7, lr}
    2006:	b082      	sub	sp, #8
    2008:	9001      	str	r0, [sp, #4]
	static uint8_t compare_value=0;
	static uint8_t compare_value_last=0;
	static uint8_t compare_value_current=0;
	static bool first_time = true;
	
	if(first_time == false)
    200a:	4b47      	ldr	r3, [pc, #284]	; (2128 <tc_callback_LED_PWM+0x12c>)
    200c:	781b      	ldrb	r3, [r3, #0]
    200e:	2b00      	cmp	r3, #0
    2010:	d000      	beq.n	2014 <tc_callback_LED_PWM+0x18>
    2012:	e080      	b.n	2116 <tc_callback_LED_PWM+0x11a>
	{
		port_pin_set_output_level(pin_led_array[pin_led_array_ID++], LED_ON);
    2014:	4945      	ldr	r1, [pc, #276]	; (212c <tc_callback_LED_PWM+0x130>)
    2016:	780b      	ldrb	r3, [r1, #0]
    2018:	1c5a      	adds	r2, r3, #1
    201a:	b2d2      	uxtb	r2, r2
    201c:	700a      	strb	r2, [r1, #0]
    201e:	4944      	ldr	r1, [pc, #272]	; (2130 <tc_callback_LED_PWM+0x134>)
    2020:	5cc9      	ldrb	r1, [r1, r3]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2022:	09c8      	lsrs	r0, r1, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2024:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2026:	2800      	cmp	r0, #0
    2028:	d104      	bne.n	2034 <tc_callback_LED_PWM+0x38>
		return &(ports[port_index]->Group[group_index]);
    202a:	094b      	lsrs	r3, r1, #5
    202c:	01db      	lsls	r3, r3, #7
    202e:	4841      	ldr	r0, [pc, #260]	; (2134 <tc_callback_LED_PWM+0x138>)
    2030:	4684      	mov	ip, r0
    2032:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2034:	201f      	movs	r0, #31
    2036:	4008      	ands	r0, r1
    2038:	2101      	movs	r1, #1
    203a:	4081      	lsls	r1, r0

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    203c:	6199      	str	r1, [r3, #24]
		
		if(compare_led_array_ID < N_valid_led_compares-1 )
    203e:	4b3e      	ldr	r3, [pc, #248]	; (2138 <tc_callback_LED_PWM+0x13c>)
    2040:	781e      	ldrb	r6, [r3, #0]
    2042:	4b3e      	ldr	r3, [pc, #248]	; (213c <tc_callback_LED_PWM+0x140>)
    2044:	781b      	ldrb	r3, [r3, #0]
    2046:	3b01      	subs	r3, #1
    2048:	4698      	mov	r8, r3
    204a:	429e      	cmp	r6, r3
    204c:	da66      	bge.n	211c <tc_callback_LED_PWM+0x120>
		{
			compare_value_last = compare_led_array[compare_led_array_ID];
    204e:	483c      	ldr	r0, [pc, #240]	; (2140 <tc_callback_LED_PWM+0x144>)
    2050:	5d81      	ldrb	r1, [r0, r6]
    2052:	4b3c      	ldr	r3, [pc, #240]	; (2144 <tc_callback_LED_PWM+0x148>)
    2054:	7019      	strb	r1, [r3, #0]
			compare_value_current = compare_led_array[++compare_led_array_ID];
    2056:	3601      	adds	r6, #1
    2058:	b2f6      	uxtb	r6, r6
    205a:	4b37      	ldr	r3, [pc, #220]	; (2138 <tc_callback_LED_PWM+0x13c>)
    205c:	701e      	strb	r6, [r3, #0]
    205e:	0033      	movs	r3, r6
    2060:	5d85      	ldrb	r5, [r0, r6]
    2062:	4839      	ldr	r0, [pc, #228]	; (2148 <tc_callback_LED_PWM+0x14c>)
    2064:	7005      	strb	r5, [r0, #0]
			while(compare_value_last == compare_value_current && compare_led_array_ID <= N_valid_led_compares - 1)
    2066:	42a9      	cmp	r1, r5
    2068:	d135      	bne.n	20d6 <tc_callback_LED_PWM+0xda>
    206a:	45b0      	cmp	r8, r6
    206c:	db4d      	blt.n	210a <tc_callback_LED_PWM+0x10e>
    206e:	0010      	movs	r0, r2
			{
				//Enable the LED
				port_pin_set_output_level(pin_led_array[pin_led_array_ID++],LED_ON);
    2070:	492f      	ldr	r1, [pc, #188]	; (2130 <tc_callback_LED_PWM+0x134>)
    2072:	468b      	mov	fp, r1
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2074:	211f      	movs	r1, #31
    2076:	468a      	mov	sl, r1
    2078:	2701      	movs	r7, #1
				compare_value_last = compare_led_array[compare_led_array_ID];
    207a:	4c31      	ldr	r4, [pc, #196]	; (2140 <tc_callback_LED_PWM+0x144>)
    207c:	1ab6      	subs	r6, r6, r2
    207e:	e00f      	b.n	20a0 <tc_callback_LED_PWM+0xa4>
    2080:	4655      	mov	r5, sl
    2082:	4029      	ands	r1, r5
    2084:	003d      	movs	r5, r7
    2086:	408d      	lsls	r5, r1
		port_base->OUTSET.reg = pin_mask;
    2088:	6185      	str	r5, [r0, #24]
    208a:	5ce1      	ldrb	r1, [r4, r3]
    208c:	1993      	adds	r3, r2, r6
    208e:	b2db      	uxtb	r3, r3
				compare_value_current = compare_led_array[++compare_led_array_ID];
    2090:	9300      	str	r3, [sp, #0]
    2092:	5ce0      	ldrb	r0, [r4, r3]
    2094:	4684      	mov	ip, r0
			while(compare_value_last == compare_value_current && compare_led_array_ID <= N_valid_led_compares - 1)
    2096:	4281      	cmp	r1, r0
    2098:	d112      	bne.n	20c0 <tc_callback_LED_PWM+0xc4>
				port_pin_set_output_level(pin_led_array[pin_led_array_ID++],LED_ON);
    209a:	0010      	movs	r0, r2
			while(compare_value_last == compare_value_current && compare_led_array_ID <= N_valid_led_compares - 1)
    209c:	4598      	cmp	r8, r3
    209e:	db27      	blt.n	20f0 <tc_callback_LED_PWM+0xf4>
				port_pin_set_output_level(pin_led_array[pin_led_array_ID++],LED_ON);
    20a0:	1c42      	adds	r2, r0, #1
    20a2:	b2d2      	uxtb	r2, r2
    20a4:	4659      	mov	r1, fp
    20a6:	5c09      	ldrb	r1, [r1, r0]
	if (port_index < PORT_INST_NUM) {
    20a8:	09c8      	lsrs	r0, r1, #7
    20aa:	4684      	mov	ip, r0
		return NULL;
    20ac:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    20ae:	4665      	mov	r5, ip
    20b0:	2d00      	cmp	r5, #0
    20b2:	d1e5      	bne.n	2080 <tc_callback_LED_PWM+0x84>
		return &(ports[port_index]->Group[group_index]);
    20b4:	0948      	lsrs	r0, r1, #5
    20b6:	01c0      	lsls	r0, r0, #7
    20b8:	4d1e      	ldr	r5, [pc, #120]	; (2134 <tc_callback_LED_PWM+0x138>)
    20ba:	46ac      	mov	ip, r5
    20bc:	4460      	add	r0, ip
    20be:	e7df      	b.n	2080 <tc_callback_LED_PWM+0x84>
    20c0:	0005      	movs	r5, r0
    20c2:	4b20      	ldr	r3, [pc, #128]	; (2144 <tc_callback_LED_PWM+0x148>)
    20c4:	7019      	strb	r1, [r3, #0]
    20c6:	4b1c      	ldr	r3, [pc, #112]	; (2138 <tc_callback_LED_PWM+0x13c>)
    20c8:	4668      	mov	r0, sp
    20ca:	7800      	ldrb	r0, [r0, #0]
    20cc:	7018      	strb	r0, [r3, #0]
    20ce:	4b1e      	ldr	r3, [pc, #120]	; (2148 <tc_callback_LED_PWM+0x14c>)
    20d0:	701d      	strb	r5, [r3, #0]
    20d2:	4b16      	ldr	r3, [pc, #88]	; (212c <tc_callback_LED_PWM+0x130>)
    20d4:	701a      	strb	r2, [r3, #0]
			}
			if(compare_value_current != 255)
    20d6:	2dff      	cmp	r5, #255	; 0xff
    20d8:	d019      	beq.n	210e <tc_callback_LED_PWM+0x112>
			{
				tc_set_count_value(module_inst, compare_value_last);
    20da:	9c01      	ldr	r4, [sp, #4]
    20dc:	0020      	movs	r0, r4
    20de:	4b1b      	ldr	r3, [pc, #108]	; (214c <tc_callback_LED_PWM+0x150>)
    20e0:	4798      	blx	r3
				tc_set_compare_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, compare_value_current);
    20e2:	4b19      	ldr	r3, [pc, #100]	; (2148 <tc_callback_LED_PWM+0x14c>)
    20e4:	781a      	ldrb	r2, [r3, #0]
    20e6:	2100      	movs	r1, #0
    20e8:	0020      	movs	r0, r4
    20ea:	4b19      	ldr	r3, [pc, #100]	; (2150 <tc_callback_LED_PWM+0x154>)
    20ec:	4798      	blx	r3
    20ee:	e015      	b.n	211c <tc_callback_LED_PWM+0x120>
    20f0:	4665      	mov	r5, ip
    20f2:	4b14      	ldr	r3, [pc, #80]	; (2144 <tc_callback_LED_PWM+0x148>)
    20f4:	7019      	strb	r1, [r3, #0]
    20f6:	4b10      	ldr	r3, [pc, #64]	; (2138 <tc_callback_LED_PWM+0x13c>)
    20f8:	4668      	mov	r0, sp
    20fa:	7800      	ldrb	r0, [r0, #0]
    20fc:	7018      	strb	r0, [r3, #0]
    20fe:	4b12      	ldr	r3, [pc, #72]	; (2148 <tc_callback_LED_PWM+0x14c>)
    2100:	7019      	strb	r1, [r3, #0]
    2102:	4b0a      	ldr	r3, [pc, #40]	; (212c <tc_callback_LED_PWM+0x130>)
    2104:	701a      	strb	r2, [r3, #0]
				compare_value_current = compare_led_array[++compare_led_array_ID];
    2106:	4661      	mov	r1, ip
    2108:	e7e5      	b.n	20d6 <tc_callback_LED_PWM+0xda>
			while(compare_value_last == compare_value_current && compare_led_array_ID <= N_valid_led_compares - 1)
    210a:	000d      	movs	r5, r1
    210c:	e7e3      	b.n	20d6 <tc_callback_LED_PWM+0xda>
			}
			else
			{
				tc_set_count_value(module_inst, compare_value_last);
    210e:	9801      	ldr	r0, [sp, #4]
    2110:	4b0e      	ldr	r3, [pc, #56]	; (214c <tc_callback_LED_PWM+0x150>)
    2112:	4798      	blx	r3
    2114:	e002      	b.n	211c <tc_callback_LED_PWM+0x120>
		}
		
	}
	else
	{
		first_time = false;
    2116:	2200      	movs	r2, #0
    2118:	4b03      	ldr	r3, [pc, #12]	; (2128 <tc_callback_LED_PWM+0x12c>)
    211a:	701a      	strb	r2, [r3, #0]
	}
}
    211c:	b002      	add	sp, #8
    211e:	bc1c      	pop	{r2, r3, r4}
    2120:	4690      	mov	r8, r2
    2122:	469a      	mov	sl, r3
    2124:	46a3      	mov	fp, r4
    2126:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2128:	20000009 	.word	0x20000009
    212c:	2000024b 	.word	0x2000024b
    2130:	2000024c 	.word	0x2000024c
    2134:	41004400 	.word	0x41004400
    2138:	2000024a 	.word	0x2000024a
    213c:	20000008 	.word	0x20000008
    2140:	20000248 	.word	0x20000248
    2144:	200000b1 	.word	0x200000b1
    2148:	200000b0 	.word	0x200000b0
    214c:	00001dbd 	.word	0x00001dbd
    2150:	00001def 	.word	0x00001def

00002154 <LED_timer_init>:
{
    2154:	b510      	push	{r4, lr}
    2156:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    2158:	aa01      	add	r2, sp, #4
    215a:	2300      	movs	r3, #0
    215c:	2100      	movs	r1, #0
    215e:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    2160:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    2162:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    2164:	2000      	movs	r0, #0
    2166:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2168:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    216a:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    216c:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    216e:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    2170:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    2172:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    2174:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    2176:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    2178:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    217a:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    217c:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    217e:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    2180:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    2182:	8593      	strh	r3, [r2, #44]	; 0x2c
	led_tc_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV256;
    2184:	23c0      	movs	r3, #192	; 0xc0
    2186:	00db      	lsls	r3, r3, #3
    2188:	8093      	strh	r3, [r2, #4]
	led_tc_config.counter_size    = TC_COUNTER_SIZE_8BIT;
    218a:	2304      	movs	r3, #4
    218c:	7093      	strb	r3, [r2, #2]
	led_tc_config.counter_8_bit.period = 0XFF;
    218e:	21ff      	movs	r1, #255	; 0xff
    2190:	3325      	adds	r3, #37	; 0x25
    2192:	54d1      	strb	r1, [r2, r3]
	tc_init(&led_tc_instance, TC2, &led_tc_config);
    2194:	4c07      	ldr	r4, [pc, #28]	; (21b4 <LED_timer_init+0x60>)
    2196:	4908      	ldr	r1, [pc, #32]	; (21b8 <LED_timer_init+0x64>)
    2198:	0020      	movs	r0, r4
    219a:	4b08      	ldr	r3, [pc, #32]	; (21bc <LED_timer_init+0x68>)
    219c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    219e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    21a0:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    21a2:	b25b      	sxtb	r3, r3
    21a4:	2b00      	cmp	r3, #0
    21a6:	dbfb      	blt.n	21a0 <LED_timer_init+0x4c>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    21a8:	8813      	ldrh	r3, [r2, #0]
    21aa:	2102      	movs	r1, #2
    21ac:	430b      	orrs	r3, r1
    21ae:	8013      	strh	r3, [r2, #0]
}
    21b0:	b00e      	add	sp, #56	; 0x38
    21b2:	bd10      	pop	{r4, pc}
    21b4:	20000224 	.word	0x20000224
    21b8:	42001c00 	.word	0x42001c00
    21bc:	00001b8d 	.word	0x00001b8d

000021c0 <set_drivestrength_LED>:
{
    21c0:	b510      	push	{r4, lr}
	system_pinmux_group_set_output_strength(port_base,CLEAR_LEDS,SYSTEM_PINMUX_PIN_STRENGTH_HIGH);
    21c2:	2201      	movs	r2, #1
    21c4:	21c0      	movs	r1, #192	; 0xc0
    21c6:	0609      	lsls	r1, r1, #24
    21c8:	4801      	ldr	r0, [pc, #4]	; (21d0 <set_drivestrength_LED+0x10>)
    21ca:	4b02      	ldr	r3, [pc, #8]	; (21d4 <set_drivestrength_LED+0x14>)
    21cc:	4798      	blx	r3
}
    21ce:	bd10      	pop	{r4, pc}
    21d0:	41004400 	.word	0x41004400
    21d4:	00002fad 	.word	0x00002fad

000021d8 <LED_setup_pins>:
{
    21d8:	b530      	push	{r4, r5, lr}
    21da:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    21dc:	ac01      	add	r4, sp, #4
    21de:	2301      	movs	r3, #1
    21e0:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    21e2:	2200      	movs	r2, #0
    21e4:	70a2      	strb	r2, [r4, #2]
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    21e6:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(LED1, &config_port_pin);
    21e8:	0021      	movs	r1, r4
    21ea:	201f      	movs	r0, #31
    21ec:	4d06      	ldr	r5, [pc, #24]	; (2208 <LED_setup_pins+0x30>)
    21ee:	47a8      	blx	r5
	port_pin_set_config(LED4, &config_port_pin);
    21f0:	0021      	movs	r1, r4
    21f2:	201e      	movs	r0, #30
    21f4:	47a8      	blx	r5
	set_drivestrength_LED();
    21f6:	4b05      	ldr	r3, [pc, #20]	; (220c <LED_setup_pins+0x34>)
    21f8:	4798      	blx	r3
	port_base->OUTCLR.reg = CLEAR_LEDS ;
    21fa:	22c0      	movs	r2, #192	; 0xc0
    21fc:	0612      	lsls	r2, r2, #24
    21fe:	4b04      	ldr	r3, [pc, #16]	; (2210 <LED_setup_pins+0x38>)
    2200:	615a      	str	r2, [r3, #20]
}
    2202:	b003      	add	sp, #12
    2204:	bd30      	pop	{r4, r5, pc}
    2206:	46c0      	nop			; (mov r8, r8)
    2208:	00001fd9 	.word	0x00001fd9
    220c:	000021c1 	.word	0x000021c1
    2210:	41004400 	.word	0x41004400

00002214 <enable_LED>:
{
    2214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2216:	46ce      	mov	lr, r9
    2218:	4647      	mov	r7, r8
    221a:	b580      	push	{r7, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    221c:	4c13      	ldr	r4, [pc, #76]	; (226c <enable_LED+0x58>)
    221e:	6820      	ldr	r0, [r4, #0]
    2220:	4b13      	ldr	r3, [pc, #76]	; (2270 <enable_LED+0x5c>)
    2222:	4699      	mov	r9, r3
    2224:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2226:	4b13      	ldr	r3, [pc, #76]	; (2274 <enable_LED+0x60>)
    2228:	4698      	mov	r8, r3
    222a:	5c1b      	ldrb	r3, [r3, r0]
    222c:	261f      	movs	r6, #31
    222e:	4033      	ands	r3, r6
    2230:	2501      	movs	r5, #1
    2232:	002a      	movs	r2, r5
    2234:	409a      	lsls	r2, r3
    2236:	4f10      	ldr	r7, [pc, #64]	; (2278 <enable_LED+0x64>)
    2238:	603a      	str	r2, [r7, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    223a:	7e63      	ldrb	r3, [r4, #25]
    223c:	2201      	movs	r2, #1
    223e:	4313      	orrs	r3, r2
    2240:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    2242:	6823      	ldr	r3, [r4, #0]
    2244:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2246:	0018      	movs	r0, r3
    2248:	47c8      	blx	r9
    224a:	4643      	mov	r3, r8
    224c:	5c1b      	ldrb	r3, [r3, r0]
    224e:	401e      	ands	r6, r3
    2250:	40b5      	lsls	r5, r6
    2252:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    2254:	7e63      	ldrb	r3, [r4, #25]
    2256:	2210      	movs	r2, #16
    2258:	4313      	orrs	r3, r2
    225a:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    225c:	6823      	ldr	r3, [r4, #0]
    225e:	2210      	movs	r2, #16
    2260:	735a      	strb	r2, [r3, #13]
}
    2262:	bc0c      	pop	{r2, r3}
    2264:	4690      	mov	r8, r2
    2266:	4699      	mov	r9, r3
    2268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    226a:	46c0      	nop			; (mov r8, r8)
    226c:	20000224 	.word	0x20000224
    2270:	00001b69 	.word	0x00001b69
    2274:	00003770 	.word	0x00003770
    2278:	e000e100 	.word	0xe000e100

0000227c <initializing_LED_pin_array>:
	temp_pin_led_array[0]  = LED1;
    227c:	4b02      	ldr	r3, [pc, #8]	; (2288 <initializing_LED_pin_array+0xc>)
    227e:	221f      	movs	r2, #31
    2280:	701a      	strb	r2, [r3, #0]
	temp_pin_led_array[1]  = LED4;
    2282:	3a01      	subs	r2, #1
    2284:	705a      	strb	r2, [r3, #1]
}
    2286:	4770      	bx	lr
    2288:	20000244 	.word	0x20000244

0000228c <initializing_LED_compare_array>:
	temp_compare_led_array_2[0] = 255;//LED1
    228c:	4b02      	ldr	r3, [pc, #8]	; (2298 <initializing_LED_compare_array+0xc>)
    228e:	22ff      	movs	r2, #255	; 0xff
    2290:	701a      	strb	r2, [r3, #0]
	temp_compare_led_array_2[1] = 255;//LED2
    2292:	705a      	strb	r2, [r3, #1]
}
    2294:	4770      	bx	lr
    2296:	46c0      	nop			; (mov r8, r8)
    2298:	20000240 	.word	0x20000240

0000229c <transfer_temp_LED_2>:
		temp_compare_led_array[i] = temp_compare_led_array_2[i];
    229c:	4b03      	ldr	r3, [pc, #12]	; (22ac <transfer_temp_LED_2+0x10>)
    229e:	4a04      	ldr	r2, [pc, #16]	; (22b0 <transfer_temp_LED_2+0x14>)
    22a0:	7811      	ldrb	r1, [r2, #0]
    22a2:	7019      	strb	r1, [r3, #0]
    22a4:	7852      	ldrb	r2, [r2, #1]
    22a6:	705a      	strb	r2, [r3, #1]
}
    22a8:	4770      	bx	lr
    22aa:	46c0      	nop			; (mov r8, r8)
    22ac:	20000250 	.word	0x20000250
    22b0:	20000240 	.word	0x20000240

000022b4 <increasing_LED_sort_tag>:
{
    22b4:	b510      	push	{r4, lr}
	transfer_temp_LED_2();
    22b6:	4b07      	ldr	r3, [pc, #28]	; (22d4 <increasing_LED_sort_tag+0x20>)
    22b8:	4798      	blx	r3
			if(temp_compare_led_array[j]>temp_compare_led_array[j+1])
    22ba:	4b07      	ldr	r3, [pc, #28]	; (22d8 <increasing_LED_sort_tag+0x24>)
    22bc:	781a      	ldrb	r2, [r3, #0]
    22be:	7859      	ldrb	r1, [r3, #1]
    22c0:	428a      	cmp	r2, r1
    22c2:	d906      	bls.n	22d2 <increasing_LED_sort_tag+0x1e>
				temp_compare_led_array[j] = temp_compare_led_array[j+1];
    22c4:	7019      	strb	r1, [r3, #0]
				temp_compare_led_array[j+1]= temp;
    22c6:	705a      	strb	r2, [r3, #1]
				temp = temp_pin_led_array[j];
    22c8:	4b04      	ldr	r3, [pc, #16]	; (22dc <increasing_LED_sort_tag+0x28>)
    22ca:	781a      	ldrb	r2, [r3, #0]
				temp_pin_led_array[j] = temp_pin_led_array[j+1];
    22cc:	7859      	ldrb	r1, [r3, #1]
    22ce:	7019      	strb	r1, [r3, #0]
				temp_pin_led_array[j+1] = temp;
    22d0:	705a      	strb	r2, [r3, #1]
}
    22d2:	bd10      	pop	{r4, pc}
    22d4:	0000229d 	.word	0x0000229d
    22d8:	20000250 	.word	0x20000250
    22dc:	20000244 	.word	0x20000244

000022e0 <LED_transfer_temp>:
	N_valid_led_compares = 0;
    22e0:	2200      	movs	r2, #0
    22e2:	4b14      	ldr	r3, [pc, #80]	; (2334 <LED_transfer_temp+0x54>)
    22e4:	701a      	strb	r2, [r3, #0]
		if(temp_compare_led_array[i] != 255)
    22e6:	4b14      	ldr	r3, [pc, #80]	; (2338 <LED_transfer_temp+0x58>)
    22e8:	781a      	ldrb	r2, [r3, #0]
    22ea:	2aff      	cmp	r2, #255	; 0xff
    22ec:	d016      	beq.n	231c <LED_transfer_temp+0x3c>
    22ee:	2001      	movs	r0, #1
			N_valid_led_compares++;
    22f0:	2301      	movs	r3, #1
		compare_led_array[i] = temp_compare_led_array[i] ;
    22f2:	4912      	ldr	r1, [pc, #72]	; (233c <LED_transfer_temp+0x5c>)
    22f4:	700a      	strb	r2, [r1, #0]
		pin_led_array[i]  = temp_pin_led_array[i];
    22f6:	4a12      	ldr	r2, [pc, #72]	; (2340 <LED_transfer_temp+0x60>)
    22f8:	7811      	ldrb	r1, [r2, #0]
    22fa:	4a12      	ldr	r2, [pc, #72]	; (2344 <LED_transfer_temp+0x64>)
    22fc:	7011      	strb	r1, [r2, #0]
		if(temp_compare_led_array[i] != 255)
    22fe:	4a0e      	ldr	r2, [pc, #56]	; (2338 <LED_transfer_temp+0x58>)
    2300:	7852      	ldrb	r2, [r2, #1]
    2302:	2aff      	cmp	r2, #255	; 0xff
    2304:	d00d      	beq.n	2322 <LED_transfer_temp+0x42>
			N_valid_led_compares++;
    2306:	3301      	adds	r3, #1
    2308:	b2db      	uxtb	r3, r3
		compare_led_array[i] = temp_compare_led_array[i] ;
    230a:	490c      	ldr	r1, [pc, #48]	; (233c <LED_transfer_temp+0x5c>)
    230c:	704a      	strb	r2, [r1, #1]
		pin_led_array[i]  = temp_pin_led_array[i];
    230e:	4a0c      	ldr	r2, [pc, #48]	; (2340 <LED_transfer_temp+0x60>)
    2310:	7851      	ldrb	r1, [r2, #1]
    2312:	4a0c      	ldr	r2, [pc, #48]	; (2344 <LED_transfer_temp+0x64>)
    2314:	7051      	strb	r1, [r2, #1]
    2316:	4a07      	ldr	r2, [pc, #28]	; (2334 <LED_transfer_temp+0x54>)
    2318:	7013      	strb	r3, [r2, #0]
}
    231a:	e00a      	b.n	2332 <LED_transfer_temp+0x52>
		if(temp_compare_led_array[i] != 255)
    231c:	2000      	movs	r0, #0
    231e:	2300      	movs	r3, #0
    2320:	e7e7      	b.n	22f2 <LED_transfer_temp+0x12>
		compare_led_array[i] = temp_compare_led_array[i] ;
    2322:	4906      	ldr	r1, [pc, #24]	; (233c <LED_transfer_temp+0x5c>)
    2324:	704a      	strb	r2, [r1, #1]
		pin_led_array[i]  = temp_pin_led_array[i];
    2326:	4a06      	ldr	r2, [pc, #24]	; (2340 <LED_transfer_temp+0x60>)
    2328:	7851      	ldrb	r1, [r2, #1]
    232a:	4a06      	ldr	r2, [pc, #24]	; (2344 <LED_transfer_temp+0x64>)
    232c:	7051      	strb	r1, [r2, #1]
    232e:	2800      	cmp	r0, #0
    2330:	d1f1      	bne.n	2316 <LED_transfer_temp+0x36>
}
    2332:	4770      	bx	lr
    2334:	20000008 	.word	0x20000008
    2338:	20000250 	.word	0x20000250
    233c:	20000248 	.word	0x20000248
    2340:	20000244 	.word	0x20000244
    2344:	2000024c 	.word	0x2000024c

00002348 <tc_callback_LED_OF>:
{
    2348:	b570      	push	{r4, r5, r6, lr}
    234a:	0004      	movs	r4, r0
	serial_timeout_count++;
    234c:	4a2b      	ldr	r2, [pc, #172]	; (23fc <tc_callback_LED_OF+0xb4>)
    234e:	7813      	ldrb	r3, [r2, #0]
    2350:	3301      	adds	r3, #1
    2352:	b2db      	uxtb	r3, r3
    2354:	7013      	strb	r3, [r2, #0]
	count_broadcast++;
    2356:	492a      	ldr	r1, [pc, #168]	; (2400 <tc_callback_LED_OF+0xb8>)
    2358:	780b      	ldrb	r3, [r1, #0]
    235a:	3301      	adds	r3, #1
    235c:	b2db      	uxtb	r3, r3
    235e:	700b      	strb	r3, [r1, #0]
	if(serial_timeout_count > MAX_SERIAL_TIMEOUT)
    2360:	7813      	ldrb	r3, [r2, #0]
    2362:	b2db      	uxtb	r3, r3
    2364:	2b1e      	cmp	r3, #30
    2366:	d905      	bls.n	2374 <tc_callback_LED_OF+0x2c>
		serial_timeout = true;
    2368:	2201      	movs	r2, #1
    236a:	4b26      	ldr	r3, [pc, #152]	; (2404 <tc_callback_LED_OF+0xbc>)
    236c:	701a      	strb	r2, [r3, #0]
		serial_timeout_count = 0;
    236e:	2200      	movs	r2, #0
    2370:	4b22      	ldr	r3, [pc, #136]	; (23fc <tc_callback_LED_OF+0xb4>)
    2372:	701a      	strb	r2, [r3, #0]
	port_base->OUTCLR.reg = CLEAR_LEDS ;
    2374:	22c0      	movs	r2, #192	; 0xc0
    2376:	0612      	lsls	r2, r2, #24
    2378:	4b23      	ldr	r3, [pc, #140]	; (2408 <tc_callback_LED_OF+0xc0>)
    237a:	615a      	str	r2, [r3, #20]
	if(update_compare_led_array == true)
    237c:	4b23      	ldr	r3, [pc, #140]	; (240c <tc_callback_LED_OF+0xc4>)
    237e:	781b      	ldrb	r3, [r3, #0]
    2380:	2b00      	cmp	r3, #0
    2382:	d113      	bne.n	23ac <tc_callback_LED_OF+0x64>
	compare_led_array_ID = 0;
    2384:	2300      	movs	r3, #0
    2386:	4a22      	ldr	r2, [pc, #136]	; (2410 <tc_callback_LED_OF+0xc8>)
    2388:	7013      	strb	r3, [r2, #0]
	pin_led_array_ID  = 0;
    238a:	4a22      	ldr	r2, [pc, #136]	; (2414 <tc_callback_LED_OF+0xcc>)
    238c:	7013      	strb	r3, [r2, #0]
	compare_value = compare_led_array[0];
    238e:	4b22      	ldr	r3, [pc, #136]	; (2418 <tc_callback_LED_OF+0xd0>)
    2390:	781a      	ldrb	r2, [r3, #0]
	if(compare_value != 255)
    2392:	2aff      	cmp	r2, #255	; 0xff
    2394:	d12d      	bne.n	23f2 <tc_callback_LED_OF+0xaa>
		led_disable_flag = true;
    2396:	2201      	movs	r2, #1
    2398:	4b20      	ldr	r3, [pc, #128]	; (241c <tc_callback_LED_OF+0xd4>)
    239a:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    239c:	4b20      	ldr	r3, [pc, #128]	; (2420 <tc_callback_LED_OF+0xd8>)
    239e:	2110      	movs	r1, #16
    23a0:	681a      	ldr	r2, [r3, #0]
    23a2:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    23a4:	7e5a      	ldrb	r2, [r3, #25]
    23a6:	438a      	bics	r2, r1
    23a8:	765a      	strb	r2, [r3, #25]
}
    23aa:	bd70      	pop	{r4, r5, r6, pc}
		LED_transfer_temp();
    23ac:	4b1d      	ldr	r3, [pc, #116]	; (2424 <tc_callback_LED_OF+0xdc>)
    23ae:	4798      	blx	r3
		if(led_disable_flag == true)
    23b0:	4b1a      	ldr	r3, [pc, #104]	; (241c <tc_callback_LED_OF+0xd4>)
    23b2:	781b      	ldrb	r3, [r3, #0]
    23b4:	2b00      	cmp	r3, #0
    23b6:	d103      	bne.n	23c0 <tc_callback_LED_OF+0x78>
		update_compare_led_array = false;
    23b8:	2200      	movs	r2, #0
    23ba:	4b14      	ldr	r3, [pc, #80]	; (240c <tc_callback_LED_OF+0xc4>)
    23bc:	701a      	strb	r2, [r3, #0]
    23be:	e7e1      	b.n	2384 <tc_callback_LED_OF+0x3c>
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    23c0:	4d17      	ldr	r5, [pc, #92]	; (2420 <tc_callback_LED_OF+0xd8>)
    23c2:	6828      	ldr	r0, [r5, #0]
    23c4:	4b18      	ldr	r3, [pc, #96]	; (2428 <tc_callback_LED_OF+0xe0>)
    23c6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    23c8:	4b18      	ldr	r3, [pc, #96]	; (242c <tc_callback_LED_OF+0xe4>)
    23ca:	5c1b      	ldrb	r3, [r3, r0]
    23cc:	221f      	movs	r2, #31
    23ce:	401a      	ands	r2, r3
    23d0:	2301      	movs	r3, #1
    23d2:	4093      	lsls	r3, r2
    23d4:	4a16      	ldr	r2, [pc, #88]	; (2430 <tc_callback_LED_OF+0xe8>)
    23d6:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    23d8:	7e6b      	ldrb	r3, [r5, #25]
    23da:	2210      	movs	r2, #16
    23dc:	4313      	orrs	r3, r2
    23de:	766b      	strb	r3, [r5, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    23e0:	682b      	ldr	r3, [r5, #0]
    23e2:	2210      	movs	r2, #16
    23e4:	735a      	strb	r2, [r3, #13]
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    23e6:	3201      	adds	r2, #1
    23e8:	739a      	strb	r2, [r3, #14]
			led_disable_flag = false;
    23ea:	2200      	movs	r2, #0
    23ec:	4b0b      	ldr	r3, [pc, #44]	; (241c <tc_callback_LED_OF+0xd4>)
    23ee:	701a      	strb	r2, [r3, #0]
    23f0:	e7e2      	b.n	23b8 <tc_callback_LED_OF+0x70>
		tc_set_compare_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, compare_value);
    23f2:	2100      	movs	r1, #0
    23f4:	0020      	movs	r0, r4
    23f6:	4b0f      	ldr	r3, [pc, #60]	; (2434 <tc_callback_LED_OF+0xec>)
    23f8:	4798      	blx	r3
    23fa:	e7d6      	b.n	23aa <tc_callback_LED_OF+0x62>
    23fc:	200000e2 	.word	0x200000e2
    2400:	200000e0 	.word	0x200000e0
    2404:	200000e1 	.word	0x200000e1
    2408:	41004400 	.word	0x41004400
    240c:	200000b3 	.word	0x200000b3
    2410:	2000024a 	.word	0x2000024a
    2414:	2000024b 	.word	0x2000024b
    2418:	20000248 	.word	0x20000248
    241c:	200000b2 	.word	0x200000b2
    2420:	20000224 	.word	0x20000224
    2424:	000022e1 	.word	0x000022e1
    2428:	00001b69 	.word	0x00001b69
    242c:	00003770 	.word	0x00003770
    2430:	e000e100 	.word	0xe000e100
    2434:	00001def 	.word	0x00001def

00002438 <LED_init_array>:
{
    2438:	b510      	push	{r4, lr}
	initializing_LED_pin_array();
    243a:	4b04      	ldr	r3, [pc, #16]	; (244c <LED_init_array+0x14>)
    243c:	4798      	blx	r3
	initializing_LED_compare_array();
    243e:	4b04      	ldr	r3, [pc, #16]	; (2450 <LED_init_array+0x18>)
    2440:	4798      	blx	r3
	increasing_LED_sort_tag();
    2442:	4b04      	ldr	r3, [pc, #16]	; (2454 <LED_init_array+0x1c>)
    2444:	4798      	blx	r3
	LED_transfer_temp();
    2446:	4b04      	ldr	r3, [pc, #16]	; (2458 <LED_init_array+0x20>)
    2448:	4798      	blx	r3
}
    244a:	bd10      	pop	{r4, pc}
    244c:	0000227d 	.word	0x0000227d
    2450:	0000228d 	.word	0x0000228d
    2454:	000022b5 	.word	0x000022b5
    2458:	000022e1 	.word	0x000022e1

0000245c <LED_timer_callbacks_init>:


void LED_timer_callbacks_init()
{
    245c:	b570      	push	{r4, r5, r6, lr}
	tc_register_callback(&led_tc_instance, tc_callback_LED_OF,TC_CALLBACK_OVERFLOW);
    245e:	4d05      	ldr	r5, [pc, #20]	; (2474 <LED_timer_callbacks_init+0x18>)
    2460:	2200      	movs	r2, #0
    2462:	4905      	ldr	r1, [pc, #20]	; (2478 <LED_timer_callbacks_init+0x1c>)
    2464:	0028      	movs	r0, r5
    2466:	4c05      	ldr	r4, [pc, #20]	; (247c <LED_timer_callbacks_init+0x20>)
    2468:	47a0      	blx	r4
	tc_register_callback(&led_tc_instance, tc_callback_LED_PWM,TC_CALLBACK_CC_CHANNEL0);
    246a:	2202      	movs	r2, #2
    246c:	4904      	ldr	r1, [pc, #16]	; (2480 <LED_timer_callbacks_init+0x24>)
    246e:	0028      	movs	r0, r5
    2470:	47a0      	blx	r4
	
}
    2472:	bd70      	pop	{r4, r5, r6, pc}
    2474:	20000224 	.word	0x20000224
    2478:	00002349 	.word	0x00002349
    247c:	00001e3f 	.word	0x00001e3f
    2480:	00001ffd 	.word	0x00001ffd

00002484 <LED_init>:


void LED_init()
{
    2484:	b510      	push	{r4, lr}
	LED_timer_init();
    2486:	4b04      	ldr	r3, [pc, #16]	; (2498 <LED_init+0x14>)
    2488:	4798      	blx	r3
	LED_setup_pins();
    248a:	4b04      	ldr	r3, [pc, #16]	; (249c <LED_init+0x18>)
    248c:	4798      	blx	r3
	LED_init_array();
    248e:	4b04      	ldr	r3, [pc, #16]	; (24a0 <LED_init+0x1c>)
    2490:	4798      	blx	r3
	//Initialize the timer callbacks
	LED_timer_callbacks_init();
    2492:	4b04      	ldr	r3, [pc, #16]	; (24a4 <LED_init+0x20>)
    2494:	4798      	blx	r3
    2496:	bd10      	pop	{r4, pc}
    2498:	00002155 	.word	0x00002155
    249c:	000021d9 	.word	0x000021d9
    24a0:	00002439 	.word	0x00002439
    24a4:	0000245d 	.word	0x0000245d

000024a8 <tc_callback_PWM>:
	}
	//tc_set_inital_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, 0);
}

void tc_callback_PWM(struct tc_module *const module_inst)
{
    24a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    24aa:	46de      	mov	lr, fp
    24ac:	4657      	mov	r7, sl
    24ae:	4646      	mov	r6, r8
    24b0:	b5c0      	push	{r6, r7, lr}
    24b2:	b082      	sub	sp, #8
    24b4:	9001      	str	r0, [sp, #4]
	static uint8_t compare_value=0;
	static uint8_t compare_value_last=0;
	static uint8_t compare_value_current=0;
	static bool first_time = true;

	if(first_time == false)
    24b6:	4b47      	ldr	r3, [pc, #284]	; (25d4 <tc_callback_PWM+0x12c>)
    24b8:	781b      	ldrb	r3, [r3, #0]
    24ba:	2b00      	cmp	r3, #0
    24bc:	d000      	beq.n	24c0 <tc_callback_PWM+0x18>
    24be:	e080      	b.n	25c2 <tc_callback_PWM+0x11a>
	{
		port_pin_set_output_level(pin_array[pin_array_ID++], RGB_ON);
    24c0:	4945      	ldr	r1, [pc, #276]	; (25d8 <tc_callback_PWM+0x130>)
    24c2:	780b      	ldrb	r3, [r1, #0]
    24c4:	1c5a      	adds	r2, r3, #1
    24c6:	b2d2      	uxtb	r2, r2
    24c8:	700a      	strb	r2, [r1, #0]
    24ca:	4944      	ldr	r1, [pc, #272]	; (25dc <tc_callback_PWM+0x134>)
    24cc:	5cc9      	ldrb	r1, [r1, r3]
	if (port_index < PORT_INST_NUM) {
    24ce:	09c8      	lsrs	r0, r1, #7
		return NULL;
    24d0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    24d2:	2800      	cmp	r0, #0
    24d4:	d104      	bne.n	24e0 <tc_callback_PWM+0x38>
		return &(ports[port_index]->Group[group_index]);
    24d6:	094b      	lsrs	r3, r1, #5
    24d8:	01db      	lsls	r3, r3, #7
    24da:	4841      	ldr	r0, [pc, #260]	; (25e0 <tc_callback_PWM+0x138>)
    24dc:	4684      	mov	ip, r0
    24de:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    24e0:	201f      	movs	r0, #31
    24e2:	4008      	ands	r0, r1
    24e4:	2101      	movs	r1, #1
    24e6:	4081      	lsls	r1, r0
		port_base->OUTSET.reg = pin_mask;
    24e8:	6199      	str	r1, [r3, #24]
		
		if(compare_array_ID < N_valid_compares-1 )
    24ea:	4b3e      	ldr	r3, [pc, #248]	; (25e4 <tc_callback_PWM+0x13c>)
    24ec:	781e      	ldrb	r6, [r3, #0]
    24ee:	4b3e      	ldr	r3, [pc, #248]	; (25e8 <tc_callback_PWM+0x140>)
    24f0:	781b      	ldrb	r3, [r3, #0]
    24f2:	3b01      	subs	r3, #1
    24f4:	4698      	mov	r8, r3
    24f6:	429e      	cmp	r6, r3
    24f8:	da66      	bge.n	25c8 <tc_callback_PWM+0x120>
		{
			compare_value_last = compare_array[compare_array_ID];
    24fa:	483c      	ldr	r0, [pc, #240]	; (25ec <tc_callback_PWM+0x144>)
    24fc:	5d81      	ldrb	r1, [r0, r6]
    24fe:	4b3c      	ldr	r3, [pc, #240]	; (25f0 <tc_callback_PWM+0x148>)
    2500:	7019      	strb	r1, [r3, #0]
			compare_value_current = compare_array[++compare_array_ID];
    2502:	3601      	adds	r6, #1
    2504:	b2f6      	uxtb	r6, r6
    2506:	4b37      	ldr	r3, [pc, #220]	; (25e4 <tc_callback_PWM+0x13c>)
    2508:	701e      	strb	r6, [r3, #0]
    250a:	0033      	movs	r3, r6
    250c:	5d85      	ldrb	r5, [r0, r6]
    250e:	4839      	ldr	r0, [pc, #228]	; (25f4 <tc_callback_PWM+0x14c>)
    2510:	7005      	strb	r5, [r0, #0]
			while(compare_value_last == compare_value_current && compare_array_ID <= N_valid_compares - 1)
    2512:	42a9      	cmp	r1, r5
    2514:	d135      	bne.n	2582 <tc_callback_PWM+0xda>
    2516:	45b0      	cmp	r8, r6
    2518:	db4d      	blt.n	25b6 <tc_callback_PWM+0x10e>
    251a:	0010      	movs	r0, r2
			{
				//Enable the LED
				port_pin_set_output_level(pin_array[pin_array_ID++],RGB_ON);
    251c:	492f      	ldr	r1, [pc, #188]	; (25dc <tc_callback_PWM+0x134>)
    251e:	468b      	mov	fp, r1
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2520:	211f      	movs	r1, #31
    2522:	468a      	mov	sl, r1
    2524:	2701      	movs	r7, #1
				compare_value_last = compare_array[compare_array_ID];
    2526:	4c31      	ldr	r4, [pc, #196]	; (25ec <tc_callback_PWM+0x144>)
    2528:	1ab6      	subs	r6, r6, r2
    252a:	e00f      	b.n	254c <tc_callback_PWM+0xa4>
    252c:	4655      	mov	r5, sl
    252e:	4029      	ands	r1, r5
    2530:	003d      	movs	r5, r7
    2532:	408d      	lsls	r5, r1
		port_base->OUTSET.reg = pin_mask;
    2534:	6185      	str	r5, [r0, #24]
    2536:	5ce1      	ldrb	r1, [r4, r3]
    2538:	1993      	adds	r3, r2, r6
    253a:	b2db      	uxtb	r3, r3
				compare_value_current = compare_array[++compare_array_ID];
    253c:	9300      	str	r3, [sp, #0]
    253e:	5ce0      	ldrb	r0, [r4, r3]
    2540:	4684      	mov	ip, r0
			while(compare_value_last == compare_value_current && compare_array_ID <= N_valid_compares - 1)
    2542:	4281      	cmp	r1, r0
    2544:	d112      	bne.n	256c <tc_callback_PWM+0xc4>
				port_pin_set_output_level(pin_array[pin_array_ID++],RGB_ON);
    2546:	0010      	movs	r0, r2
			while(compare_value_last == compare_value_current && compare_array_ID <= N_valid_compares - 1)
    2548:	4598      	cmp	r8, r3
    254a:	db27      	blt.n	259c <tc_callback_PWM+0xf4>
				port_pin_set_output_level(pin_array[pin_array_ID++],RGB_ON);
    254c:	1c42      	adds	r2, r0, #1
    254e:	b2d2      	uxtb	r2, r2
    2550:	4659      	mov	r1, fp
    2552:	5c09      	ldrb	r1, [r1, r0]
	if (port_index < PORT_INST_NUM) {
    2554:	09c8      	lsrs	r0, r1, #7
    2556:	4684      	mov	ip, r0
		return NULL;
    2558:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    255a:	4665      	mov	r5, ip
    255c:	2d00      	cmp	r5, #0
    255e:	d1e5      	bne.n	252c <tc_callback_PWM+0x84>
		return &(ports[port_index]->Group[group_index]);
    2560:	0948      	lsrs	r0, r1, #5
    2562:	01c0      	lsls	r0, r0, #7
    2564:	4d1e      	ldr	r5, [pc, #120]	; (25e0 <tc_callback_PWM+0x138>)
    2566:	46ac      	mov	ip, r5
    2568:	4460      	add	r0, ip
    256a:	e7df      	b.n	252c <tc_callback_PWM+0x84>
    256c:	0005      	movs	r5, r0
    256e:	4b20      	ldr	r3, [pc, #128]	; (25f0 <tc_callback_PWM+0x148>)
    2570:	7019      	strb	r1, [r3, #0]
    2572:	4b1c      	ldr	r3, [pc, #112]	; (25e4 <tc_callback_PWM+0x13c>)
    2574:	4668      	mov	r0, sp
    2576:	7800      	ldrb	r0, [r0, #0]
    2578:	7018      	strb	r0, [r3, #0]
    257a:	4b1e      	ldr	r3, [pc, #120]	; (25f4 <tc_callback_PWM+0x14c>)
    257c:	701d      	strb	r5, [r3, #0]
    257e:	4b16      	ldr	r3, [pc, #88]	; (25d8 <tc_callback_PWM+0x130>)
    2580:	701a      	strb	r2, [r3, #0]
			}
			if(compare_value_current != 255)
    2582:	2dff      	cmp	r5, #255	; 0xff
    2584:	d019      	beq.n	25ba <tc_callback_PWM+0x112>
			{
				tc_set_count_value(module_inst, compare_value_last);
    2586:	9c01      	ldr	r4, [sp, #4]
    2588:	0020      	movs	r0, r4
    258a:	4b1b      	ldr	r3, [pc, #108]	; (25f8 <tc_callback_PWM+0x150>)
    258c:	4798      	blx	r3
				tc_set_compare_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, compare_value_current);
    258e:	4b19      	ldr	r3, [pc, #100]	; (25f4 <tc_callback_PWM+0x14c>)
    2590:	781a      	ldrb	r2, [r3, #0]
    2592:	2100      	movs	r1, #0
    2594:	0020      	movs	r0, r4
    2596:	4b19      	ldr	r3, [pc, #100]	; (25fc <tc_callback_PWM+0x154>)
    2598:	4798      	blx	r3
    259a:	e015      	b.n	25c8 <tc_callback_PWM+0x120>
    259c:	4665      	mov	r5, ip
    259e:	4b14      	ldr	r3, [pc, #80]	; (25f0 <tc_callback_PWM+0x148>)
    25a0:	7019      	strb	r1, [r3, #0]
    25a2:	4b10      	ldr	r3, [pc, #64]	; (25e4 <tc_callback_PWM+0x13c>)
    25a4:	4668      	mov	r0, sp
    25a6:	7800      	ldrb	r0, [r0, #0]
    25a8:	7018      	strb	r0, [r3, #0]
    25aa:	4b12      	ldr	r3, [pc, #72]	; (25f4 <tc_callback_PWM+0x14c>)
    25ac:	7019      	strb	r1, [r3, #0]
    25ae:	4b0a      	ldr	r3, [pc, #40]	; (25d8 <tc_callback_PWM+0x130>)
    25b0:	701a      	strb	r2, [r3, #0]
				compare_value_current = compare_array[++compare_array_ID];
    25b2:	4661      	mov	r1, ip
    25b4:	e7e5      	b.n	2582 <tc_callback_PWM+0xda>
			while(compare_value_last == compare_value_current && compare_array_ID <= N_valid_compares - 1)
    25b6:	000d      	movs	r5, r1
    25b8:	e7e3      	b.n	2582 <tc_callback_PWM+0xda>
			}
			else
			{
				tc_set_count_value(module_inst, compare_value_last);
    25ba:	9801      	ldr	r0, [sp, #4]
    25bc:	4b0e      	ldr	r3, [pc, #56]	; (25f8 <tc_callback_PWM+0x150>)
    25be:	4798      	blx	r3
    25c0:	e002      	b.n	25c8 <tc_callback_PWM+0x120>
		
		
	}
	else
	{
		first_time = false;
    25c2:	2200      	movs	r2, #0
    25c4:	4b03      	ldr	r3, [pc, #12]	; (25d4 <tc_callback_PWM+0x12c>)
    25c6:	701a      	strb	r2, [r3, #0]
		
	}
}
    25c8:	b002      	add	sp, #8
    25ca:	bc1c      	pop	{r2, r3, r4}
    25cc:	4690      	mov	r8, r2
    25ce:	469a      	mov	sl, r3
    25d0:	46a3      	mov	fp, r4
    25d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25d4:	2000000b 	.word	0x2000000b
    25d8:	20000286 	.word	0x20000286
    25dc:	20000270 	.word	0x20000270
    25e0:	41004400 	.word	0x41004400
    25e4:	20000296 	.word	0x20000296
    25e8:	2000000a 	.word	0x2000000a
    25ec:	20000280 	.word	0x20000280
    25f0:	200000b5 	.word	0x200000b5
    25f4:	200000b4 	.word	0x200000b4
    25f8:	00001dbd 	.word	0x00001dbd
    25fc:	00001def 	.word	0x00001def

00002600 <transfer_temp>:
{
    2600:	b5f0      	push	{r4, r5, r6, r7, lr}
	N_valid_compares = 0;
    2602:	2200      	movs	r2, #0
    2604:	4b0d      	ldr	r3, [pc, #52]	; (263c <transfer_temp+0x3c>)
    2606:	701a      	strb	r2, [r3, #0]
    2608:	2300      	movs	r3, #0
    260a:	2600      	movs	r6, #0
		if(temp_compare_array[i] != 255)
    260c:	4d0c      	ldr	r5, [pc, #48]	; (2640 <transfer_temp+0x40>)
		compare_array[i] = temp_compare_array[i] ;
    260e:	4f0d      	ldr	r7, [pc, #52]	; (2644 <transfer_temp+0x44>)
		pin_array[i]  = temp_pin_array[i];
    2610:	4c0d      	ldr	r4, [pc, #52]	; (2648 <transfer_temp+0x48>)
    2612:	480e      	ldr	r0, [pc, #56]	; (264c <transfer_temp+0x4c>)
    2614:	e005      	b.n	2622 <transfer_temp+0x22>
		compare_array[i] = temp_compare_array[i] ;
    2616:	54f9      	strb	r1, [r7, r3]
		pin_array[i]  = temp_pin_array[i];
    2618:	5cc1      	ldrb	r1, [r0, r3]
    261a:	54e1      	strb	r1, [r4, r3]
    261c:	3301      	adds	r3, #1
	for(i=0;i<= NO_OF_LEDS-1;i++)
    261e:	2b06      	cmp	r3, #6
    2620:	d006      	beq.n	2630 <transfer_temp+0x30>
		if(temp_compare_array[i] != 255)
    2622:	5ce9      	ldrb	r1, [r5, r3]
    2624:	29ff      	cmp	r1, #255	; 0xff
    2626:	d0f6      	beq.n	2616 <transfer_temp+0x16>
			N_valid_compares++;
    2628:	3201      	adds	r2, #1
    262a:	b2d2      	uxtb	r2, r2
    262c:	2601      	movs	r6, #1
    262e:	e7f2      	b.n	2616 <transfer_temp+0x16>
    2630:	2e00      	cmp	r6, #0
    2632:	d100      	bne.n	2636 <transfer_temp+0x36>
}
    2634:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2636:	4b01      	ldr	r3, [pc, #4]	; (263c <transfer_temp+0x3c>)
    2638:	701a      	strb	r2, [r3, #0]
    263a:	e7fb      	b.n	2634 <transfer_temp+0x34>
    263c:	2000000a 	.word	0x2000000a
    2640:	20000278 	.word	0x20000278
    2644:	20000280 	.word	0x20000280
    2648:	20000270 	.word	0x20000270
    264c:	20000288 	.word	0x20000288

00002650 <tc_callback_OF>:
{
    2650:	b570      	push	{r4, r5, r6, lr}
    2652:	0004      	movs	r4, r0
	port_base->OUTCLR.reg = CLEAR_ORB ;
    2654:	4a2f      	ldr	r2, [pc, #188]	; (2714 <tc_callback_OF+0xc4>)
    2656:	4b30      	ldr	r3, [pc, #192]	; (2718 <tc_callback_OF+0xc8>)
    2658:	615a      	str	r2, [r3, #20]
	if(update_compare_array == true)
    265a:	4b30      	ldr	r3, [pc, #192]	; (271c <tc_callback_OF+0xcc>)
    265c:	781b      	ldrb	r3, [r3, #0]
    265e:	2b00      	cmp	r3, #0
    2660:	d022      	beq.n	26a8 <tc_callback_OF+0x58>
		if(int_enable == true)
    2662:	4b2f      	ldr	r3, [pc, #188]	; (2720 <tc_callback_OF+0xd0>)
    2664:	781b      	ldrb	r3, [r3, #0]
    2666:	2b00      	cmp	r3, #0
    2668:	d019      	beq.n	269e <tc_callback_OF+0x4e>
			int_enable = false;
    266a:	2200      	movs	r2, #0
    266c:	4b2c      	ldr	r3, [pc, #176]	; (2720 <tc_callback_OF+0xd0>)
    266e:	701a      	strb	r2, [r3, #0]
			if(led_disable_flag == true)
    2670:	4b2c      	ldr	r3, [pc, #176]	; (2724 <tc_callback_OF+0xd4>)
    2672:	781b      	ldrb	r3, [r3, #0]
    2674:	2b00      	cmp	r3, #0
    2676:	d12b      	bne.n	26d0 <tc_callback_OF+0x80>
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2678:	4d2b      	ldr	r5, [pc, #172]	; (2728 <tc_callback_OF+0xd8>)
    267a:	6828      	ldr	r0, [r5, #0]
    267c:	4b2b      	ldr	r3, [pc, #172]	; (272c <tc_callback_OF+0xdc>)
    267e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2680:	4b2b      	ldr	r3, [pc, #172]	; (2730 <tc_callback_OF+0xe0>)
    2682:	5c1b      	ldrb	r3, [r3, r0]
    2684:	221f      	movs	r2, #31
    2686:	401a      	ands	r2, r3
    2688:	2301      	movs	r3, #1
    268a:	4093      	lsls	r3, r2
    268c:	4a29      	ldr	r2, [pc, #164]	; (2734 <tc_callback_OF+0xe4>)
    268e:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    2690:	7e6b      	ldrb	r3, [r5, #25]
    2692:	2210      	movs	r2, #16
    2694:	4313      	orrs	r3, r2
    2696:	766b      	strb	r3, [r5, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    2698:	682b      	ldr	r3, [r5, #0]
    269a:	2210      	movs	r2, #16
    269c:	735a      	strb	r2, [r3, #13]
		transfer_temp();
    269e:	4b26      	ldr	r3, [pc, #152]	; (2738 <tc_callback_OF+0xe8>)
    26a0:	4798      	blx	r3
		update_compare_array = false;
    26a2:	2200      	movs	r2, #0
    26a4:	4b1d      	ldr	r3, [pc, #116]	; (271c <tc_callback_OF+0xcc>)
    26a6:	701a      	strb	r2, [r3, #0]
	compare_array_ID = 0;
    26a8:	2300      	movs	r3, #0
    26aa:	4a24      	ldr	r2, [pc, #144]	; (273c <tc_callback_OF+0xec>)
    26ac:	7013      	strb	r3, [r2, #0]
	pin_array_ID  = 0;
    26ae:	4a24      	ldr	r2, [pc, #144]	; (2740 <tc_callback_OF+0xf0>)
    26b0:	7013      	strb	r3, [r2, #0]
	compare_value = compare_array[0];
    26b2:	4b24      	ldr	r3, [pc, #144]	; (2744 <tc_callback_OF+0xf4>)
    26b4:	781a      	ldrb	r2, [r3, #0]
	if(compare_value != 255)
    26b6:	2aff      	cmp	r2, #255	; 0xff
    26b8:	d123      	bne.n	2702 <tc_callback_OF+0xb2>
		int_enable = true;
    26ba:	2201      	movs	r2, #1
    26bc:	4b18      	ldr	r3, [pc, #96]	; (2720 <tc_callback_OF+0xd0>)
    26be:	701a      	strb	r2, [r3, #0]
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    26c0:	4b19      	ldr	r3, [pc, #100]	; (2728 <tc_callback_OF+0xd8>)
    26c2:	2110      	movs	r1, #16
    26c4:	681a      	ldr	r2, [r3, #0]
    26c6:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    26c8:	7e5a      	ldrb	r2, [r3, #25]
    26ca:	438a      	bics	r2, r1
    26cc:	765a      	strb	r2, [r3, #25]
}
    26ce:	bd70      	pop	{r4, r5, r6, pc}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    26d0:	4d15      	ldr	r5, [pc, #84]	; (2728 <tc_callback_OF+0xd8>)
    26d2:	6828      	ldr	r0, [r5, #0]
    26d4:	4b15      	ldr	r3, [pc, #84]	; (272c <tc_callback_OF+0xdc>)
    26d6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    26d8:	4b15      	ldr	r3, [pc, #84]	; (2730 <tc_callback_OF+0xe0>)
    26da:	5c1b      	ldrb	r3, [r3, r0]
    26dc:	221f      	movs	r2, #31
    26de:	401a      	ands	r2, r3
    26e0:	2301      	movs	r3, #1
    26e2:	4093      	lsls	r3, r2
    26e4:	4a13      	ldr	r2, [pc, #76]	; (2734 <tc_callback_OF+0xe4>)
    26e6:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    26e8:	7e6b      	ldrb	r3, [r5, #25]
    26ea:	2210      	movs	r2, #16
    26ec:	4313      	orrs	r3, r2
    26ee:	766b      	strb	r3, [r5, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    26f0:	682b      	ldr	r3, [r5, #0]
    26f2:	2210      	movs	r2, #16
    26f4:	735a      	strb	r2, [r3, #13]
    26f6:	3201      	adds	r2, #1
    26f8:	739a      	strb	r2, [r3, #14]
				led_disable_flag = false;
    26fa:	2200      	movs	r2, #0
    26fc:	4b09      	ldr	r3, [pc, #36]	; (2724 <tc_callback_OF+0xd4>)
    26fe:	701a      	strb	r2, [r3, #0]
    2700:	e7ba      	b.n	2678 <tc_callback_OF+0x28>
		led_disable_flag = true;
    2702:	2101      	movs	r1, #1
    2704:	4b07      	ldr	r3, [pc, #28]	; (2724 <tc_callback_OF+0xd4>)
    2706:	7019      	strb	r1, [r3, #0]
		tc_set_compare_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, compare_value);
    2708:	2100      	movs	r1, #0
    270a:	0020      	movs	r0, r4
    270c:	4b0e      	ldr	r3, [pc, #56]	; (2748 <tc_callback_OF+0xf8>)
    270e:	4798      	blx	r3
    2710:	e7dd      	b.n	26ce <tc_callback_OF+0x7e>
    2712:	46c0      	nop			; (mov r8, r8)
    2714:	08038300 	.word	0x08038300
    2718:	41004400 	.word	0x41004400
    271c:	200000b8 	.word	0x200000b8
    2720:	200000b6 	.word	0x200000b6
    2724:	200000b7 	.word	0x200000b7
    2728:	20000254 	.word	0x20000254
    272c:	00001b69 	.word	0x00001b69
    2730:	00003774 	.word	0x00003774
    2734:	e000e100 	.word	0xe000e100
    2738:	00002601 	.word	0x00002601
    273c:	20000296 	.word	0x20000296
    2740:	20000286 	.word	0x20000286
    2744:	20000280 	.word	0x20000280
    2748:	00001def 	.word	0x00001def

0000274c <transfer_temp_2>:
{
    274c:	2300      	movs	r3, #0
		temp_compare_array[i] = temp_compare_array_2[i] ;
    274e:	4804      	ldr	r0, [pc, #16]	; (2760 <transfer_temp_2+0x14>)
    2750:	4904      	ldr	r1, [pc, #16]	; (2764 <transfer_temp_2+0x18>)
    2752:	5cca      	ldrb	r2, [r1, r3]
    2754:	54c2      	strb	r2, [r0, r3]
    2756:	3301      	adds	r3, #1
	for(i=0;i<=NO_OF_LEDS-1;i++)
    2758:	2b06      	cmp	r3, #6
    275a:	d1fa      	bne.n	2752 <transfer_temp_2+0x6>
}
    275c:	4770      	bx	lr
    275e:	46c0      	nop			; (mov r8, r8)
    2760:	20000278 	.word	0x20000278
    2764:	20000290 	.word	0x20000290

00002768 <increasing_sort_tag>:
{
    2768:	b5f0      	push	{r4, r5, r6, r7, lr}
    276a:	46ce      	mov	lr, r9
    276c:	b500      	push	{lr}
	transfer_temp_2();
    276e:	4b15      	ldr	r3, [pc, #84]	; (27c4 <increasing_sort_tag+0x5c>)
    2770:	4798      	blx	r3
    2772:	2305      	movs	r3, #5
    2774:	4699      	mov	r9, r3
			if(temp_compare_array[j]>temp_compare_array[j+1])
    2776:	4f14      	ldr	r7, [pc, #80]	; (27c8 <increasing_sort_tag+0x60>)
				temp_compare_array[j] = temp_compare_array[j+1];
    2778:	003e      	movs	r6, r7
				temp = temp_pin_array[j];
    277a:	4d14      	ldr	r5, [pc, #80]	; (27cc <increasing_sort_tag+0x64>)
    277c:	e017      	b.n	27ae <increasing_sort_tag+0x46>
		for(j=0;j< N-i-1;j++)
    277e:	3301      	adds	r3, #1
    2780:	b2db      	uxtb	r3, r3
    2782:	001a      	movs	r2, r3
    2784:	4563      	cmp	r3, ip
    2786:	da0b      	bge.n	27a0 <increasing_sort_tag+0x38>
			if(temp_compare_array[j]>temp_compare_array[j+1])
    2788:	5cb8      	ldrb	r0, [r7, r2]
    278a:	1c51      	adds	r1, r2, #1
    278c:	5c7c      	ldrb	r4, [r7, r1]
    278e:	42a0      	cmp	r0, r4
    2790:	d9f5      	bls.n	277e <increasing_sort_tag+0x16>
				temp_compare_array[j] = temp_compare_array[j+1];
    2792:	54b4      	strb	r4, [r6, r2]
				temp_compare_array[j+1]= temp;
    2794:	5470      	strb	r0, [r6, r1]
				temp = temp_pin_array[j];
    2796:	5ca8      	ldrb	r0, [r5, r2]
				temp_pin_array[j] = temp_pin_array[j+1];
    2798:	5c6c      	ldrb	r4, [r5, r1]
    279a:	54ac      	strb	r4, [r5, r2]
				temp_pin_array[j+1] = temp;
    279c:	5468      	strb	r0, [r5, r1]
    279e:	e7ee      	b.n	277e <increasing_sort_tag+0x16>
    27a0:	2301      	movs	r3, #1
    27a2:	425b      	negs	r3, r3
    27a4:	469c      	mov	ip, r3
    27a6:	44e1      	add	r9, ip
	for(i=0; i< N-1 ;i++)
    27a8:	464b      	mov	r3, r9
    27aa:	2b00      	cmp	r3, #0
    27ac:	d006      	beq.n	27bc <increasing_sort_tag+0x54>
		for(j=0;j< N-i-1;j++)
    27ae:	46cc      	mov	ip, r9
    27b0:	2200      	movs	r2, #0
    27b2:	2300      	movs	r3, #0
    27b4:	4649      	mov	r1, r9
    27b6:	2900      	cmp	r1, #0
    27b8:	dce6      	bgt.n	2788 <increasing_sort_tag+0x20>
    27ba:	e7f1      	b.n	27a0 <increasing_sort_tag+0x38>
}
    27bc:	bc04      	pop	{r2}
    27be:	4691      	mov	r9, r2
    27c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27c2:	46c0      	nop			; (mov r8, r8)
    27c4:	0000274d 	.word	0x0000274d
    27c8:	20000278 	.word	0x20000278
    27cc:	20000288 	.word	0x20000288

000027d0 <ORB_timer_init>:
{
    27d0:	b510      	push	{r4, lr}
    27d2:	b08e      	sub	sp, #56	; 0x38
	config->clock_source               = GCLK_GENERATOR_0;
    27d4:	aa01      	add	r2, sp, #4
    27d6:	2300      	movs	r3, #0
    27d8:	2100      	movs	r1, #0
    27da:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    27dc:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    27de:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    27e0:	2000      	movs	r0, #0
    27e2:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    27e4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    27e6:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    27e8:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    27ea:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    27ec:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    27ee:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    27f0:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    27f2:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    27f4:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    27f6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    27f8:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    27fa:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    27fc:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    27fe:	8593      	strh	r3, [r2, #44]	; 0x2c
	orb_tc_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV256;
    2800:	23c0      	movs	r3, #192	; 0xc0
    2802:	00db      	lsls	r3, r3, #3
    2804:	8093      	strh	r3, [r2, #4]
	orb_tc_config.counter_size = TC_COUNTER_SIZE_8BIT;
    2806:	2304      	movs	r3, #4
    2808:	7093      	strb	r3, [r2, #2]
	orb_tc_config.counter_8_bit.period = 0XFF;
    280a:	21ff      	movs	r1, #255	; 0xff
    280c:	3325      	adds	r3, #37	; 0x25
    280e:	54d1      	strb	r1, [r2, r3]
	tc_init(&orb_tc_instance, TC1, &orb_tc_config);
    2810:	4c07      	ldr	r4, [pc, #28]	; (2830 <ORB_timer_init+0x60>)
    2812:	4908      	ldr	r1, [pc, #32]	; (2834 <ORB_timer_init+0x64>)
    2814:	0020      	movs	r0, r4
    2816:	4b08      	ldr	r3, [pc, #32]	; (2838 <ORB_timer_init+0x68>)
    2818:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    281a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    281c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    281e:	b25b      	sxtb	r3, r3
    2820:	2b00      	cmp	r3, #0
    2822:	dbfb      	blt.n	281c <ORB_timer_init+0x4c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2824:	8813      	ldrh	r3, [r2, #0]
    2826:	2102      	movs	r1, #2
    2828:	430b      	orrs	r3, r1
    282a:	8013      	strh	r3, [r2, #0]
}
    282c:	b00e      	add	sp, #56	; 0x38
    282e:	bd10      	pop	{r4, pc}
    2830:	20000254 	.word	0x20000254
    2834:	42001800 	.word	0x42001800
    2838:	00001b8d 	.word	0x00001b8d

0000283c <set_drivestrength_ORB>:
{
    283c:	b510      	push	{r4, lr}
	system_pinmux_group_set_output_strength(port_base,CLEAR_ORB,SYSTEM_PINMUX_PIN_STRENGTH_HIGH);
    283e:	2201      	movs	r2, #1
    2840:	4902      	ldr	r1, [pc, #8]	; (284c <set_drivestrength_ORB+0x10>)
    2842:	4803      	ldr	r0, [pc, #12]	; (2850 <set_drivestrength_ORB+0x14>)
    2844:	4b03      	ldr	r3, [pc, #12]	; (2854 <set_drivestrength_ORB+0x18>)
    2846:	4798      	blx	r3
}
    2848:	bd10      	pop	{r4, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	08038300 	.word	0x08038300
    2850:	41004400 	.word	0x41004400
    2854:	00002fad 	.word	0x00002fad

00002858 <ORB_setup_pins>:
{
    2858:	b530      	push	{r4, r5, lr}
    285a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    285c:	ac01      	add	r4, sp, #4
    285e:	2301      	movs	r3, #1
    2860:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    2862:	2200      	movs	r2, #0
    2864:	70a2      	strb	r2, [r4, #2]
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    2866:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(ORB_R1, &config_port_pin);
    2868:	0021      	movs	r1, r4
    286a:	200f      	movs	r0, #15
    286c:	4d0b      	ldr	r5, [pc, #44]	; (289c <ORB_setup_pins+0x44>)
    286e:	47a8      	blx	r5
	port_pin_set_config(ORB_G1, &config_port_pin);
    2870:	0021      	movs	r1, r4
    2872:	2010      	movs	r0, #16
    2874:	47a8      	blx	r5
	port_pin_set_config(ORB_B1, &config_port_pin);
    2876:	0021      	movs	r1, r4
    2878:	2011      	movs	r0, #17
    287a:	47a8      	blx	r5
	port_pin_set_config(ORB_R2, &config_port_pin);
    287c:	0021      	movs	r1, r4
    287e:	2008      	movs	r0, #8
    2880:	47a8      	blx	r5
	port_pin_set_config(ORB_G2, &config_port_pin);
    2882:	0021      	movs	r1, r4
    2884:	2009      	movs	r0, #9
    2886:	47a8      	blx	r5
	port_pin_set_config(ORB_B2, &config_port_pin);
    2888:	0021      	movs	r1, r4
    288a:	201b      	movs	r0, #27
    288c:	47a8      	blx	r5
	set_drivestrength_ORB();
    288e:	4b04      	ldr	r3, [pc, #16]	; (28a0 <ORB_setup_pins+0x48>)
    2890:	4798      	blx	r3
	port_base->OUTCLR.reg = CLEAR_ORB ;
    2892:	4a04      	ldr	r2, [pc, #16]	; (28a4 <ORB_setup_pins+0x4c>)
    2894:	4b04      	ldr	r3, [pc, #16]	; (28a8 <ORB_setup_pins+0x50>)
    2896:	615a      	str	r2, [r3, #20]
}
    2898:	b003      	add	sp, #12
    289a:	bd30      	pop	{r4, r5, pc}
    289c:	00001fd9 	.word	0x00001fd9
    28a0:	0000283d 	.word	0x0000283d
    28a4:	08038300 	.word	0x08038300
    28a8:	41004400 	.word	0x41004400

000028ac <ORB_timer_callbacks_init>:

void ORB_timer_callbacks_init()
{
    28ac:	b570      	push	{r4, r5, r6, lr}
	tc_register_callback(&orb_tc_instance, tc_callback_OF,TC_CALLBACK_OVERFLOW);
    28ae:	4d05      	ldr	r5, [pc, #20]	; (28c4 <ORB_timer_callbacks_init+0x18>)
    28b0:	2200      	movs	r2, #0
    28b2:	4905      	ldr	r1, [pc, #20]	; (28c8 <ORB_timer_callbacks_init+0x1c>)
    28b4:	0028      	movs	r0, r5
    28b6:	4c05      	ldr	r4, [pc, #20]	; (28cc <ORB_timer_callbacks_init+0x20>)
    28b8:	47a0      	blx	r4
	tc_register_callback(&orb_tc_instance, tc_callback_PWM,TC_CALLBACK_CC_CHANNEL0);
    28ba:	2202      	movs	r2, #2
    28bc:	4904      	ldr	r1, [pc, #16]	; (28d0 <ORB_timer_callbacks_init+0x24>)
    28be:	0028      	movs	r0, r5
    28c0:	47a0      	blx	r4
	
}
    28c2:	bd70      	pop	{r4, r5, r6, pc}
    28c4:	20000254 	.word	0x20000254
    28c8:	00002651 	.word	0x00002651
    28cc:	00001e3f 	.word	0x00001e3f
    28d0:	000024a9 	.word	0x000024a9

000028d4 <enable_ORB>:

void enable_ORB()
{
    28d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28d6:	46ce      	mov	lr, r9
    28d8:	4647      	mov	r7, r8
    28da:	b580      	push	{r7, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    28dc:	4c13      	ldr	r4, [pc, #76]	; (292c <enable_ORB+0x58>)
    28de:	6820      	ldr	r0, [r4, #0]
    28e0:	4b13      	ldr	r3, [pc, #76]	; (2930 <enable_ORB+0x5c>)
    28e2:	4699      	mov	r9, r3
    28e4:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    28e6:	4b13      	ldr	r3, [pc, #76]	; (2934 <enable_ORB+0x60>)
    28e8:	4698      	mov	r8, r3
    28ea:	5c1b      	ldrb	r3, [r3, r0]
    28ec:	261f      	movs	r6, #31
    28ee:	4033      	ands	r3, r6
    28f0:	2501      	movs	r5, #1
    28f2:	002a      	movs	r2, r5
    28f4:	409a      	lsls	r2, r3
    28f6:	4f10      	ldr	r7, [pc, #64]	; (2938 <enable_ORB+0x64>)
    28f8:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    28fa:	7e63      	ldrb	r3, [r4, #25]
    28fc:	2201      	movs	r2, #1
    28fe:	4313      	orrs	r3, r2
    2900:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    2902:	6823      	ldr	r3, [r4, #0]
    2904:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2906:	0018      	movs	r0, r3
    2908:	47c8      	blx	r9
    290a:	4643      	mov	r3, r8
    290c:	5c1b      	ldrb	r3, [r3, r0]
    290e:	401e      	ands	r6, r3
    2910:	40b5      	lsls	r5, r6
    2912:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    2914:	7e63      	ldrb	r3, [r4, #25]
    2916:	2210      	movs	r2, #16
    2918:	4313      	orrs	r3, r2
    291a:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    291c:	6823      	ldr	r3, [r4, #0]
    291e:	2210      	movs	r2, #16
    2920:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&orb_tc_instance, TC_CALLBACK_OVERFLOW);
	tc_enable_callback(&orb_tc_instance, TC_CALLBACK_CC_CHANNEL0);
}
    2922:	bc0c      	pop	{r2, r3}
    2924:	4690      	mov	r8, r2
    2926:	4699      	mov	r9, r3
    2928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    292a:	46c0      	nop			; (mov r8, r8)
    292c:	20000254 	.word	0x20000254
    2930:	00001b69 	.word	0x00001b69
    2934:	00003774 	.word	0x00003774
    2938:	e000e100 	.word	0xe000e100

0000293c <initializing_pin_array>:
	tc_disable_callback(&orb_tc_instance, TC_CALLBACK_CC_CHANNEL0);
}

void initializing_pin_array()
{
	temp_pin_array[0]  = ORB_R1;
    293c:	4b06      	ldr	r3, [pc, #24]	; (2958 <initializing_pin_array+0x1c>)
    293e:	220f      	movs	r2, #15
    2940:	701a      	strb	r2, [r3, #0]
	temp_pin_array[1]  = ORB_G1;
    2942:	3201      	adds	r2, #1
    2944:	705a      	strb	r2, [r3, #1]
	temp_pin_array[2]  = ORB_B1;
    2946:	3201      	adds	r2, #1
    2948:	709a      	strb	r2, [r3, #2]
	temp_pin_array[3]  = ORB_R2;
    294a:	3a09      	subs	r2, #9
    294c:	70da      	strb	r2, [r3, #3]
	temp_pin_array[4]  = ORB_G2;
    294e:	3201      	adds	r2, #1
    2950:	711a      	strb	r2, [r3, #4]
	temp_pin_array[5]  = ORB_B2;
    2952:	3212      	adds	r2, #18
    2954:	715a      	strb	r2, [r3, #5]
}
    2956:	4770      	bx	lr
    2958:	20000288 	.word	0x20000288

0000295c <initializing_compare_array>:

void initializing_compare_array()
{
	temp_compare_array_2[0] = 200;//Left -- R
    295c:	4b06      	ldr	r3, [pc, #24]	; (2978 <initializing_compare_array+0x1c>)
    295e:	22c8      	movs	r2, #200	; 0xc8
    2960:	701a      	strb	r2, [r3, #0]
	temp_compare_array_2[1] = 210;//Left  -- G
    2962:	320a      	adds	r2, #10
    2964:	705a      	strb	r2, [r3, #1]
	temp_compare_array_2[2] = 220;//Left  -- B
    2966:	320a      	adds	r2, #10
    2968:	709a      	strb	r2, [r3, #2]
	temp_compare_array_2[3] = 230;//Right -- R
    296a:	320a      	adds	r2, #10
    296c:	70da      	strb	r2, [r3, #3]
	temp_compare_array_2[4] = 240;//Right  -- G
    296e:	320a      	adds	r2, #10
    2970:	711a      	strb	r2, [r3, #4]
	temp_compare_array_2[5] = 250;//Right -- B
    2972:	320a      	adds	r2, #10
    2974:	715a      	strb	r2, [r3, #5]
}
    2976:	4770      	bx	lr
    2978:	20000290 	.word	0x20000290

0000297c <ORB_init_array>:


void ORB_init_array()
{
    297c:	b510      	push	{r4, lr}
	initializing_pin_array();
    297e:	4b05      	ldr	r3, [pc, #20]	; (2994 <ORB_init_array+0x18>)
    2980:	4798      	blx	r3
	initializing_compare_array();
    2982:	4b05      	ldr	r3, [pc, #20]	; (2998 <ORB_init_array+0x1c>)
    2984:	4798      	blx	r3
	transfer_temp_2();
    2986:	4b05      	ldr	r3, [pc, #20]	; (299c <ORB_init_array+0x20>)
    2988:	4798      	blx	r3
	increasing_sort_tag();
    298a:	4b05      	ldr	r3, [pc, #20]	; (29a0 <ORB_init_array+0x24>)
    298c:	4798      	blx	r3
	transfer_temp();
    298e:	4b05      	ldr	r3, [pc, #20]	; (29a4 <ORB_init_array+0x28>)
    2990:	4798      	blx	r3
}
    2992:	bd10      	pop	{r4, pc}
    2994:	0000293d 	.word	0x0000293d
    2998:	0000295d 	.word	0x0000295d
    299c:	0000274d 	.word	0x0000274d
    29a0:	00002769 	.word	0x00002769
    29a4:	00002601 	.word	0x00002601

000029a8 <ORB_init>:

void ORB_init()
{
    29a8:	b510      	push	{r4, lr}
	//Timer Initialization
	ORB_timer_init();
    29aa:	4b04      	ldr	r3, [pc, #16]	; (29bc <ORB_init+0x14>)
    29ac:	4798      	blx	r3
	ORB_setup_pins();
    29ae:	4b04      	ldr	r3, [pc, #16]	; (29c0 <ORB_init+0x18>)
    29b0:	4798      	blx	r3
	ORB_init_array();
    29b2:	4b04      	ldr	r3, [pc, #16]	; (29c4 <ORB_init+0x1c>)
    29b4:	4798      	blx	r3
	//Initialize the timer callbacks
	ORB_timer_callbacks_init();
    29b6:	4b04      	ldr	r3, [pc, #16]	; (29c8 <ORB_init+0x20>)
    29b8:	4798      	blx	r3

    29ba:	bd10      	pop	{r4, pc}
    29bc:	000027d1 	.word	0x000027d1
    29c0:	00002859 	.word	0x00002859
    29c4:	0000297d 	.word	0x0000297d
    29c8:	000028ad 	.word	0x000028ad

000029cc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    29cc:	4770      	bx	lr
	...

000029d0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    29d0:	4b0c      	ldr	r3, [pc, #48]	; (2a04 <cpu_irq_enter_critical+0x34>)
    29d2:	681b      	ldr	r3, [r3, #0]
    29d4:	2b00      	cmp	r3, #0
    29d6:	d106      	bne.n	29e6 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    29d8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    29dc:	2b00      	cmp	r3, #0
    29de:	d007      	beq.n	29f0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    29e0:	2200      	movs	r2, #0
    29e2:	4b09      	ldr	r3, [pc, #36]	; (2a08 <cpu_irq_enter_critical+0x38>)
    29e4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    29e6:	4a07      	ldr	r2, [pc, #28]	; (2a04 <cpu_irq_enter_critical+0x34>)
    29e8:	6813      	ldr	r3, [r2, #0]
    29ea:	3301      	adds	r3, #1
    29ec:	6013      	str	r3, [r2, #0]
}
    29ee:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    29f0:	b672      	cpsid	i
    29f2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    29f6:	2200      	movs	r2, #0
    29f8:	4b04      	ldr	r3, [pc, #16]	; (2a0c <cpu_irq_enter_critical+0x3c>)
    29fa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    29fc:	3201      	adds	r2, #1
    29fe:	4b02      	ldr	r3, [pc, #8]	; (2a08 <cpu_irq_enter_critical+0x38>)
    2a00:	701a      	strb	r2, [r3, #0]
    2a02:	e7f0      	b.n	29e6 <cpu_irq_enter_critical+0x16>
    2a04:	200000bc 	.word	0x200000bc
    2a08:	200000c0 	.word	0x200000c0
    2a0c:	2000000c 	.word	0x2000000c

00002a10 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2a10:	4b08      	ldr	r3, [pc, #32]	; (2a34 <cpu_irq_leave_critical+0x24>)
    2a12:	681a      	ldr	r2, [r3, #0]
    2a14:	3a01      	subs	r2, #1
    2a16:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2a18:	681b      	ldr	r3, [r3, #0]
    2a1a:	2b00      	cmp	r3, #0
    2a1c:	d109      	bne.n	2a32 <cpu_irq_leave_critical+0x22>
    2a1e:	4b06      	ldr	r3, [pc, #24]	; (2a38 <cpu_irq_leave_critical+0x28>)
    2a20:	781b      	ldrb	r3, [r3, #0]
    2a22:	2b00      	cmp	r3, #0
    2a24:	d005      	beq.n	2a32 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2a26:	2201      	movs	r2, #1
    2a28:	4b04      	ldr	r3, [pc, #16]	; (2a3c <cpu_irq_leave_critical+0x2c>)
    2a2a:	701a      	strb	r2, [r3, #0]
    2a2c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2a30:	b662      	cpsie	i
	}
}
    2a32:	4770      	bx	lr
    2a34:	200000bc 	.word	0x200000bc
    2a38:	200000c0 	.word	0x200000c0
    2a3c:	2000000c 	.word	0x2000000c

00002a40 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2a40:	b510      	push	{r4, lr}
	switch (clock_source) {
    2a42:	2808      	cmp	r0, #8
    2a44:	d803      	bhi.n	2a4e <system_clock_source_get_hz+0xe>
    2a46:	0080      	lsls	r0, r0, #2
    2a48:	4b1b      	ldr	r3, [pc, #108]	; (2ab8 <system_clock_source_get_hz+0x78>)
    2a4a:	581b      	ldr	r3, [r3, r0]
    2a4c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2a4e:	2000      	movs	r0, #0
    2a50:	e030      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    2a52:	4b1a      	ldr	r3, [pc, #104]	; (2abc <system_clock_source_get_hz+0x7c>)
    2a54:	6918      	ldr	r0, [r3, #16]
    2a56:	e02d      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2a58:	4b19      	ldr	r3, [pc, #100]	; (2ac0 <system_clock_source_get_hz+0x80>)
    2a5a:	6a1b      	ldr	r3, [r3, #32]
    2a5c:	059b      	lsls	r3, r3, #22
    2a5e:	0f9b      	lsrs	r3, r3, #30
    2a60:	4818      	ldr	r0, [pc, #96]	; (2ac4 <system_clock_source_get_hz+0x84>)
    2a62:	40d8      	lsrs	r0, r3
    2a64:	e026      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2a66:	4b15      	ldr	r3, [pc, #84]	; (2abc <system_clock_source_get_hz+0x7c>)
    2a68:	6958      	ldr	r0, [r3, #20]
    2a6a:	e023      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2a6c:	4b13      	ldr	r3, [pc, #76]	; (2abc <system_clock_source_get_hz+0x7c>)
    2a6e:	681b      	ldr	r3, [r3, #0]
			return 0;
    2a70:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2a72:	079b      	lsls	r3, r3, #30
    2a74:	d51e      	bpl.n	2ab4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a76:	4912      	ldr	r1, [pc, #72]	; (2ac0 <system_clock_source_get_hz+0x80>)
    2a78:	2210      	movs	r2, #16
    2a7a:	68cb      	ldr	r3, [r1, #12]
    2a7c:	421a      	tst	r2, r3
    2a7e:	d0fc      	beq.n	2a7a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2a80:	4b0e      	ldr	r3, [pc, #56]	; (2abc <system_clock_source_get_hz+0x7c>)
    2a82:	681b      	ldr	r3, [r3, #0]
    2a84:	075b      	lsls	r3, r3, #29
    2a86:	d401      	bmi.n	2a8c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2a88:	480f      	ldr	r0, [pc, #60]	; (2ac8 <system_clock_source_get_hz+0x88>)
    2a8a:	e013      	b.n	2ab4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2a8c:	2000      	movs	r0, #0
    2a8e:	4b0f      	ldr	r3, [pc, #60]	; (2acc <system_clock_source_get_hz+0x8c>)
    2a90:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2a92:	4b0a      	ldr	r3, [pc, #40]	; (2abc <system_clock_source_get_hz+0x7c>)
    2a94:	689b      	ldr	r3, [r3, #8]
    2a96:	041b      	lsls	r3, r3, #16
    2a98:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2a9a:	4358      	muls	r0, r3
    2a9c:	e00a      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2a9e:	2350      	movs	r3, #80	; 0x50
    2aa0:	4a07      	ldr	r2, [pc, #28]	; (2ac0 <system_clock_source_get_hz+0x80>)
    2aa2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2aa4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2aa6:	075b      	lsls	r3, r3, #29
    2aa8:	d504      	bpl.n	2ab4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    2aaa:	4b04      	ldr	r3, [pc, #16]	; (2abc <system_clock_source_get_hz+0x7c>)
    2aac:	68d8      	ldr	r0, [r3, #12]
    2aae:	e001      	b.n	2ab4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    2ab0:	2080      	movs	r0, #128	; 0x80
    2ab2:	0200      	lsls	r0, r0, #8
	}
}
    2ab4:	bd10      	pop	{r4, pc}
    2ab6:	46c0      	nop			; (mov r8, r8)
    2ab8:	00003778 	.word	0x00003778
    2abc:	200000c4 	.word	0x200000c4
    2ac0:	40000800 	.word	0x40000800
    2ac4:	007a1200 	.word	0x007a1200
    2ac8:	02dc6c00 	.word	0x02dc6c00
    2acc:	00002ea1 	.word	0x00002ea1

00002ad0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2ad0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2ad2:	490c      	ldr	r1, [pc, #48]	; (2b04 <system_clock_source_osc8m_set_config+0x34>)
    2ad4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2ad6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2ad8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2ada:	7840      	ldrb	r0, [r0, #1]
    2adc:	2201      	movs	r2, #1
    2ade:	4010      	ands	r0, r2
    2ae0:	0180      	lsls	r0, r0, #6
    2ae2:	2640      	movs	r6, #64	; 0x40
    2ae4:	43b3      	bics	r3, r6
    2ae6:	4303      	orrs	r3, r0
    2ae8:	402a      	ands	r2, r5
    2aea:	01d2      	lsls	r2, r2, #7
    2aec:	2080      	movs	r0, #128	; 0x80
    2aee:	4383      	bics	r3, r0
    2af0:	4313      	orrs	r3, r2
    2af2:	2203      	movs	r2, #3
    2af4:	4022      	ands	r2, r4
    2af6:	0212      	lsls	r2, r2, #8
    2af8:	4803      	ldr	r0, [pc, #12]	; (2b08 <system_clock_source_osc8m_set_config+0x38>)
    2afa:	4003      	ands	r3, r0
    2afc:	4313      	orrs	r3, r2
    2afe:	620b      	str	r3, [r1, #32]
}
    2b00:	bd70      	pop	{r4, r5, r6, pc}
    2b02:	46c0      	nop			; (mov r8, r8)
    2b04:	40000800 	.word	0x40000800
    2b08:	fffffcff 	.word	0xfffffcff

00002b0c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2b0c:	2808      	cmp	r0, #8
    2b0e:	d803      	bhi.n	2b18 <system_clock_source_enable+0xc>
    2b10:	0080      	lsls	r0, r0, #2
    2b12:	4b25      	ldr	r3, [pc, #148]	; (2ba8 <system_clock_source_enable+0x9c>)
    2b14:	581b      	ldr	r3, [r3, r0]
    2b16:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2b18:	2017      	movs	r0, #23
    2b1a:	e044      	b.n	2ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2b1c:	4a23      	ldr	r2, [pc, #140]	; (2bac <system_clock_source_enable+0xa0>)
    2b1e:	6a13      	ldr	r3, [r2, #32]
    2b20:	2102      	movs	r1, #2
    2b22:	430b      	orrs	r3, r1
    2b24:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2b26:	2000      	movs	r0, #0
    2b28:	e03d      	b.n	2ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2b2a:	4a20      	ldr	r2, [pc, #128]	; (2bac <system_clock_source_enable+0xa0>)
    2b2c:	6993      	ldr	r3, [r2, #24]
    2b2e:	2102      	movs	r1, #2
    2b30:	430b      	orrs	r3, r1
    2b32:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2b34:	2000      	movs	r0, #0
		break;
    2b36:	e036      	b.n	2ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2b38:	4a1c      	ldr	r2, [pc, #112]	; (2bac <system_clock_source_enable+0xa0>)
    2b3a:	8a13      	ldrh	r3, [r2, #16]
    2b3c:	2102      	movs	r1, #2
    2b3e:	430b      	orrs	r3, r1
    2b40:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2b42:	2000      	movs	r0, #0
		break;
    2b44:	e02f      	b.n	2ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2b46:	4a19      	ldr	r2, [pc, #100]	; (2bac <system_clock_source_enable+0xa0>)
    2b48:	8a93      	ldrh	r3, [r2, #20]
    2b4a:	2102      	movs	r1, #2
    2b4c:	430b      	orrs	r3, r1
    2b4e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2b50:	2000      	movs	r0, #0
		break;
    2b52:	e028      	b.n	2ba6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2b54:	4916      	ldr	r1, [pc, #88]	; (2bb0 <system_clock_source_enable+0xa4>)
    2b56:	680b      	ldr	r3, [r1, #0]
    2b58:	2202      	movs	r2, #2
    2b5a:	4313      	orrs	r3, r2
    2b5c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2b5e:	4b13      	ldr	r3, [pc, #76]	; (2bac <system_clock_source_enable+0xa0>)
    2b60:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2b62:	0019      	movs	r1, r3
    2b64:	320e      	adds	r2, #14
    2b66:	68cb      	ldr	r3, [r1, #12]
    2b68:	421a      	tst	r2, r3
    2b6a:	d0fc      	beq.n	2b66 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2b6c:	4a10      	ldr	r2, [pc, #64]	; (2bb0 <system_clock_source_enable+0xa4>)
    2b6e:	6891      	ldr	r1, [r2, #8]
    2b70:	4b0e      	ldr	r3, [pc, #56]	; (2bac <system_clock_source_enable+0xa0>)
    2b72:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2b74:	6852      	ldr	r2, [r2, #4]
    2b76:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2b78:	2200      	movs	r2, #0
    2b7a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2b7c:	0019      	movs	r1, r3
    2b7e:	3210      	adds	r2, #16
    2b80:	68cb      	ldr	r3, [r1, #12]
    2b82:	421a      	tst	r2, r3
    2b84:	d0fc      	beq.n	2b80 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2b86:	4b0a      	ldr	r3, [pc, #40]	; (2bb0 <system_clock_source_enable+0xa4>)
    2b88:	681b      	ldr	r3, [r3, #0]
    2b8a:	b29b      	uxth	r3, r3
    2b8c:	4a07      	ldr	r2, [pc, #28]	; (2bac <system_clock_source_enable+0xa0>)
    2b8e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2b90:	2000      	movs	r0, #0
    2b92:	e008      	b.n	2ba6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2b94:	4905      	ldr	r1, [pc, #20]	; (2bac <system_clock_source_enable+0xa0>)
    2b96:	2244      	movs	r2, #68	; 0x44
    2b98:	5c8b      	ldrb	r3, [r1, r2]
    2b9a:	2002      	movs	r0, #2
    2b9c:	4303      	orrs	r3, r0
    2b9e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2ba0:	2000      	movs	r0, #0
		break;
    2ba2:	e000      	b.n	2ba6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2ba4:	2000      	movs	r0, #0
}
    2ba6:	4770      	bx	lr
    2ba8:	0000379c 	.word	0x0000379c
    2bac:	40000800 	.word	0x40000800
    2bb0:	200000c4 	.word	0x200000c4

00002bb4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2bb4:	b530      	push	{r4, r5, lr}
    2bb6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2bb8:	22c2      	movs	r2, #194	; 0xc2
    2bba:	00d2      	lsls	r2, r2, #3
    2bbc:	4b1a      	ldr	r3, [pc, #104]	; (2c28 <system_clock_init+0x74>)
    2bbe:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2bc0:	4a1a      	ldr	r2, [pc, #104]	; (2c2c <system_clock_init+0x78>)
    2bc2:	6853      	ldr	r3, [r2, #4]
    2bc4:	211e      	movs	r1, #30
    2bc6:	438b      	bics	r3, r1
    2bc8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2bca:	2301      	movs	r3, #1
    2bcc:	466a      	mov	r2, sp
    2bce:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2bd0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2bd2:	4d17      	ldr	r5, [pc, #92]	; (2c30 <system_clock_init+0x7c>)
    2bd4:	b2e0      	uxtb	r0, r4
    2bd6:	4669      	mov	r1, sp
    2bd8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2bda:	3401      	adds	r4, #1
    2bdc:	2c18      	cmp	r4, #24
    2bde:	d1f9      	bne.n	2bd4 <system_clock_init+0x20>
	config->run_in_standby  = false;
    2be0:	a803      	add	r0, sp, #12
    2be2:	2400      	movs	r4, #0
    2be4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2be6:	2501      	movs	r5, #1
    2be8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2bea:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2bec:	4b11      	ldr	r3, [pc, #68]	; (2c34 <system_clock_init+0x80>)
    2bee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2bf0:	2006      	movs	r0, #6
    2bf2:	4b11      	ldr	r3, [pc, #68]	; (2c38 <system_clock_init+0x84>)
    2bf4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2bf6:	4b11      	ldr	r3, [pc, #68]	; (2c3c <system_clock_init+0x88>)
    2bf8:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    2bfa:	4b11      	ldr	r3, [pc, #68]	; (2c40 <system_clock_init+0x8c>)
    2bfc:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2bfe:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2c00:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2c02:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    2c04:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2c06:	466b      	mov	r3, sp
    2c08:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2c0a:	2306      	movs	r3, #6
    2c0c:	466a      	mov	r2, sp
    2c0e:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    2c10:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2c12:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2c14:	4669      	mov	r1, sp
    2c16:	2000      	movs	r0, #0
    2c18:	4b0a      	ldr	r3, [pc, #40]	; (2c44 <system_clock_init+0x90>)
    2c1a:	4798      	blx	r3
    2c1c:	2000      	movs	r0, #0
    2c1e:	4b0a      	ldr	r3, [pc, #40]	; (2c48 <system_clock_init+0x94>)
    2c20:	4798      	blx	r3
#endif
}
    2c22:	b005      	add	sp, #20
    2c24:	bd30      	pop	{r4, r5, pc}
    2c26:	46c0      	nop			; (mov r8, r8)
    2c28:	40000800 	.word	0x40000800
    2c2c:	41004000 	.word	0x41004000
    2c30:	00002e85 	.word	0x00002e85
    2c34:	00002ad1 	.word	0x00002ad1
    2c38:	00002b0d 	.word	0x00002b0d
    2c3c:	00002c4d 	.word	0x00002c4d
    2c40:	40000400 	.word	0x40000400
    2c44:	00002c71 	.word	0x00002c71
    2c48:	00002d29 	.word	0x00002d29

00002c4c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2c4c:	4a06      	ldr	r2, [pc, #24]	; (2c68 <system_gclk_init+0x1c>)
    2c4e:	6993      	ldr	r3, [r2, #24]
    2c50:	2108      	movs	r1, #8
    2c52:	430b      	orrs	r3, r1
    2c54:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2c56:	2201      	movs	r2, #1
    2c58:	4b04      	ldr	r3, [pc, #16]	; (2c6c <system_gclk_init+0x20>)
    2c5a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2c5c:	0019      	movs	r1, r3
    2c5e:	780b      	ldrb	r3, [r1, #0]
    2c60:	4213      	tst	r3, r2
    2c62:	d1fc      	bne.n	2c5e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2c64:	4770      	bx	lr
    2c66:	46c0      	nop			; (mov r8, r8)
    2c68:	40000400 	.word	0x40000400
    2c6c:	40000c00 	.word	0x40000c00

00002c70 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2c70:	b570      	push	{r4, r5, r6, lr}
    2c72:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2c74:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2c76:	780d      	ldrb	r5, [r1, #0]
    2c78:	022d      	lsls	r5, r5, #8
    2c7a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2c7c:	784b      	ldrb	r3, [r1, #1]
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d002      	beq.n	2c88 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2c82:	2380      	movs	r3, #128	; 0x80
    2c84:	02db      	lsls	r3, r3, #11
    2c86:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2c88:	7a4b      	ldrb	r3, [r1, #9]
    2c8a:	2b00      	cmp	r3, #0
    2c8c:	d002      	beq.n	2c94 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2c8e:	2380      	movs	r3, #128	; 0x80
    2c90:	031b      	lsls	r3, r3, #12
    2c92:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2c94:	6848      	ldr	r0, [r1, #4]
    2c96:	2801      	cmp	r0, #1
    2c98:	d910      	bls.n	2cbc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2c9a:	1e43      	subs	r3, r0, #1
    2c9c:	4218      	tst	r0, r3
    2c9e:	d134      	bne.n	2d0a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2ca0:	2802      	cmp	r0, #2
    2ca2:	d930      	bls.n	2d06 <system_gclk_gen_set_config+0x96>
    2ca4:	2302      	movs	r3, #2
    2ca6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2ca8:	3201      	adds	r2, #1
						mask <<= 1) {
    2caa:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2cac:	4298      	cmp	r0, r3
    2cae:	d8fb      	bhi.n	2ca8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2cb0:	0212      	lsls	r2, r2, #8
    2cb2:	4332      	orrs	r2, r6
    2cb4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2cb6:	2380      	movs	r3, #128	; 0x80
    2cb8:	035b      	lsls	r3, r3, #13
    2cba:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2cbc:	7a0b      	ldrb	r3, [r1, #8]
    2cbe:	2b00      	cmp	r3, #0
    2cc0:	d002      	beq.n	2cc8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2cc2:	2380      	movs	r3, #128	; 0x80
    2cc4:	039b      	lsls	r3, r3, #14
    2cc6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cc8:	4a13      	ldr	r2, [pc, #76]	; (2d18 <system_gclk_gen_set_config+0xa8>)
    2cca:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2ccc:	b25b      	sxtb	r3, r3
    2cce:	2b00      	cmp	r3, #0
    2cd0:	dbfb      	blt.n	2cca <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2cd2:	4b12      	ldr	r3, [pc, #72]	; (2d1c <system_gclk_gen_set_config+0xac>)
    2cd4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2cd6:	4b12      	ldr	r3, [pc, #72]	; (2d20 <system_gclk_gen_set_config+0xb0>)
    2cd8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cda:	4a0f      	ldr	r2, [pc, #60]	; (2d18 <system_gclk_gen_set_config+0xa8>)
    2cdc:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2cde:	b25b      	sxtb	r3, r3
    2ce0:	2b00      	cmp	r3, #0
    2ce2:	dbfb      	blt.n	2cdc <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2ce4:	4b0c      	ldr	r3, [pc, #48]	; (2d18 <system_gclk_gen_set_config+0xa8>)
    2ce6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ce8:	001a      	movs	r2, r3
    2cea:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2cec:	b25b      	sxtb	r3, r3
    2cee:	2b00      	cmp	r3, #0
    2cf0:	dbfb      	blt.n	2cea <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2cf2:	4a09      	ldr	r2, [pc, #36]	; (2d18 <system_gclk_gen_set_config+0xa8>)
    2cf4:	6853      	ldr	r3, [r2, #4]
    2cf6:	2180      	movs	r1, #128	; 0x80
    2cf8:	0249      	lsls	r1, r1, #9
    2cfa:	400b      	ands	r3, r1
    2cfc:	431d      	orrs	r5, r3
    2cfe:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2d00:	4b08      	ldr	r3, [pc, #32]	; (2d24 <system_gclk_gen_set_config+0xb4>)
    2d02:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d04:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2d06:	2200      	movs	r2, #0
    2d08:	e7d2      	b.n	2cb0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2d0a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2d0c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2d0e:	2380      	movs	r3, #128	; 0x80
    2d10:	029b      	lsls	r3, r3, #10
    2d12:	431d      	orrs	r5, r3
    2d14:	e7d2      	b.n	2cbc <system_gclk_gen_set_config+0x4c>
    2d16:	46c0      	nop			; (mov r8, r8)
    2d18:	40000c00 	.word	0x40000c00
    2d1c:	000029d1 	.word	0x000029d1
    2d20:	40000c08 	.word	0x40000c08
    2d24:	00002a11 	.word	0x00002a11

00002d28 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2d28:	b510      	push	{r4, lr}
    2d2a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d2c:	4a0b      	ldr	r2, [pc, #44]	; (2d5c <system_gclk_gen_enable+0x34>)
    2d2e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d30:	b25b      	sxtb	r3, r3
    2d32:	2b00      	cmp	r3, #0
    2d34:	dbfb      	blt.n	2d2e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2d36:	4b0a      	ldr	r3, [pc, #40]	; (2d60 <system_gclk_gen_enable+0x38>)
    2d38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d3a:	4b0a      	ldr	r3, [pc, #40]	; (2d64 <system_gclk_gen_enable+0x3c>)
    2d3c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d3e:	4a07      	ldr	r2, [pc, #28]	; (2d5c <system_gclk_gen_enable+0x34>)
    2d40:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d42:	b25b      	sxtb	r3, r3
    2d44:	2b00      	cmp	r3, #0
    2d46:	dbfb      	blt.n	2d40 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2d48:	4a04      	ldr	r2, [pc, #16]	; (2d5c <system_gclk_gen_enable+0x34>)
    2d4a:	6851      	ldr	r1, [r2, #4]
    2d4c:	2380      	movs	r3, #128	; 0x80
    2d4e:	025b      	lsls	r3, r3, #9
    2d50:	430b      	orrs	r3, r1
    2d52:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2d54:	4b04      	ldr	r3, [pc, #16]	; (2d68 <system_gclk_gen_enable+0x40>)
    2d56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d58:	bd10      	pop	{r4, pc}
    2d5a:	46c0      	nop			; (mov r8, r8)
    2d5c:	40000c00 	.word	0x40000c00
    2d60:	000029d1 	.word	0x000029d1
    2d64:	40000c04 	.word	0x40000c04
    2d68:	00002a11 	.word	0x00002a11

00002d6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2d6c:	b570      	push	{r4, r5, r6, lr}
    2d6e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d70:	4a1a      	ldr	r2, [pc, #104]	; (2ddc <system_gclk_gen_get_hz+0x70>)
    2d72:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d74:	b25b      	sxtb	r3, r3
    2d76:	2b00      	cmp	r3, #0
    2d78:	dbfb      	blt.n	2d72 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2d7a:	4b19      	ldr	r3, [pc, #100]	; (2de0 <system_gclk_gen_get_hz+0x74>)
    2d7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d7e:	4b19      	ldr	r3, [pc, #100]	; (2de4 <system_gclk_gen_get_hz+0x78>)
    2d80:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d82:	4a16      	ldr	r2, [pc, #88]	; (2ddc <system_gclk_gen_get_hz+0x70>)
    2d84:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d86:	b25b      	sxtb	r3, r3
    2d88:	2b00      	cmp	r3, #0
    2d8a:	dbfb      	blt.n	2d84 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2d8c:	4e13      	ldr	r6, [pc, #76]	; (2ddc <system_gclk_gen_get_hz+0x70>)
    2d8e:	6870      	ldr	r0, [r6, #4]
    2d90:	04c0      	lsls	r0, r0, #19
    2d92:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2d94:	4b14      	ldr	r3, [pc, #80]	; (2de8 <system_gclk_gen_get_hz+0x7c>)
    2d96:	4798      	blx	r3
    2d98:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d9a:	4b12      	ldr	r3, [pc, #72]	; (2de4 <system_gclk_gen_get_hz+0x78>)
    2d9c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2d9e:	6876      	ldr	r6, [r6, #4]
    2da0:	02f6      	lsls	r6, r6, #11
    2da2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2da4:	4b11      	ldr	r3, [pc, #68]	; (2dec <system_gclk_gen_get_hz+0x80>)
    2da6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2da8:	4a0c      	ldr	r2, [pc, #48]	; (2ddc <system_gclk_gen_get_hz+0x70>)
    2daa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2dac:	b25b      	sxtb	r3, r3
    2dae:	2b00      	cmp	r3, #0
    2db0:	dbfb      	blt.n	2daa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2db2:	4b0a      	ldr	r3, [pc, #40]	; (2ddc <system_gclk_gen_get_hz+0x70>)
    2db4:	689c      	ldr	r4, [r3, #8]
    2db6:	0224      	lsls	r4, r4, #8
    2db8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2dba:	4b0d      	ldr	r3, [pc, #52]	; (2df0 <system_gclk_gen_get_hz+0x84>)
    2dbc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2dbe:	2e00      	cmp	r6, #0
    2dc0:	d107      	bne.n	2dd2 <system_gclk_gen_get_hz+0x66>
    2dc2:	2c01      	cmp	r4, #1
    2dc4:	d907      	bls.n	2dd6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2dc6:	0021      	movs	r1, r4
    2dc8:	0028      	movs	r0, r5
    2dca:	4b0a      	ldr	r3, [pc, #40]	; (2df4 <system_gclk_gen_get_hz+0x88>)
    2dcc:	4798      	blx	r3
    2dce:	0005      	movs	r5, r0
    2dd0:	e001      	b.n	2dd6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2dd2:	3401      	adds	r4, #1
    2dd4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2dd6:	0028      	movs	r0, r5
    2dd8:	bd70      	pop	{r4, r5, r6, pc}
    2dda:	46c0      	nop			; (mov r8, r8)
    2ddc:	40000c00 	.word	0x40000c00
    2de0:	000029d1 	.word	0x000029d1
    2de4:	40000c04 	.word	0x40000c04
    2de8:	00002a41 	.word	0x00002a41
    2dec:	40000c08 	.word	0x40000c08
    2df0:	00002a11 	.word	0x00002a11
    2df4:	0000318d 	.word	0x0000318d

00002df8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2df8:	b510      	push	{r4, lr}
    2dfa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2dfc:	4b06      	ldr	r3, [pc, #24]	; (2e18 <system_gclk_chan_enable+0x20>)
    2dfe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e00:	4b06      	ldr	r3, [pc, #24]	; (2e1c <system_gclk_chan_enable+0x24>)
    2e02:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2e04:	4a06      	ldr	r2, [pc, #24]	; (2e20 <system_gclk_chan_enable+0x28>)
    2e06:	8853      	ldrh	r3, [r2, #2]
    2e08:	2180      	movs	r1, #128	; 0x80
    2e0a:	01c9      	lsls	r1, r1, #7
    2e0c:	430b      	orrs	r3, r1
    2e0e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2e10:	4b04      	ldr	r3, [pc, #16]	; (2e24 <system_gclk_chan_enable+0x2c>)
    2e12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e14:	bd10      	pop	{r4, pc}
    2e16:	46c0      	nop			; (mov r8, r8)
    2e18:	000029d1 	.word	0x000029d1
    2e1c:	40000c02 	.word	0x40000c02
    2e20:	40000c00 	.word	0x40000c00
    2e24:	00002a11 	.word	0x00002a11

00002e28 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2e28:	b510      	push	{r4, lr}
    2e2a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2e2c:	4b0f      	ldr	r3, [pc, #60]	; (2e6c <system_gclk_chan_disable+0x44>)
    2e2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e30:	4b0f      	ldr	r3, [pc, #60]	; (2e70 <system_gclk_chan_disable+0x48>)
    2e32:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2e34:	4a0f      	ldr	r2, [pc, #60]	; (2e74 <system_gclk_chan_disable+0x4c>)
    2e36:	8853      	ldrh	r3, [r2, #2]
    2e38:	051b      	lsls	r3, r3, #20
    2e3a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2e3c:	8853      	ldrh	r3, [r2, #2]
    2e3e:	490e      	ldr	r1, [pc, #56]	; (2e78 <system_gclk_chan_disable+0x50>)
    2e40:	400b      	ands	r3, r1
    2e42:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2e44:	8853      	ldrh	r3, [r2, #2]
    2e46:	490d      	ldr	r1, [pc, #52]	; (2e7c <system_gclk_chan_disable+0x54>)
    2e48:	400b      	ands	r3, r1
    2e4a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2e4c:	0011      	movs	r1, r2
    2e4e:	2280      	movs	r2, #128	; 0x80
    2e50:	01d2      	lsls	r2, r2, #7
    2e52:	884b      	ldrh	r3, [r1, #2]
    2e54:	4213      	tst	r3, r2
    2e56:	d1fc      	bne.n	2e52 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2e58:	4906      	ldr	r1, [pc, #24]	; (2e74 <system_gclk_chan_disable+0x4c>)
    2e5a:	884a      	ldrh	r2, [r1, #2]
    2e5c:	0203      	lsls	r3, r0, #8
    2e5e:	4806      	ldr	r0, [pc, #24]	; (2e78 <system_gclk_chan_disable+0x50>)
    2e60:	4002      	ands	r2, r0
    2e62:	4313      	orrs	r3, r2
    2e64:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2e66:	4b06      	ldr	r3, [pc, #24]	; (2e80 <system_gclk_chan_disable+0x58>)
    2e68:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e6a:	bd10      	pop	{r4, pc}
    2e6c:	000029d1 	.word	0x000029d1
    2e70:	40000c02 	.word	0x40000c02
    2e74:	40000c00 	.word	0x40000c00
    2e78:	fffff0ff 	.word	0xfffff0ff
    2e7c:	ffffbfff 	.word	0xffffbfff
    2e80:	00002a11 	.word	0x00002a11

00002e84 <system_gclk_chan_set_config>:
{
    2e84:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2e86:	780c      	ldrb	r4, [r1, #0]
    2e88:	0224      	lsls	r4, r4, #8
    2e8a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2e8c:	4b02      	ldr	r3, [pc, #8]	; (2e98 <system_gclk_chan_set_config+0x14>)
    2e8e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2e90:	b2a4      	uxth	r4, r4
    2e92:	4b02      	ldr	r3, [pc, #8]	; (2e9c <system_gclk_chan_set_config+0x18>)
    2e94:	805c      	strh	r4, [r3, #2]
}
    2e96:	bd10      	pop	{r4, pc}
    2e98:	00002e29 	.word	0x00002e29
    2e9c:	40000c00 	.word	0x40000c00

00002ea0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ea0:	b510      	push	{r4, lr}
    2ea2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2ea4:	4b06      	ldr	r3, [pc, #24]	; (2ec0 <system_gclk_chan_get_hz+0x20>)
    2ea6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ea8:	4b06      	ldr	r3, [pc, #24]	; (2ec4 <system_gclk_chan_get_hz+0x24>)
    2eaa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2eac:	4b06      	ldr	r3, [pc, #24]	; (2ec8 <system_gclk_chan_get_hz+0x28>)
    2eae:	885c      	ldrh	r4, [r3, #2]
    2eb0:	0524      	lsls	r4, r4, #20
    2eb2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2eb4:	4b05      	ldr	r3, [pc, #20]	; (2ecc <system_gclk_chan_get_hz+0x2c>)
    2eb6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2eb8:	0020      	movs	r0, r4
    2eba:	4b05      	ldr	r3, [pc, #20]	; (2ed0 <system_gclk_chan_get_hz+0x30>)
    2ebc:	4798      	blx	r3
}
    2ebe:	bd10      	pop	{r4, pc}
    2ec0:	000029d1 	.word	0x000029d1
    2ec4:	40000c02 	.word	0x40000c02
    2ec8:	40000c00 	.word	0x40000c00
    2ecc:	00002a11 	.word	0x00002a11
    2ed0:	00002d6d 	.word	0x00002d6d

00002ed4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2ed4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2ed6:	78d3      	ldrb	r3, [r2, #3]
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d135      	bne.n	2f48 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2edc:	7813      	ldrb	r3, [r2, #0]
    2ede:	2b80      	cmp	r3, #128	; 0x80
    2ee0:	d029      	beq.n	2f36 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2ee2:	061b      	lsls	r3, r3, #24
    2ee4:	2480      	movs	r4, #128	; 0x80
    2ee6:	0264      	lsls	r4, r4, #9
    2ee8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2eea:	7854      	ldrb	r4, [r2, #1]
    2eec:	2502      	movs	r5, #2
    2eee:	43ac      	bics	r4, r5
    2ef0:	d106      	bne.n	2f00 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2ef2:	7894      	ldrb	r4, [r2, #2]
    2ef4:	2c00      	cmp	r4, #0
    2ef6:	d120      	bne.n	2f3a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2ef8:	2480      	movs	r4, #128	; 0x80
    2efa:	02a4      	lsls	r4, r4, #10
    2efc:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2efe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f00:	7854      	ldrb	r4, [r2, #1]
    2f02:	3c01      	subs	r4, #1
    2f04:	2c01      	cmp	r4, #1
    2f06:	d91c      	bls.n	2f42 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f08:	040d      	lsls	r5, r1, #16
    2f0a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f0c:	24a0      	movs	r4, #160	; 0xa0
    2f0e:	05e4      	lsls	r4, r4, #23
    2f10:	432c      	orrs	r4, r5
    2f12:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f14:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f16:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f18:	24d0      	movs	r4, #208	; 0xd0
    2f1a:	0624      	lsls	r4, r4, #24
    2f1c:	432c      	orrs	r4, r5
    2f1e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f20:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2f22:	78d4      	ldrb	r4, [r2, #3]
    2f24:	2c00      	cmp	r4, #0
    2f26:	d122      	bne.n	2f6e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2f28:	035b      	lsls	r3, r3, #13
    2f2a:	d51c      	bpl.n	2f66 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2f2c:	7893      	ldrb	r3, [r2, #2]
    2f2e:	2b01      	cmp	r3, #1
    2f30:	d01e      	beq.n	2f70 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2f32:	6141      	str	r1, [r0, #20]
    2f34:	e017      	b.n	2f66 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2f36:	2300      	movs	r3, #0
    2f38:	e7d7      	b.n	2eea <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2f3a:	24c0      	movs	r4, #192	; 0xc0
    2f3c:	02e4      	lsls	r4, r4, #11
    2f3e:	4323      	orrs	r3, r4
    2f40:	e7dd      	b.n	2efe <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2f42:	4c0d      	ldr	r4, [pc, #52]	; (2f78 <_system_pinmux_config+0xa4>)
    2f44:	4023      	ands	r3, r4
    2f46:	e7df      	b.n	2f08 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2f48:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f4a:	040c      	lsls	r4, r1, #16
    2f4c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f4e:	23a0      	movs	r3, #160	; 0xa0
    2f50:	05db      	lsls	r3, r3, #23
    2f52:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f54:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f56:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f58:	23d0      	movs	r3, #208	; 0xd0
    2f5a:	061b      	lsls	r3, r3, #24
    2f5c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f5e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2f60:	78d3      	ldrb	r3, [r2, #3]
    2f62:	2b00      	cmp	r3, #0
    2f64:	d103      	bne.n	2f6e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f66:	7853      	ldrb	r3, [r2, #1]
    2f68:	3b01      	subs	r3, #1
    2f6a:	2b01      	cmp	r3, #1
    2f6c:	d902      	bls.n	2f74 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2f6e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2f70:	6181      	str	r1, [r0, #24]
    2f72:	e7f8      	b.n	2f66 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2f74:	6081      	str	r1, [r0, #8]
}
    2f76:	e7fa      	b.n	2f6e <_system_pinmux_config+0x9a>
    2f78:	fffbffff 	.word	0xfffbffff

00002f7c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2f7c:	b510      	push	{r4, lr}
    2f7e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2f80:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2f82:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2f84:	2900      	cmp	r1, #0
    2f86:	d104      	bne.n	2f92 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2f88:	0943      	lsrs	r3, r0, #5
    2f8a:	01db      	lsls	r3, r3, #7
    2f8c:	4905      	ldr	r1, [pc, #20]	; (2fa4 <system_pinmux_pin_set_config+0x28>)
    2f8e:	468c      	mov	ip, r1
    2f90:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2f92:	241f      	movs	r4, #31
    2f94:	4020      	ands	r0, r4
    2f96:	2101      	movs	r1, #1
    2f98:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2f9a:	0018      	movs	r0, r3
    2f9c:	4b02      	ldr	r3, [pc, #8]	; (2fa8 <system_pinmux_pin_set_config+0x2c>)
    2f9e:	4798      	blx	r3
}
    2fa0:	bd10      	pop	{r4, pc}
    2fa2:	46c0      	nop			; (mov r8, r8)
    2fa4:	41004400 	.word	0x41004400
    2fa8:	00002ed5 	.word	0x00002ed5

00002fac <system_pinmux_group_set_output_strength>:
 */
void system_pinmux_group_set_output_strength(
		PortGroup *const port,
		const uint32_t mask,
		const enum system_pinmux_pin_strength mode)
{
    2fac:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fae:	46c6      	mov	lr, r8
    2fb0:	b500      	push	{lr}
	Assert(port);

	for (int i = 0; i < 32; i++) {
    2fb2:	2300      	movs	r3, #0
		if (mask & (1UL << i)) {
    2fb4:	2601      	movs	r6, #1
			if (mode == SYSTEM_PINMUX_PIN_STRENGTH_HIGH) {
				port->PINCFG[i].reg |=  PORT_PINCFG_DRVSTR;
			} else {
				port->PINCFG[i].reg &= ~PORT_PINCFG_DRVSTR;
    2fb6:	2440      	movs	r4, #64	; 0x40
    2fb8:	46a0      	mov	r8, r4
				port->PINCFG[i].reg |=  PORT_PINCFG_DRVSTR;
    2fba:	46a4      	mov	ip, r4
    2fbc:	e009      	b.n	2fd2 <system_pinmux_group_set_output_strength+0x26>
    2fbe:	18c5      	adds	r5, r0, r3
    2fc0:	3540      	adds	r5, #64	; 0x40
    2fc2:	782c      	ldrb	r4, [r5, #0]
    2fc4:	4667      	mov	r7, ip
    2fc6:	433c      	orrs	r4, r7
    2fc8:	b2e4      	uxtb	r4, r4
    2fca:	702c      	strb	r4, [r5, #0]
	for (int i = 0; i < 32; i++) {
    2fcc:	3301      	adds	r3, #1
    2fce:	2b20      	cmp	r3, #32
    2fd0:	d00c      	beq.n	2fec <system_pinmux_group_set_output_strength+0x40>
		if (mask & (1UL << i)) {
    2fd2:	000c      	movs	r4, r1
    2fd4:	40dc      	lsrs	r4, r3
    2fd6:	4226      	tst	r6, r4
    2fd8:	d0f8      	beq.n	2fcc <system_pinmux_group_set_output_strength+0x20>
			if (mode == SYSTEM_PINMUX_PIN_STRENGTH_HIGH) {
    2fda:	2a01      	cmp	r2, #1
    2fdc:	d0ef      	beq.n	2fbe <system_pinmux_group_set_output_strength+0x12>
				port->PINCFG[i].reg &= ~PORT_PINCFG_DRVSTR;
    2fde:	18c4      	adds	r4, r0, r3
    2fe0:	3440      	adds	r4, #64	; 0x40
    2fe2:	7825      	ldrb	r5, [r4, #0]
    2fe4:	4647      	mov	r7, r8
    2fe6:	43bd      	bics	r5, r7
    2fe8:	7025      	strb	r5, [r4, #0]
    2fea:	e7ef      	b.n	2fcc <system_pinmux_group_set_output_strength+0x20>
			}
		}
	}
}
    2fec:	bc04      	pop	{r2}
    2fee:	4690      	mov	r8, r2
    2ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002ff2 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2ff2:	4770      	bx	lr

00002ff4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2ff4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2ff6:	4b05      	ldr	r3, [pc, #20]	; (300c <system_init+0x18>)
    2ff8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2ffa:	4b05      	ldr	r3, [pc, #20]	; (3010 <system_init+0x1c>)
    2ffc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2ffe:	4b05      	ldr	r3, [pc, #20]	; (3014 <system_init+0x20>)
    3000:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3002:	4b05      	ldr	r3, [pc, #20]	; (3018 <system_init+0x24>)
    3004:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3006:	4b05      	ldr	r3, [pc, #20]	; (301c <system_init+0x28>)
    3008:	4798      	blx	r3
}
    300a:	bd10      	pop	{r4, pc}
    300c:	00002bb5 	.word	0x00002bb5
    3010:	000029cd 	.word	0x000029cd
    3014:	00002ff3 	.word	0x00002ff3
    3018:	00000e5d 	.word	0x00000e5d
    301c:	00002ff3 	.word	0x00002ff3

00003020 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3020:	e7fe      	b.n	3020 <Dummy_Handler>
	...

00003024 <Reset_Handler>:
void Reset_Handler(void){
    3024:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    3026:	4a26      	ldr	r2, [pc, #152]	; (30c0 <Reset_Handler+0x9c>)
    3028:	4b26      	ldr	r3, [pc, #152]	; (30c4 <Reset_Handler+0xa0>)
    302a:	429a      	cmp	r2, r3
    302c:	d011      	beq.n	3052 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    302e:	001a      	movs	r2, r3
    3030:	4b25      	ldr	r3, [pc, #148]	; (30c8 <Reset_Handler+0xa4>)
    3032:	429a      	cmp	r2, r3
    3034:	d20d      	bcs.n	3052 <Reset_Handler+0x2e>
    3036:	4a25      	ldr	r2, [pc, #148]	; (30cc <Reset_Handler+0xa8>)
    3038:	3303      	adds	r3, #3
    303a:	1a9b      	subs	r3, r3, r2
    303c:	089b      	lsrs	r3, r3, #2
    303e:	3301      	adds	r3, #1
    3040:	009b      	lsls	r3, r3, #2
    3042:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3044:	481f      	ldr	r0, [pc, #124]	; (30c4 <Reset_Handler+0xa0>)
    3046:	491e      	ldr	r1, [pc, #120]	; (30c0 <Reset_Handler+0x9c>)
    3048:	588c      	ldr	r4, [r1, r2]
    304a:	5084      	str	r4, [r0, r2]
    304c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    304e:	429a      	cmp	r2, r3
    3050:	d1fa      	bne.n	3048 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    3052:	4a1f      	ldr	r2, [pc, #124]	; (30d0 <Reset_Handler+0xac>)
    3054:	4b1f      	ldr	r3, [pc, #124]	; (30d4 <Reset_Handler+0xb0>)
    3056:	429a      	cmp	r2, r3
    3058:	d20a      	bcs.n	3070 <Reset_Handler+0x4c>
    305a:	43d3      	mvns	r3, r2
    305c:	491d      	ldr	r1, [pc, #116]	; (30d4 <Reset_Handler+0xb0>)
    305e:	185b      	adds	r3, r3, r1
    3060:	2103      	movs	r1, #3
    3062:	438b      	bics	r3, r1
    3064:	3304      	adds	r3, #4
    3066:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    3068:	2100      	movs	r1, #0
    306a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    306c:	4293      	cmp	r3, r2
    306e:	d1fc      	bne.n	306a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3070:	4a19      	ldr	r2, [pc, #100]	; (30d8 <Reset_Handler+0xb4>)
    3072:	21ff      	movs	r1, #255	; 0xff
    3074:	4b19      	ldr	r3, [pc, #100]	; (30dc <Reset_Handler+0xb8>)
    3076:	438b      	bics	r3, r1
    3078:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    307a:	39fd      	subs	r1, #253	; 0xfd
    307c:	2390      	movs	r3, #144	; 0x90
    307e:	005b      	lsls	r3, r3, #1
    3080:	4a17      	ldr	r2, [pc, #92]	; (30e0 <Reset_Handler+0xbc>)
    3082:	50d1      	str	r1, [r2, r3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    3084:	4b17      	ldr	r3, [pc, #92]	; (30e4 <Reset_Handler+0xc0>)
    3086:	7b9a      	ldrb	r2, [r3, #14]
    3088:	312e      	adds	r1, #46	; 0x2e
    308a:	438a      	bics	r2, r1
    308c:	2120      	movs	r1, #32
    308e:	430a      	orrs	r2, r1
    3090:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3092:	7b9a      	ldrb	r2, [r3, #14]
    3094:	210c      	movs	r1, #12
    3096:	438a      	bics	r2, r1
    3098:	2108      	movs	r1, #8
    309a:	430a      	orrs	r2, r1
    309c:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    309e:	7b9a      	ldrb	r2, [r3, #14]
    30a0:	2103      	movs	r1, #3
    30a2:	438a      	bics	r2, r1
    30a4:	2102      	movs	r1, #2
    30a6:	430a      	orrs	r2, r1
    30a8:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    30aa:	4a0f      	ldr	r2, [pc, #60]	; (30e8 <Reset_Handler+0xc4>)
    30ac:	6853      	ldr	r3, [r2, #4]
    30ae:	2180      	movs	r1, #128	; 0x80
    30b0:	430b      	orrs	r3, r1
    30b2:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    30b4:	4b0d      	ldr	r3, [pc, #52]	; (30ec <Reset_Handler+0xc8>)
    30b6:	4798      	blx	r3
        main();
    30b8:	4b0d      	ldr	r3, [pc, #52]	; (30f0 <Reset_Handler+0xcc>)
    30ba:	4798      	blx	r3
    30bc:	e7fe      	b.n	30bc <Reset_Handler+0x98>
    30be:	46c0      	nop			; (mov r8, r8)
    30c0:	000037e0 	.word	0x000037e0
    30c4:	20000000 	.word	0x20000000
    30c8:	20000074 	.word	0x20000074
    30cc:	20000004 	.word	0x20000004
    30d0:	20000074 	.word	0x20000074
    30d4:	200003c8 	.word	0x200003c8
    30d8:	e000ed00 	.word	0xe000ed00
    30dc:	00000000 	.word	0x00000000
    30e0:	41007000 	.word	0x41007000
    30e4:	41004800 	.word	0x41004800
    30e8:	41004000 	.word	0x41004000
    30ec:	00003479 	.word	0x00003479
    30f0:	00003119 	.word	0x00003119

000030f4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    30f4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    30f6:	4a06      	ldr	r2, [pc, #24]	; (3110 <_sbrk+0x1c>)
    30f8:	6812      	ldr	r2, [r2, #0]
    30fa:	2a00      	cmp	r2, #0
    30fc:	d004      	beq.n	3108 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    30fe:	4a04      	ldr	r2, [pc, #16]	; (3110 <_sbrk+0x1c>)
    3100:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    3102:	18c3      	adds	r3, r0, r3
    3104:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    3106:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    3108:	4902      	ldr	r1, [pc, #8]	; (3114 <_sbrk+0x20>)
    310a:	4a01      	ldr	r2, [pc, #4]	; (3110 <_sbrk+0x1c>)
    310c:	6011      	str	r1, [r2, #0]
    310e:	e7f6      	b.n	30fe <_sbrk+0xa>
    3110:	200000dc 	.word	0x200000dc
    3114:	200007c8 	.word	0x200007c8

00003118 <main>:
{
	read_all_sensors();
}

int main (void)
{
    3118:	b570      	push	{r4, r5, r6, lr}
	system_init();
    311a:	4b0f      	ldr	r3, [pc, #60]	; (3158 <main+0x40>)
    311c:	4798      	blx	r3
	//cpu_irq_enable();
	delay_init();
    311e:	4b0f      	ldr	r3, [pc, #60]	; (315c <main+0x44>)
    3120:	4798      	blx	r3
	//spi_slave_init();
	//delay_cycles_ms(2000);
	LED_init();
    3122:	4b0f      	ldr	r3, [pc, #60]	; (3160 <main+0x48>)
    3124:	4798      	blx	r3
	ORB_init();
    3126:	4b0f      	ldr	r3, [pc, #60]	; (3164 <main+0x4c>)
    3128:	4798      	blx	r3
	sensor_init();
    312a:	4b0f      	ldr	r3, [pc, #60]	; (3168 <main+0x50>)
    312c:	4798      	blx	r3
	super_servo_init();
    312e:	4b0f      	ldr	r3, [pc, #60]	; (316c <main+0x54>)
    3130:	4798      	blx	r3
	//serial_init();
	enable_super_servo();
    3132:	4b0f      	ldr	r3, [pc, #60]	; (3170 <main+0x58>)
    3134:	4798      	blx	r3
	enable_ORB();
    3136:	4b0f      	ldr	r3, [pc, #60]	; (3174 <main+0x5c>)
    3138:	4798      	blx	r3
	enable_LED();
    313a:	4b0f      	ldr	r3, [pc, #60]	; (3178 <main+0x60>)
    313c:	4798      	blx	r3
	//enable_USART();
	//update_LEDS_single(0x31,0);
	//delay_cycles_ms(2000);
	spi_slave_init();
    313e:	4b0f      	ldr	r3, [pc, #60]	; (317c <main+0x64>)
    3140:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    3142:	4c0f      	ldr	r4, [pc, #60]	; (3180 <main+0x68>)
    3144:	2580      	movs	r5, #128	; 0x80
    3146:	052d      	lsls	r5, r5, #20
    3148:	002e      	movs	r6, r5
    314a:	61a6      	str	r6, [r4, #24]
	read_all_sensors();
    314c:	4b0d      	ldr	r3, [pc, #52]	; (3184 <main+0x6c>)
    314e:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3150:	6165      	str	r5, [r4, #20]
	while(1)
	{
		port_pin_set_output_level(PIN_PA27,true);
		sensor_check();
		port_pin_set_output_level(PIN_PA27,false);
		spi_main_loop();
    3152:	4b0d      	ldr	r3, [pc, #52]	; (3188 <main+0x70>)
    3154:	4798      	blx	r3
    3156:	e7f8      	b.n	314a <main+0x32>
    3158:	00002ff5 	.word	0x00002ff5
    315c:	000008d5 	.word	0x000008d5
    3160:	00002485 	.word	0x00002485
    3164:	000029a9 	.word	0x000029a9
    3168:	00001345 	.word	0x00001345
    316c:	00001401 	.word	0x00001401
    3170:	00001351 	.word	0x00001351
    3174:	000028d5 	.word	0x000028d5
    3178:	00002215 	.word	0x00002215
    317c:	0000086d 	.word	0x0000086d
    3180:	41004400 	.word	0x41004400
    3184:	000011d5 	.word	0x000011d5
    3188:	00000619 	.word	0x00000619

0000318c <__udivsi3>:
    318c:	2200      	movs	r2, #0
    318e:	0843      	lsrs	r3, r0, #1
    3190:	428b      	cmp	r3, r1
    3192:	d374      	bcc.n	327e <__udivsi3+0xf2>
    3194:	0903      	lsrs	r3, r0, #4
    3196:	428b      	cmp	r3, r1
    3198:	d35f      	bcc.n	325a <__udivsi3+0xce>
    319a:	0a03      	lsrs	r3, r0, #8
    319c:	428b      	cmp	r3, r1
    319e:	d344      	bcc.n	322a <__udivsi3+0x9e>
    31a0:	0b03      	lsrs	r3, r0, #12
    31a2:	428b      	cmp	r3, r1
    31a4:	d328      	bcc.n	31f8 <__udivsi3+0x6c>
    31a6:	0c03      	lsrs	r3, r0, #16
    31a8:	428b      	cmp	r3, r1
    31aa:	d30d      	bcc.n	31c8 <__udivsi3+0x3c>
    31ac:	22ff      	movs	r2, #255	; 0xff
    31ae:	0209      	lsls	r1, r1, #8
    31b0:	ba12      	rev	r2, r2
    31b2:	0c03      	lsrs	r3, r0, #16
    31b4:	428b      	cmp	r3, r1
    31b6:	d302      	bcc.n	31be <__udivsi3+0x32>
    31b8:	1212      	asrs	r2, r2, #8
    31ba:	0209      	lsls	r1, r1, #8
    31bc:	d065      	beq.n	328a <__udivsi3+0xfe>
    31be:	0b03      	lsrs	r3, r0, #12
    31c0:	428b      	cmp	r3, r1
    31c2:	d319      	bcc.n	31f8 <__udivsi3+0x6c>
    31c4:	e000      	b.n	31c8 <__udivsi3+0x3c>
    31c6:	0a09      	lsrs	r1, r1, #8
    31c8:	0bc3      	lsrs	r3, r0, #15
    31ca:	428b      	cmp	r3, r1
    31cc:	d301      	bcc.n	31d2 <__udivsi3+0x46>
    31ce:	03cb      	lsls	r3, r1, #15
    31d0:	1ac0      	subs	r0, r0, r3
    31d2:	4152      	adcs	r2, r2
    31d4:	0b83      	lsrs	r3, r0, #14
    31d6:	428b      	cmp	r3, r1
    31d8:	d301      	bcc.n	31de <__udivsi3+0x52>
    31da:	038b      	lsls	r3, r1, #14
    31dc:	1ac0      	subs	r0, r0, r3
    31de:	4152      	adcs	r2, r2
    31e0:	0b43      	lsrs	r3, r0, #13
    31e2:	428b      	cmp	r3, r1
    31e4:	d301      	bcc.n	31ea <__udivsi3+0x5e>
    31e6:	034b      	lsls	r3, r1, #13
    31e8:	1ac0      	subs	r0, r0, r3
    31ea:	4152      	adcs	r2, r2
    31ec:	0b03      	lsrs	r3, r0, #12
    31ee:	428b      	cmp	r3, r1
    31f0:	d301      	bcc.n	31f6 <__udivsi3+0x6a>
    31f2:	030b      	lsls	r3, r1, #12
    31f4:	1ac0      	subs	r0, r0, r3
    31f6:	4152      	adcs	r2, r2
    31f8:	0ac3      	lsrs	r3, r0, #11
    31fa:	428b      	cmp	r3, r1
    31fc:	d301      	bcc.n	3202 <__udivsi3+0x76>
    31fe:	02cb      	lsls	r3, r1, #11
    3200:	1ac0      	subs	r0, r0, r3
    3202:	4152      	adcs	r2, r2
    3204:	0a83      	lsrs	r3, r0, #10
    3206:	428b      	cmp	r3, r1
    3208:	d301      	bcc.n	320e <__udivsi3+0x82>
    320a:	028b      	lsls	r3, r1, #10
    320c:	1ac0      	subs	r0, r0, r3
    320e:	4152      	adcs	r2, r2
    3210:	0a43      	lsrs	r3, r0, #9
    3212:	428b      	cmp	r3, r1
    3214:	d301      	bcc.n	321a <__udivsi3+0x8e>
    3216:	024b      	lsls	r3, r1, #9
    3218:	1ac0      	subs	r0, r0, r3
    321a:	4152      	adcs	r2, r2
    321c:	0a03      	lsrs	r3, r0, #8
    321e:	428b      	cmp	r3, r1
    3220:	d301      	bcc.n	3226 <__udivsi3+0x9a>
    3222:	020b      	lsls	r3, r1, #8
    3224:	1ac0      	subs	r0, r0, r3
    3226:	4152      	adcs	r2, r2
    3228:	d2cd      	bcs.n	31c6 <__udivsi3+0x3a>
    322a:	09c3      	lsrs	r3, r0, #7
    322c:	428b      	cmp	r3, r1
    322e:	d301      	bcc.n	3234 <__udivsi3+0xa8>
    3230:	01cb      	lsls	r3, r1, #7
    3232:	1ac0      	subs	r0, r0, r3
    3234:	4152      	adcs	r2, r2
    3236:	0983      	lsrs	r3, r0, #6
    3238:	428b      	cmp	r3, r1
    323a:	d301      	bcc.n	3240 <__udivsi3+0xb4>
    323c:	018b      	lsls	r3, r1, #6
    323e:	1ac0      	subs	r0, r0, r3
    3240:	4152      	adcs	r2, r2
    3242:	0943      	lsrs	r3, r0, #5
    3244:	428b      	cmp	r3, r1
    3246:	d301      	bcc.n	324c <__udivsi3+0xc0>
    3248:	014b      	lsls	r3, r1, #5
    324a:	1ac0      	subs	r0, r0, r3
    324c:	4152      	adcs	r2, r2
    324e:	0903      	lsrs	r3, r0, #4
    3250:	428b      	cmp	r3, r1
    3252:	d301      	bcc.n	3258 <__udivsi3+0xcc>
    3254:	010b      	lsls	r3, r1, #4
    3256:	1ac0      	subs	r0, r0, r3
    3258:	4152      	adcs	r2, r2
    325a:	08c3      	lsrs	r3, r0, #3
    325c:	428b      	cmp	r3, r1
    325e:	d301      	bcc.n	3264 <__udivsi3+0xd8>
    3260:	00cb      	lsls	r3, r1, #3
    3262:	1ac0      	subs	r0, r0, r3
    3264:	4152      	adcs	r2, r2
    3266:	0883      	lsrs	r3, r0, #2
    3268:	428b      	cmp	r3, r1
    326a:	d301      	bcc.n	3270 <__udivsi3+0xe4>
    326c:	008b      	lsls	r3, r1, #2
    326e:	1ac0      	subs	r0, r0, r3
    3270:	4152      	adcs	r2, r2
    3272:	0843      	lsrs	r3, r0, #1
    3274:	428b      	cmp	r3, r1
    3276:	d301      	bcc.n	327c <__udivsi3+0xf0>
    3278:	004b      	lsls	r3, r1, #1
    327a:	1ac0      	subs	r0, r0, r3
    327c:	4152      	adcs	r2, r2
    327e:	1a41      	subs	r1, r0, r1
    3280:	d200      	bcs.n	3284 <__udivsi3+0xf8>
    3282:	4601      	mov	r1, r0
    3284:	4152      	adcs	r2, r2
    3286:	4610      	mov	r0, r2
    3288:	4770      	bx	lr
    328a:	e7ff      	b.n	328c <__udivsi3+0x100>
    328c:	b501      	push	{r0, lr}
    328e:	2000      	movs	r0, #0
    3290:	f000 f8f0 	bl	3474 <__aeabi_idiv0>
    3294:	bd02      	pop	{r1, pc}
    3296:	46c0      	nop			; (mov r8, r8)

00003298 <__aeabi_uidivmod>:
    3298:	2900      	cmp	r1, #0
    329a:	d0f7      	beq.n	328c <__udivsi3+0x100>
    329c:	e776      	b.n	318c <__udivsi3>
    329e:	4770      	bx	lr

000032a0 <__divsi3>:
    32a0:	4603      	mov	r3, r0
    32a2:	430b      	orrs	r3, r1
    32a4:	d47f      	bmi.n	33a6 <__divsi3+0x106>
    32a6:	2200      	movs	r2, #0
    32a8:	0843      	lsrs	r3, r0, #1
    32aa:	428b      	cmp	r3, r1
    32ac:	d374      	bcc.n	3398 <__divsi3+0xf8>
    32ae:	0903      	lsrs	r3, r0, #4
    32b0:	428b      	cmp	r3, r1
    32b2:	d35f      	bcc.n	3374 <__divsi3+0xd4>
    32b4:	0a03      	lsrs	r3, r0, #8
    32b6:	428b      	cmp	r3, r1
    32b8:	d344      	bcc.n	3344 <__divsi3+0xa4>
    32ba:	0b03      	lsrs	r3, r0, #12
    32bc:	428b      	cmp	r3, r1
    32be:	d328      	bcc.n	3312 <__divsi3+0x72>
    32c0:	0c03      	lsrs	r3, r0, #16
    32c2:	428b      	cmp	r3, r1
    32c4:	d30d      	bcc.n	32e2 <__divsi3+0x42>
    32c6:	22ff      	movs	r2, #255	; 0xff
    32c8:	0209      	lsls	r1, r1, #8
    32ca:	ba12      	rev	r2, r2
    32cc:	0c03      	lsrs	r3, r0, #16
    32ce:	428b      	cmp	r3, r1
    32d0:	d302      	bcc.n	32d8 <__divsi3+0x38>
    32d2:	1212      	asrs	r2, r2, #8
    32d4:	0209      	lsls	r1, r1, #8
    32d6:	d065      	beq.n	33a4 <__divsi3+0x104>
    32d8:	0b03      	lsrs	r3, r0, #12
    32da:	428b      	cmp	r3, r1
    32dc:	d319      	bcc.n	3312 <__divsi3+0x72>
    32de:	e000      	b.n	32e2 <__divsi3+0x42>
    32e0:	0a09      	lsrs	r1, r1, #8
    32e2:	0bc3      	lsrs	r3, r0, #15
    32e4:	428b      	cmp	r3, r1
    32e6:	d301      	bcc.n	32ec <__divsi3+0x4c>
    32e8:	03cb      	lsls	r3, r1, #15
    32ea:	1ac0      	subs	r0, r0, r3
    32ec:	4152      	adcs	r2, r2
    32ee:	0b83      	lsrs	r3, r0, #14
    32f0:	428b      	cmp	r3, r1
    32f2:	d301      	bcc.n	32f8 <__divsi3+0x58>
    32f4:	038b      	lsls	r3, r1, #14
    32f6:	1ac0      	subs	r0, r0, r3
    32f8:	4152      	adcs	r2, r2
    32fa:	0b43      	lsrs	r3, r0, #13
    32fc:	428b      	cmp	r3, r1
    32fe:	d301      	bcc.n	3304 <__divsi3+0x64>
    3300:	034b      	lsls	r3, r1, #13
    3302:	1ac0      	subs	r0, r0, r3
    3304:	4152      	adcs	r2, r2
    3306:	0b03      	lsrs	r3, r0, #12
    3308:	428b      	cmp	r3, r1
    330a:	d301      	bcc.n	3310 <__divsi3+0x70>
    330c:	030b      	lsls	r3, r1, #12
    330e:	1ac0      	subs	r0, r0, r3
    3310:	4152      	adcs	r2, r2
    3312:	0ac3      	lsrs	r3, r0, #11
    3314:	428b      	cmp	r3, r1
    3316:	d301      	bcc.n	331c <__divsi3+0x7c>
    3318:	02cb      	lsls	r3, r1, #11
    331a:	1ac0      	subs	r0, r0, r3
    331c:	4152      	adcs	r2, r2
    331e:	0a83      	lsrs	r3, r0, #10
    3320:	428b      	cmp	r3, r1
    3322:	d301      	bcc.n	3328 <__divsi3+0x88>
    3324:	028b      	lsls	r3, r1, #10
    3326:	1ac0      	subs	r0, r0, r3
    3328:	4152      	adcs	r2, r2
    332a:	0a43      	lsrs	r3, r0, #9
    332c:	428b      	cmp	r3, r1
    332e:	d301      	bcc.n	3334 <__divsi3+0x94>
    3330:	024b      	lsls	r3, r1, #9
    3332:	1ac0      	subs	r0, r0, r3
    3334:	4152      	adcs	r2, r2
    3336:	0a03      	lsrs	r3, r0, #8
    3338:	428b      	cmp	r3, r1
    333a:	d301      	bcc.n	3340 <__divsi3+0xa0>
    333c:	020b      	lsls	r3, r1, #8
    333e:	1ac0      	subs	r0, r0, r3
    3340:	4152      	adcs	r2, r2
    3342:	d2cd      	bcs.n	32e0 <__divsi3+0x40>
    3344:	09c3      	lsrs	r3, r0, #7
    3346:	428b      	cmp	r3, r1
    3348:	d301      	bcc.n	334e <__divsi3+0xae>
    334a:	01cb      	lsls	r3, r1, #7
    334c:	1ac0      	subs	r0, r0, r3
    334e:	4152      	adcs	r2, r2
    3350:	0983      	lsrs	r3, r0, #6
    3352:	428b      	cmp	r3, r1
    3354:	d301      	bcc.n	335a <__divsi3+0xba>
    3356:	018b      	lsls	r3, r1, #6
    3358:	1ac0      	subs	r0, r0, r3
    335a:	4152      	adcs	r2, r2
    335c:	0943      	lsrs	r3, r0, #5
    335e:	428b      	cmp	r3, r1
    3360:	d301      	bcc.n	3366 <__divsi3+0xc6>
    3362:	014b      	lsls	r3, r1, #5
    3364:	1ac0      	subs	r0, r0, r3
    3366:	4152      	adcs	r2, r2
    3368:	0903      	lsrs	r3, r0, #4
    336a:	428b      	cmp	r3, r1
    336c:	d301      	bcc.n	3372 <__divsi3+0xd2>
    336e:	010b      	lsls	r3, r1, #4
    3370:	1ac0      	subs	r0, r0, r3
    3372:	4152      	adcs	r2, r2
    3374:	08c3      	lsrs	r3, r0, #3
    3376:	428b      	cmp	r3, r1
    3378:	d301      	bcc.n	337e <__divsi3+0xde>
    337a:	00cb      	lsls	r3, r1, #3
    337c:	1ac0      	subs	r0, r0, r3
    337e:	4152      	adcs	r2, r2
    3380:	0883      	lsrs	r3, r0, #2
    3382:	428b      	cmp	r3, r1
    3384:	d301      	bcc.n	338a <__divsi3+0xea>
    3386:	008b      	lsls	r3, r1, #2
    3388:	1ac0      	subs	r0, r0, r3
    338a:	4152      	adcs	r2, r2
    338c:	0843      	lsrs	r3, r0, #1
    338e:	428b      	cmp	r3, r1
    3390:	d301      	bcc.n	3396 <__divsi3+0xf6>
    3392:	004b      	lsls	r3, r1, #1
    3394:	1ac0      	subs	r0, r0, r3
    3396:	4152      	adcs	r2, r2
    3398:	1a41      	subs	r1, r0, r1
    339a:	d200      	bcs.n	339e <__divsi3+0xfe>
    339c:	4601      	mov	r1, r0
    339e:	4152      	adcs	r2, r2
    33a0:	4610      	mov	r0, r2
    33a2:	4770      	bx	lr
    33a4:	e05d      	b.n	3462 <__divsi3+0x1c2>
    33a6:	0fca      	lsrs	r2, r1, #31
    33a8:	d000      	beq.n	33ac <__divsi3+0x10c>
    33aa:	4249      	negs	r1, r1
    33ac:	1003      	asrs	r3, r0, #32
    33ae:	d300      	bcc.n	33b2 <__divsi3+0x112>
    33b0:	4240      	negs	r0, r0
    33b2:	4053      	eors	r3, r2
    33b4:	2200      	movs	r2, #0
    33b6:	469c      	mov	ip, r3
    33b8:	0903      	lsrs	r3, r0, #4
    33ba:	428b      	cmp	r3, r1
    33bc:	d32d      	bcc.n	341a <__divsi3+0x17a>
    33be:	0a03      	lsrs	r3, r0, #8
    33c0:	428b      	cmp	r3, r1
    33c2:	d312      	bcc.n	33ea <__divsi3+0x14a>
    33c4:	22fc      	movs	r2, #252	; 0xfc
    33c6:	0189      	lsls	r1, r1, #6
    33c8:	ba12      	rev	r2, r2
    33ca:	0a03      	lsrs	r3, r0, #8
    33cc:	428b      	cmp	r3, r1
    33ce:	d30c      	bcc.n	33ea <__divsi3+0x14a>
    33d0:	0189      	lsls	r1, r1, #6
    33d2:	1192      	asrs	r2, r2, #6
    33d4:	428b      	cmp	r3, r1
    33d6:	d308      	bcc.n	33ea <__divsi3+0x14a>
    33d8:	0189      	lsls	r1, r1, #6
    33da:	1192      	asrs	r2, r2, #6
    33dc:	428b      	cmp	r3, r1
    33de:	d304      	bcc.n	33ea <__divsi3+0x14a>
    33e0:	0189      	lsls	r1, r1, #6
    33e2:	d03a      	beq.n	345a <__divsi3+0x1ba>
    33e4:	1192      	asrs	r2, r2, #6
    33e6:	e000      	b.n	33ea <__divsi3+0x14a>
    33e8:	0989      	lsrs	r1, r1, #6
    33ea:	09c3      	lsrs	r3, r0, #7
    33ec:	428b      	cmp	r3, r1
    33ee:	d301      	bcc.n	33f4 <__divsi3+0x154>
    33f0:	01cb      	lsls	r3, r1, #7
    33f2:	1ac0      	subs	r0, r0, r3
    33f4:	4152      	adcs	r2, r2
    33f6:	0983      	lsrs	r3, r0, #6
    33f8:	428b      	cmp	r3, r1
    33fa:	d301      	bcc.n	3400 <__divsi3+0x160>
    33fc:	018b      	lsls	r3, r1, #6
    33fe:	1ac0      	subs	r0, r0, r3
    3400:	4152      	adcs	r2, r2
    3402:	0943      	lsrs	r3, r0, #5
    3404:	428b      	cmp	r3, r1
    3406:	d301      	bcc.n	340c <__divsi3+0x16c>
    3408:	014b      	lsls	r3, r1, #5
    340a:	1ac0      	subs	r0, r0, r3
    340c:	4152      	adcs	r2, r2
    340e:	0903      	lsrs	r3, r0, #4
    3410:	428b      	cmp	r3, r1
    3412:	d301      	bcc.n	3418 <__divsi3+0x178>
    3414:	010b      	lsls	r3, r1, #4
    3416:	1ac0      	subs	r0, r0, r3
    3418:	4152      	adcs	r2, r2
    341a:	08c3      	lsrs	r3, r0, #3
    341c:	428b      	cmp	r3, r1
    341e:	d301      	bcc.n	3424 <__divsi3+0x184>
    3420:	00cb      	lsls	r3, r1, #3
    3422:	1ac0      	subs	r0, r0, r3
    3424:	4152      	adcs	r2, r2
    3426:	0883      	lsrs	r3, r0, #2
    3428:	428b      	cmp	r3, r1
    342a:	d301      	bcc.n	3430 <__divsi3+0x190>
    342c:	008b      	lsls	r3, r1, #2
    342e:	1ac0      	subs	r0, r0, r3
    3430:	4152      	adcs	r2, r2
    3432:	d2d9      	bcs.n	33e8 <__divsi3+0x148>
    3434:	0843      	lsrs	r3, r0, #1
    3436:	428b      	cmp	r3, r1
    3438:	d301      	bcc.n	343e <__divsi3+0x19e>
    343a:	004b      	lsls	r3, r1, #1
    343c:	1ac0      	subs	r0, r0, r3
    343e:	4152      	adcs	r2, r2
    3440:	1a41      	subs	r1, r0, r1
    3442:	d200      	bcs.n	3446 <__divsi3+0x1a6>
    3444:	4601      	mov	r1, r0
    3446:	4663      	mov	r3, ip
    3448:	4152      	adcs	r2, r2
    344a:	105b      	asrs	r3, r3, #1
    344c:	4610      	mov	r0, r2
    344e:	d301      	bcc.n	3454 <__divsi3+0x1b4>
    3450:	4240      	negs	r0, r0
    3452:	2b00      	cmp	r3, #0
    3454:	d500      	bpl.n	3458 <__divsi3+0x1b8>
    3456:	4249      	negs	r1, r1
    3458:	4770      	bx	lr
    345a:	4663      	mov	r3, ip
    345c:	105b      	asrs	r3, r3, #1
    345e:	d300      	bcc.n	3462 <__divsi3+0x1c2>
    3460:	4240      	negs	r0, r0
    3462:	b501      	push	{r0, lr}
    3464:	2000      	movs	r0, #0
    3466:	f000 f805 	bl	3474 <__aeabi_idiv0>
    346a:	bd02      	pop	{r1, pc}

0000346c <__aeabi_idivmod>:
    346c:	2900      	cmp	r1, #0
    346e:	d0f8      	beq.n	3462 <__divsi3+0x1c2>
    3470:	e716      	b.n	32a0 <__divsi3>
    3472:	4770      	bx	lr

00003474 <__aeabi_idiv0>:
    3474:	4770      	bx	lr
    3476:	46c0      	nop			; (mov r8, r8)

00003478 <__libc_init_array>:
    3478:	b570      	push	{r4, r5, r6, lr}
    347a:	2600      	movs	r6, #0
    347c:	4d0c      	ldr	r5, [pc, #48]	; (34b0 <__libc_init_array+0x38>)
    347e:	4c0d      	ldr	r4, [pc, #52]	; (34b4 <__libc_init_array+0x3c>)
    3480:	1b64      	subs	r4, r4, r5
    3482:	10a4      	asrs	r4, r4, #2
    3484:	42a6      	cmp	r6, r4
    3486:	d109      	bne.n	349c <__libc_init_array+0x24>
    3488:	2600      	movs	r6, #0
    348a:	f000 f999 	bl	37c0 <_init>
    348e:	4d0a      	ldr	r5, [pc, #40]	; (34b8 <__libc_init_array+0x40>)
    3490:	4c0a      	ldr	r4, [pc, #40]	; (34bc <__libc_init_array+0x44>)
    3492:	1b64      	subs	r4, r4, r5
    3494:	10a4      	asrs	r4, r4, #2
    3496:	42a6      	cmp	r6, r4
    3498:	d105      	bne.n	34a6 <__libc_init_array+0x2e>
    349a:	bd70      	pop	{r4, r5, r6, pc}
    349c:	00b3      	lsls	r3, r6, #2
    349e:	58eb      	ldr	r3, [r5, r3]
    34a0:	4798      	blx	r3
    34a2:	3601      	adds	r6, #1
    34a4:	e7ee      	b.n	3484 <__libc_init_array+0xc>
    34a6:	00b3      	lsls	r3, r6, #2
    34a8:	58eb      	ldr	r3, [r5, r3]
    34aa:	4798      	blx	r3
    34ac:	3601      	adds	r6, #1
    34ae:	e7f2      	b.n	3496 <__libc_init_array+0x1e>
    34b0:	000037cc 	.word	0x000037cc
    34b4:	000037cc 	.word	0x000037cc
    34b8:	000037cc 	.word	0x000037cc
    34bc:	000037d0 	.word	0x000037d0

000034c0 <malloc>:
    34c0:	b510      	push	{r4, lr}
    34c2:	4b03      	ldr	r3, [pc, #12]	; (34d0 <malloc+0x10>)
    34c4:	0001      	movs	r1, r0
    34c6:	6818      	ldr	r0, [r3, #0]
    34c8:	f000 f816 	bl	34f8 <_malloc_r>
    34cc:	bd10      	pop	{r4, pc}
    34ce:	46c0      	nop			; (mov r8, r8)
    34d0:	20000010 	.word	0x20000010

000034d4 <memcpy>:
    34d4:	2300      	movs	r3, #0
    34d6:	b510      	push	{r4, lr}
    34d8:	429a      	cmp	r2, r3
    34da:	d100      	bne.n	34de <memcpy+0xa>
    34dc:	bd10      	pop	{r4, pc}
    34de:	5ccc      	ldrb	r4, [r1, r3]
    34e0:	54c4      	strb	r4, [r0, r3]
    34e2:	3301      	adds	r3, #1
    34e4:	e7f8      	b.n	34d8 <memcpy+0x4>

000034e6 <memset>:
    34e6:	0003      	movs	r3, r0
    34e8:	1882      	adds	r2, r0, r2
    34ea:	4293      	cmp	r3, r2
    34ec:	d100      	bne.n	34f0 <memset+0xa>
    34ee:	4770      	bx	lr
    34f0:	7019      	strb	r1, [r3, #0]
    34f2:	3301      	adds	r3, #1
    34f4:	e7f9      	b.n	34ea <memset+0x4>
	...

000034f8 <_malloc_r>:
    34f8:	2303      	movs	r3, #3
    34fa:	b570      	push	{r4, r5, r6, lr}
    34fc:	1ccd      	adds	r5, r1, #3
    34fe:	439d      	bics	r5, r3
    3500:	3508      	adds	r5, #8
    3502:	0006      	movs	r6, r0
    3504:	2d0c      	cmp	r5, #12
    3506:	d21e      	bcs.n	3546 <_malloc_r+0x4e>
    3508:	250c      	movs	r5, #12
    350a:	42a9      	cmp	r1, r5
    350c:	d81d      	bhi.n	354a <_malloc_r+0x52>
    350e:	0030      	movs	r0, r6
    3510:	f000 f862 	bl	35d8 <__malloc_lock>
    3514:	4a25      	ldr	r2, [pc, #148]	; (35ac <_malloc_r+0xb4>)
    3516:	6814      	ldr	r4, [r2, #0]
    3518:	0021      	movs	r1, r4
    351a:	2900      	cmp	r1, #0
    351c:	d119      	bne.n	3552 <_malloc_r+0x5a>
    351e:	4c24      	ldr	r4, [pc, #144]	; (35b0 <_malloc_r+0xb8>)
    3520:	6823      	ldr	r3, [r4, #0]
    3522:	2b00      	cmp	r3, #0
    3524:	d103      	bne.n	352e <_malloc_r+0x36>
    3526:	0030      	movs	r0, r6
    3528:	f000 f844 	bl	35b4 <_sbrk_r>
    352c:	6020      	str	r0, [r4, #0]
    352e:	0029      	movs	r1, r5
    3530:	0030      	movs	r0, r6
    3532:	f000 f83f 	bl	35b4 <_sbrk_r>
    3536:	1c43      	adds	r3, r0, #1
    3538:	d12c      	bne.n	3594 <_malloc_r+0x9c>
    353a:	230c      	movs	r3, #12
    353c:	0030      	movs	r0, r6
    353e:	6033      	str	r3, [r6, #0]
    3540:	f000 f84b 	bl	35da <__malloc_unlock>
    3544:	e003      	b.n	354e <_malloc_r+0x56>
    3546:	2d00      	cmp	r5, #0
    3548:	dadf      	bge.n	350a <_malloc_r+0x12>
    354a:	230c      	movs	r3, #12
    354c:	6033      	str	r3, [r6, #0]
    354e:	2000      	movs	r0, #0
    3550:	bd70      	pop	{r4, r5, r6, pc}
    3552:	680b      	ldr	r3, [r1, #0]
    3554:	1b5b      	subs	r3, r3, r5
    3556:	d41a      	bmi.n	358e <_malloc_r+0x96>
    3558:	2b0b      	cmp	r3, #11
    355a:	d903      	bls.n	3564 <_malloc_r+0x6c>
    355c:	600b      	str	r3, [r1, #0]
    355e:	18cc      	adds	r4, r1, r3
    3560:	6025      	str	r5, [r4, #0]
    3562:	e003      	b.n	356c <_malloc_r+0x74>
    3564:	428c      	cmp	r4, r1
    3566:	d10e      	bne.n	3586 <_malloc_r+0x8e>
    3568:	6863      	ldr	r3, [r4, #4]
    356a:	6013      	str	r3, [r2, #0]
    356c:	0030      	movs	r0, r6
    356e:	f000 f834 	bl	35da <__malloc_unlock>
    3572:	0020      	movs	r0, r4
    3574:	2207      	movs	r2, #7
    3576:	300b      	adds	r0, #11
    3578:	1d23      	adds	r3, r4, #4
    357a:	4390      	bics	r0, r2
    357c:	1ac3      	subs	r3, r0, r3
    357e:	d0e7      	beq.n	3550 <_malloc_r+0x58>
    3580:	425a      	negs	r2, r3
    3582:	50e2      	str	r2, [r4, r3]
    3584:	e7e4      	b.n	3550 <_malloc_r+0x58>
    3586:	684b      	ldr	r3, [r1, #4]
    3588:	6063      	str	r3, [r4, #4]
    358a:	000c      	movs	r4, r1
    358c:	e7ee      	b.n	356c <_malloc_r+0x74>
    358e:	000c      	movs	r4, r1
    3590:	6849      	ldr	r1, [r1, #4]
    3592:	e7c2      	b.n	351a <_malloc_r+0x22>
    3594:	2303      	movs	r3, #3
    3596:	1cc4      	adds	r4, r0, #3
    3598:	439c      	bics	r4, r3
    359a:	42a0      	cmp	r0, r4
    359c:	d0e0      	beq.n	3560 <_malloc_r+0x68>
    359e:	1a21      	subs	r1, r4, r0
    35a0:	0030      	movs	r0, r6
    35a2:	f000 f807 	bl	35b4 <_sbrk_r>
    35a6:	1c43      	adds	r3, r0, #1
    35a8:	d1da      	bne.n	3560 <_malloc_r+0x68>
    35aa:	e7c6      	b.n	353a <_malloc_r+0x42>
    35ac:	200000e8 	.word	0x200000e8
    35b0:	200000ec 	.word	0x200000ec

000035b4 <_sbrk_r>:
    35b4:	2300      	movs	r3, #0
    35b6:	b570      	push	{r4, r5, r6, lr}
    35b8:	4c06      	ldr	r4, [pc, #24]	; (35d4 <_sbrk_r+0x20>)
    35ba:	0005      	movs	r5, r0
    35bc:	0008      	movs	r0, r1
    35be:	6023      	str	r3, [r4, #0]
    35c0:	f7ff fd98 	bl	30f4 <_sbrk>
    35c4:	1c43      	adds	r3, r0, #1
    35c6:	d103      	bne.n	35d0 <_sbrk_r+0x1c>
    35c8:	6823      	ldr	r3, [r4, #0]
    35ca:	2b00      	cmp	r3, #0
    35cc:	d000      	beq.n	35d0 <_sbrk_r+0x1c>
    35ce:	602b      	str	r3, [r5, #0]
    35d0:	bd70      	pop	{r4, r5, r6, pc}
    35d2:	46c0      	nop			; (mov r8, r8)
    35d4:	200003c4 	.word	0x200003c4

000035d8 <__malloc_lock>:
    35d8:	4770      	bx	lr

000035da <__malloc_unlock>:
    35da:	4770      	bx	lr
    35dc:	00000684 	.word	0x00000684
    35e0:	00000652 	.word	0x00000652
    35e4:	00000652 	.word	0x00000652
    35e8:	00000692 	.word	0x00000692
    35ec:	000006a0 	.word	0x000006a0
    35f0:	000006b6 	.word	0x000006b6
    35f4:	000006cc 	.word	0x000006cc
    35f8:	000006da 	.word	0x000006da
    35fc:	000006e8 	.word	0x000006e8
    3600:	000006f6 	.word	0x000006f6
    3604:	00000704 	.word	0x00000704
    3608:	00000744 	.word	0x00000744
    360c:	00000b26 	.word	0x00000b26
    3610:	00000d72 	.word	0x00000d72
    3614:	00000d72 	.word	0x00000d72
    3618:	00000d72 	.word	0x00000d72
    361c:	00000d72 	.word	0x00000d72
    3620:	00000d72 	.word	0x00000d72
    3624:	00000d72 	.word	0x00000d72
    3628:	00000d72 	.word	0x00000d72
    362c:	00000d72 	.word	0x00000d72
    3630:	00000d72 	.word	0x00000d72
    3634:	00000d72 	.word	0x00000d72
    3638:	00000d72 	.word	0x00000d72
    363c:	00000d72 	.word	0x00000d72
    3640:	00000d72 	.word	0x00000d72
    3644:	00000d72 	.word	0x00000d72
    3648:	00000d72 	.word	0x00000d72
    364c:	00000b0e 	.word	0x00000b0e
    3650:	00000d72 	.word	0x00000d72
    3654:	00000d72 	.word	0x00000d72
    3658:	00000d72 	.word	0x00000d72
    365c:	00000d72 	.word	0x00000d72
    3660:	00000d72 	.word	0x00000d72
    3664:	00000d72 	.word	0x00000d72
    3668:	00000d72 	.word	0x00000d72
    366c:	00000d72 	.word	0x00000d72
    3670:	00000d72 	.word	0x00000d72
    3674:	00000d72 	.word	0x00000d72
    3678:	00000d72 	.word	0x00000d72
    367c:	00000d72 	.word	0x00000d72
    3680:	00000d72 	.word	0x00000d72
    3684:	00000d72 	.word	0x00000d72
    3688:	00000d72 	.word	0x00000d72
    368c:	00000b1e 	.word	0x00000b1e
    3690:	00000d72 	.word	0x00000d72
    3694:	00000d72 	.word	0x00000d72
    3698:	00000d72 	.word	0x00000d72
    369c:	00000d72 	.word	0x00000d72
    36a0:	00000d72 	.word	0x00000d72
    36a4:	00000d72 	.word	0x00000d72
    36a8:	00000d72 	.word	0x00000d72
    36ac:	00000d72 	.word	0x00000d72
    36b0:	00000d72 	.word	0x00000d72
    36b4:	00000d72 	.word	0x00000d72
    36b8:	00000d72 	.word	0x00000d72
    36bc:	00000d72 	.word	0x00000d72
    36c0:	00000d72 	.word	0x00000d72
    36c4:	00000d72 	.word	0x00000d72
    36c8:	00000d72 	.word	0x00000d72
    36cc:	00000b16 	.word	0x00000b16
    36d0:	00000b2e 	.word	0x00000b2e
    36d4:	00000af6 	.word	0x00000af6
    36d8:	00000b06 	.word	0x00000b06
    36dc:	00000afe 	.word	0x00000afe
    36e0:	00000002 	.word	0x00000002
    36e4:	00000003 	.word	0x00000003
    36e8:	00000004 	.word	0x00000004
    36ec:	00000005 	.word	0x00000005
    36f0:	00000006 	.word	0x00000006
    36f4:	00000007 	.word	0x00000007
    36f8:	0000000e 	.word	0x0000000e
    36fc:	0000000f 	.word	0x0000000f
    3700:	0000000a 	.word	0x0000000a
    3704:	0000000b 	.word	0x0000000b
    3708:	0000ffff 	.word	0x0000ffff
    370c:	0000ffff 	.word	0x0000ffff
    3710:	0000ffff 	.word	0x0000ffff
    3714:	0000ffff 	.word	0x0000ffff
    3718:	0000ffff 	.word	0x0000ffff
    371c:	0000ffff 	.word	0x0000ffff
    3720:	0000ffff 	.word	0x0000ffff
    3724:	0000ffff 	.word	0x0000ffff
    3728:	0000ffff 	.word	0x0000ffff
    372c:	0000ffff 	.word	0x0000ffff
    3730:	42000800 	.word	0x42000800
    3734:	42000c00 	.word	0x42000c00
    3738:	42001000 	.word	0x42001000

0000373c <sensor_analog_inputs>:
    373c:	00080906                                ....

00003740 <_tcc_intflag>:
    3740:	00000001 00000002 00000004 00000008     ................
    3750:	00001000 00002000 00004000 00008000     ..... ...@......
    3760:	00010000 00020000 00040000 00080000     ................

00003770 <tc_interrupt_vectors.12355>:
    3770:	00000e0d                                ....

00003774 <tc_interrupt_vectors.12355>:
    3774:	00000e0d 00002a52 00002a4e 00002a4e     ....R*..N*..N*..
    3784:	00002ab0 00002ab0 00002a66 00002a58     .*...*..f*..X*..
    3794:	00002a6c 00002a9e 00002b38 00002b18     l*...*..8+...+..
    37a4:	00002b18 00002ba4 00002b2a 00002b46     .+...+..*+..F+..
    37b4:	00002b1c 00002b54 00002b94              .+..T+...+..

000037c0 <_init>:
    37c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37c2:	46c0      	nop			; (mov r8, r8)
    37c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    37c6:	bc08      	pop	{r3}
    37c8:	469e      	mov	lr, r3
    37ca:	4770      	bx	lr

000037cc <__init_array_start>:
    37cc:	000000b5 	.word	0x000000b5

000037d0 <_fini>:
    37d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37d2:	46c0      	nop			; (mov r8, r8)
    37d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    37d6:	bc08      	pop	{r3}
    37d8:	469e      	mov	lr, r3
    37da:	4770      	bx	lr

000037dc <__fini_array_start>:
    37dc:	0000008d 	.word	0x0000008d
