Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b8e6199a1b8046a68a2e07550ac7daa7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_cjm_fa_useip_behav xil_defaultlib.sim_cjm_fa_useip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.halfadder_0
Compiling module xil_defaultlib.cjm_fa_useip
Compiling module xil_defaultlib.sim_cjm_fa_useip
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cjm_fa_useip_behav
