Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2453
design__instance__area,22621.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,20
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023603469599038363
power__switching__total,0.0021458687260746956
power__leakage__total,2.2706984736942104E-8
power__total,0.004506238270550966
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3063228923886327
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3063228923886327
timing__hold__ws__corner:nom_tt_025C_1v80,0.29583625275737774
timing__setup__ws__corner:nom_tt_025C_1v80,13.619878943498417
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.295836
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,21.635242
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,20
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.33669865071261335
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.33669865071261335
timing__hold__ws__corner:nom_ss_100C_1v60,0.8311760404094547
timing__setup__ws__corner:nom_ss_100C_1v60,8.765514784340837
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.831176
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.955391
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,20
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29284672737884443
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29284672737884443
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09938983251063954
timing__setup__ws__corner:nom_ff_n40C_1v95,14.049578786923659
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.099390
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.850006
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,49
design__max_fanout_violation__count,20
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28873657060313646
clock__skew__worst_setup,0.28873657060313646
timing__hold__ws,0.09598833111159197
timing__setup__ws,8.634250891980958
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095988
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.883453
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2453
design__instance__area__stdcell,22621.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.660384
design__instance__utilization__stdcell,0.660384
design__instance__count__class:buffer,17
design__instance__count__class:inverter,49
design__instance__count__class:sequential_cell,314
design__instance__count__class:multi_input_combinational_cell,1266
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1994
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,49361.8
design__violations,0
design__instance__count__class:timing_repair_buffer,298
design__instance__count__class:clock_buffer,33
design__instance__count__class:clock_inverter,19
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,146
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1991
route__net__special,2
route__drc_errors__iter:1,979
route__wirelength__iter:1,59117
route__drc_errors__iter:2,481
route__wirelength__iter:2,58640
route__drc_errors__iter:3,464
route__wirelength__iter:3,58520
route__drc_errors__iter:4,30
route__wirelength__iter:4,58439
route__drc_errors__iter:5,8
route__wirelength__iter:5,58402
route__drc_errors__iter:6,0
route__wirelength__iter:6,58403
route__drc_errors,0
route__wirelength,58403
route__vias,15648
route__vias__singlecut,15648
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,470.66
timing__unannotated_net__count__corner:nom_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,20
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3005824285663057
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3005824285663057
timing__hold__ws__corner:min_tt_025C_1v80,0.29148984051534776
timing__setup__ws__corner:min_tt_025C_1v80,13.642170446106498
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.291490
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,21.666687
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,15
design__max_fanout_violation__count__corner:min_ss_100C_1v60,20
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32846179483766264
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.32846179483766264
timing__hold__ws__corner:min_ss_100C_1v60,0.8202738720439062
timing__setup__ws__corner:min_ss_100C_1v60,8.880601394506773
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.820274
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.010746
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,20
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28873657060313646
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28873657060313646
timing__hold__ws__corner:min_ff_n40C_1v95,0.09598833111159197
timing__setup__ws__corner:min_ff_n40C_1v95,14.065021545543736
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.095988
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.891460
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,20
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.31355244288485246
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.31355244288485246
timing__hold__ws__corner:max_tt_025C_1v80,0.30002889910614833
timing__setup__ws__corner:max_tt_025C_1v80,13.598308641787531
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.300029
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,21.595572
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,41
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,49
design__max_fanout_violation__count__corner:max_ss_100C_1v60,20
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.34751166816676304
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.34751166816676304
timing__hold__ws__corner:max_ss_100C_1v60,0.8404164269047458
timing__setup__ws__corner:max_ss_100C_1v60,8.634250891980958
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.840416
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.883453
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,41
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,20
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2984963194440358
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2984963194440358
timing__hold__ws__corner:max_ff_n40C_1v95,0.10237505577483078
timing__setup__ws__corner:max_ff_n40C_1v95,14.034951376115927
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.102375
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.803509
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,41
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,41
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000127485
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000137058
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000372607
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000137058
design_powergrid__voltage__worst,0.000137058
design_powergrid__voltage__worst__net:VPWR,1.79987
design_powergrid__drop__worst,0.000137058
design_powergrid__drop__worst__net:VPWR,0.000127485
design_powergrid__voltage__worst__net:VGND,0.000137058
design_powergrid__drop__worst__net:VGND,0.000137058
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000380000000000000020920765120280293558607809245586395263671875
ir__drop__worst,0.0001269999999999999970058672804640309550450183451175689697265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
