[module0]
name="edgeInter"
group="chipsort"
author=""
blockText="edgeInter"
comment="自动生成的模块"

