library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ShiftRegister_Demo is
	
	port( CLOCK_50 : in std_logic;
			SW : in std_logic;
			LEDR : std_logic_vector(7 downto 0));
			
end ShiftRegister_Demo;

architecture RTL of ShiftRegister_Demo is
	signal clk1Hz : std_logic;
	
begin
	
	divisor : 	entity work.ClkDividerN(Behavioral)
					generic map(divFactor => 50_000_000)
					port map(clkIn => CLOCK_50,
								clk1Hz);
								
	registo : entity work.ShiftRegisterN(Behavioral)
					generic map(size => 8)
					port map(sin => SW(0),
								clk => clk1Hz,
								dataOut => LEDR);
								
								
end RTL;
	
			