
fdcan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d84  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005034  08005034  00015034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080050ec  080050ec  000150ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080050f0  080050f0  000150f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  24000000  080050f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000024c  24000074  08005168  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240002c0  08005168  000202c0  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014964  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002281  00000000  00000000  00034a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ab8  00000000  00000000  00036c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000009f0  00000000  00000000  00037740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002f503  00000000  00000000  00038130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000b76c  00000000  00000000  00067633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013642f  00000000  00000000  00072d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001a91ce  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003020  00000000  00000000  001a9224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000074 	.word	0x24000074
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800501c 	.word	0x0800501c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000078 	.word	0x24000078
 80002ec:	0800501c 	.word	0x0800501c

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <HAL_FDCAN_RxFifo0Callback>:
uint8_t               RxData2[12];

int indx = 0;
// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	f003 0301 	and.w	r3, r3, #1
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d014      	beq.n	80003ce <HAL_FDCAN_RxFifo0Callback+0x3e>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <HAL_FDCAN_RxFifo0Callback+0x48>)
 80003a6:	4a0d      	ldr	r2, [pc, #52]	; (80003dc <HAL_FDCAN_RxFifo0Callback+0x4c>)
 80003a8:	2140      	movs	r1, #64	; 0x40
 80003aa:	6878      	ldr	r0, [r7, #4]
 80003ac:	f001 f93e 	bl	800162c <HAL_FDCAN_GetRxMessage>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <HAL_FDCAN_RxFifo0Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 80003b6:	f000 fa85 	bl	80008c4 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f001 faa2 	bl	8001908 <HAL_FDCAN_ActivateNotification>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <HAL_FDCAN_RxFifo0Callback+0x3e>
    {
      /* Notification Error */
      Error_Handler();
 80003ca:	f000 fa7b 	bl	80008c4 <Error_Handler>
    }
  }
}
 80003ce:	bf00      	nop
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	24000200 	.word	0x24000200
 80003dc:	240000d4 	.word	0x240000d4

080003e0 <HAL_FDCAN_RxFifo1Callback>:
// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	6039      	str	r1, [r7, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	f003 0310 	and.w	r3, r3, #16
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d028      	beq.n	8000446 <HAL_FDCAN_RxFifo1Callback+0x66>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 80003f4:	4b16      	ldr	r3, [pc, #88]	; (8000450 <HAL_FDCAN_RxFifo1Callback+0x70>)
 80003f6:	4a17      	ldr	r2, [pc, #92]	; (8000454 <HAL_FDCAN_RxFifo1Callback+0x74>)
 80003f8:	2141      	movs	r1, #65	; 0x41
 80003fa:	6878      	ldr	r0, [r7, #4]
 80003fc:	f001 f916 	bl	800162c <HAL_FDCAN_GetRxMessage>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <HAL_FDCAN_RxFifo1Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 8000406:	f000 fa5d 	bl	80008c4 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 800040a:	2200      	movs	r2, #0
 800040c:	2110      	movs	r1, #16
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f001 fa7a 	bl	8001908 <HAL_FDCAN_ActivateNotification>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <HAL_FDCAN_RxFifo1Callback+0x3e>
    {
      /* Notification Error */
      Error_Handler();
 800041a:	f000 fa53 	bl	80008c4 <Error_Handler>
    }

	  sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 800041e:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	1c5a      	adds	r2, r3, #1
 8000424:	490c      	ldr	r1, [pc, #48]	; (8000458 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000426:	600a      	str	r2, [r1, #0]
 8000428:	461a      	mov	r2, r3
 800042a:	490c      	ldr	r1, [pc, #48]	; (800045c <HAL_FDCAN_RxFifo1Callback+0x7c>)
 800042c:	480c      	ldr	r0, [pc, #48]	; (8000460 <HAL_FDCAN_RxFifo1Callback+0x80>)
 800042e:	f004 f9d5 	bl	80047dc <siprintf>

	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK)
 8000432:	4a0b      	ldr	r2, [pc, #44]	; (8000460 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000434:	490b      	ldr	r1, [pc, #44]	; (8000464 <HAL_FDCAN_RxFifo1Callback+0x84>)
 8000436:	480c      	ldr	r0, [pc, #48]	; (8000468 <HAL_FDCAN_RxFifo1Callback+0x88>)
 8000438:	f001 f89d 	bl	8001576 <HAL_FDCAN_AddMessageToTxFifoQ>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <HAL_FDCAN_RxFifo1Callback+0x66>
	  {
		  Error_Handler();
 8000442:	f000 fa3f 	bl	80008c4 <Error_Handler>
	  }
  }
}
 8000446:	bf00      	nop
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	240000c8 	.word	0x240000c8
 8000454:	2400012c 	.word	0x2400012c
 8000458:	24000090 	.word	0x24000090
 800045c:	08005034 	.word	0x08005034
 8000460:	240001f4 	.word	0x240001f4
 8000464:	240000a4 	.word	0x240000a4
 8000468:	2400020c 	.word	0x2400020c

0800046c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000470:	f000 fc38 	bl	8000ce4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000474:	f000 f88c 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000478:	f000 f9fa 	bl	8000870 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 800047c:	f000 f8f8 	bl	8000670 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000480:	f000 f976 	bl	8000770 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */
  // STart FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000484:	483b      	ldr	r0, [pc, #236]	; (8000574 <main+0x108>)
 8000486:	f001 f84b 	bl	8001520 <HAL_FDCAN_Start>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <main+0x28>
  {
   Error_Handler();
 8000490:	f000 fa18 	bl	80008c4 <Error_Handler>
  }

  // STart FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK)
 8000494:	4838      	ldr	r0, [pc, #224]	; (8000578 <main+0x10c>)
 8000496:	f001 f843 	bl	8001520 <HAL_FDCAN_Start>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <main+0x38>
  {
   Error_Handler();
 80004a0:	f000 fa10 	bl	80008c4 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80004a4:	2200      	movs	r2, #0
 80004a6:	2101      	movs	r1, #1
 80004a8:	4832      	ldr	r0, [pc, #200]	; (8000574 <main+0x108>)
 80004aa:	f001 fa2d 	bl	8001908 <HAL_FDCAN_ActivateNotification>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d001      	beq.n	80004b8 <main+0x4c>
  {
    /* Notification Error */
    Error_Handler();
 80004b4:	f000 fa06 	bl	80008c4 <Error_Handler>
  }


  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 80004b8:	2200      	movs	r2, #0
 80004ba:	2110      	movs	r1, #16
 80004bc:	482e      	ldr	r0, [pc, #184]	; (8000578 <main+0x10c>)
 80004be:	f001 fa23 	bl	8001908 <HAL_FDCAN_ActivateNotification>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <main+0x60>
  {
    /* Notification Error */
    Error_Handler();
 80004c8:	f000 f9fc 	bl	80008c4 <Error_Handler>
  }
  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 80004cc:	4b2b      	ldr	r3, [pc, #172]	; (800057c <main+0x110>)
 80004ce:	2211      	movs	r2, #17
 80004d0:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 80004d2:	4b2a      	ldr	r3, [pc, #168]	; (800057c <main+0x110>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 80004d8:	4b28      	ldr	r3, [pc, #160]	; (800057c <main+0x110>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_12;
 80004de:	4b27      	ldr	r3, [pc, #156]	; (800057c <main+0x110>)
 80004e0:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80004e4:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80004e6:	4b25      	ldr	r3, [pc, #148]	; (800057c <main+0x110>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 80004ec:	4b23      	ldr	r3, [pc, #140]	; (800057c <main+0x110>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_FD_CAN;
 80004f2:	4b22      	ldr	r3, [pc, #136]	; (800057c <main+0x110>)
 80004f4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80004f8:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80004fa:	4b20      	ldr	r3, [pc, #128]	; (800057c <main+0x110>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000500:	4b1e      	ldr	r3, [pc, #120]	; (800057c <main+0x110>)
 8000502:	2200      	movs	r2, #0
 8000504:	621a      	str	r2, [r3, #32]


  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000506:	4b1e      	ldr	r3, [pc, #120]	; (8000580 <main+0x114>)
 8000508:	2222      	movs	r2, #34	; 0x22
 800050a:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 800050c:	4b1c      	ldr	r3, [pc, #112]	; (8000580 <main+0x114>)
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000512:	4b1b      	ldr	r3, [pc, #108]	; (8000580 <main+0x114>)
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_12;
 8000518:	4b19      	ldr	r3, [pc, #100]	; (8000580 <main+0x114>)
 800051a:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800051e:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000520:	4b17      	ldr	r3, [pc, #92]	; (8000580 <main+0x114>)
 8000522:	2200      	movs	r2, #0
 8000524:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000526:	4b16      	ldr	r3, [pc, #88]	; (8000580 <main+0x114>)
 8000528:	2200      	movs	r2, #0
 800052a:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_FD_CAN;
 800052c:	4b14      	ldr	r3, [pc, #80]	; (8000580 <main+0x114>)
 800052e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000532:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <main+0x114>)
 8000536:	2200      	movs	r2, #0
 8000538:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <main+0x114>)
 800053c:	2200      	movs	r2, #0
 800053e:	621a      	str	r2, [r3, #32]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	   sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000540:	4b10      	ldr	r3, [pc, #64]	; (8000584 <main+0x118>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	1c5a      	adds	r2, r3, #1
 8000546:	490f      	ldr	r1, [pc, #60]	; (8000584 <main+0x118>)
 8000548:	600a      	str	r2, [r1, #0]
 800054a:	461a      	mov	r2, r3
 800054c:	490e      	ldr	r1, [pc, #56]	; (8000588 <main+0x11c>)
 800054e:	480f      	ldr	r0, [pc, #60]	; (800058c <main+0x120>)
 8000550:	f004 f944 	bl	80047dc <siprintf>

	   if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK)
 8000554:	4a0d      	ldr	r2, [pc, #52]	; (800058c <main+0x120>)
 8000556:	4909      	ldr	r1, [pc, #36]	; (800057c <main+0x110>)
 8000558:	4806      	ldr	r0, [pc, #24]	; (8000574 <main+0x108>)
 800055a:	f001 f80c 	bl	8001576 <HAL_FDCAN_AddMessageToTxFifoQ>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <main+0xfc>
	   {
	    Error_Handler();
 8000564:	f000 f9ae 	bl	80008c4 <Error_Handler>
	   }

	   HAL_Delay (1000);
 8000568:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800056c:	f000 fc4c 	bl	8000e08 <HAL_Delay>
	   sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000570:	e7e6      	b.n	8000540 <main+0xd4>
 8000572:	bf00      	nop
 8000574:	24000154 	.word	0x24000154
 8000578:	2400020c 	.word	0x2400020c
 800057c:	240000fc 	.word	0x240000fc
 8000580:	240000a4 	.word	0x240000a4
 8000584:	24000090 	.word	0x24000090
 8000588:	08005040 	.word	0x08005040
 800058c:	24000120 	.word	0x24000120

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b09c      	sub	sp, #112	; 0x70
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800059a:	224c      	movs	r2, #76	; 0x4c
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f004 f914 	bl	80047cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2220      	movs	r2, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f004 f90e 	bl	80047cc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005b0:	2004      	movs	r0, #4
 80005b2:	f002 f8d5 	bl	8002760 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005b6:	2300      	movs	r3, #0
 80005b8:	603b      	str	r3, [r7, #0]
 80005ba:	4b2c      	ldr	r3, [pc, #176]	; (800066c <SystemClock_Config+0xdc>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	4a2b      	ldr	r2, [pc, #172]	; (800066c <SystemClock_Config+0xdc>)
 80005c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005c4:	6193      	str	r3, [r2, #24]
 80005c6:	4b29      	ldr	r3, [pc, #164]	; (800066c <SystemClock_Config+0xdc>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005ce:	603b      	str	r3, [r7, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005d2:	bf00      	nop
 80005d4:	4b25      	ldr	r3, [pc, #148]	; (800066c <SystemClock_Config+0xdc>)
 80005d6:	699b      	ldr	r3, [r3, #24]
 80005d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80005dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005e0:	d1f8      	bne.n	80005d4 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005e2:	2302      	movs	r3, #2
 80005e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80005e6:	2301      	movs	r3, #1
 80005e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ea:	2340      	movs	r3, #64	; 0x40
 80005ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ee:	2302      	movs	r3, #2
 80005f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005f2:	2300      	movs	r3, #0
 80005f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005f6:	2304      	movs	r3, #4
 80005f8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 80005fa:	2309      	movs	r3, #9
 80005fc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005fe:	2302      	movs	r3, #2
 8000600:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000602:	2303      	movs	r3, #3
 8000604:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000606:	2302      	movs	r3, #2
 8000608:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800060a:	230c      	movs	r3, #12
 800060c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800060e:	2300      	movs	r3, #0
 8000610:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000612:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000616:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800061c:	4618      	mov	r0, r3
 800061e:	f002 f8f9 	bl	8002814 <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000628:	f000 f94c 	bl	80008c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062c:	233f      	movs	r3, #63	; 0x3f
 800062e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000630:	2300      	movs	r3, #0
 8000632:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800063c:	2340      	movs	r3, #64	; 0x40
 800063e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000640:	2340      	movs	r3, #64	; 0x40
 8000642:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000648:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800064a:	2340      	movs	r3, #64	; 0x40
 800064c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	2102      	movs	r1, #2
 8000652:	4618      	mov	r0, r3
 8000654:	f002 fce2 	bl	800301c <HAL_RCC_ClockConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800065e:	f000 f931 	bl	80008c4 <Error_Handler>
  }
}
 8000662:	bf00      	nop
 8000664:	3770      	adds	r7, #112	; 0x70
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	58024800 	.word	0x58024800

08000670 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000676:	4b3c      	ldr	r3, [pc, #240]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000678:	4a3c      	ldr	r2, [pc, #240]	; (800076c <MX_FDCAN1_Init+0xfc>)
 800067a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800067c:	4b3a      	ldr	r3, [pc, #232]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 800067e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000682:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000684:	4b38      	ldr	r3, [pc, #224]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800068a:	4b37      	ldr	r3, [pc, #220]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 800068c:	2201      	movs	r2, #1
 800068e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000690:	4b35      	ldr	r3, [pc, #212]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000692:	2200      	movs	r2, #0
 8000694:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000696:	4b34      	ldr	r3, [pc, #208]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000698:	2200      	movs	r2, #0
 800069a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 800069c:	4b32      	ldr	r3, [pc, #200]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 800069e:	2201      	movs	r2, #1
 80006a0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 13;
 80006a2:	4b31      	ldr	r3, [pc, #196]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006a4:	220d      	movs	r2, #13
 80006a6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 86;
 80006a8:	4b2f      	ldr	r3, [pc, #188]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006aa:	2256      	movs	r2, #86	; 0x56
 80006ac:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 13;
 80006ae:	4b2e      	ldr	r3, [pc, #184]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006b0:	220d      	movs	r2, #13
 80006b2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 25;
 80006b4:	4b2c      	ldr	r3, [pc, #176]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006b6:	2219      	movs	r2, #25
 80006b8:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006ba:	4b2b      	ldr	r3, [pc, #172]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006bc:	2201      	movs	r2, #1
 80006be:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 80006c0:	4b29      	ldr	r3, [pc, #164]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006c2:	2202      	movs	r2, #2
 80006c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80006c6:	4b28      	ldr	r3, [pc, #160]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006cc:	4b26      	ldr	r3, [pc, #152]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006d2:	4b25      	ldr	r3, [pc, #148]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006d8:	4b23      	ldr	r3, [pc, #140]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006da:	2200      	movs	r2, #0
 80006dc:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 80006de:	4b22      	ldr	r3, [pc, #136]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_12;
 80006e4:	4b20      	ldr	r3, [pc, #128]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006e6:	2205      	movs	r2, #5
 80006e8:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80006ea:	4b1f      	ldr	r3, [pc, #124]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80006f0:	4b1d      	ldr	r3, [pc, #116]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006f2:	2204      	movs	r2, #4
 80006f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80006f6:	4b1c      	ldr	r3, [pc, #112]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80006fc:	4b1a      	ldr	r3, [pc, #104]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 80006fe:	2204      	movs	r2, #4
 8000700:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000702:	4b19      	ldr	r3, [pc, #100]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000704:	2200      	movs	r2, #0
 8000706:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000708:	4b17      	ldr	r3, [pc, #92]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 800070a:	2200      	movs	r2, #0
 800070c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 800070e:	4b16      	ldr	r3, [pc, #88]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000710:	2201      	movs	r2, #1
 8000712:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000714:	4b14      	ldr	r3, [pc, #80]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000716:	2200      	movs	r2, #0
 8000718:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 800071a:	4b13      	ldr	r3, [pc, #76]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 800071c:	2205      	movs	r2, #5
 800071e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000720:	4811      	ldr	r0, [pc, #68]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000722:	f000 fca5 	bl	8001070 <HAL_FDCAN_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_FDCAN1_Init+0xc0>
  {
    Error_Handler();
 800072c:	f000 f8ca 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000730:	2300      	movs	r3, #0
 8000732:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000738:	2302      	movs	r3, #2
 800073a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800073c:	2301      	movs	r3, #1
 800073e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x22;
 8000740:	2322      	movs	r3, #34	; 0x22
 8000742:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x22;
 8000744:	2322      	movs	r3, #34	; 0x22
 8000746:	617b      	str	r3, [r7, #20]
  sFilterConfig.RxBufferIndex = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800074c:	463b      	mov	r3, r7
 800074e:	4619      	mov	r1, r3
 8000750:	4805      	ldr	r0, [pc, #20]	; (8000768 <MX_FDCAN1_Init+0xf8>)
 8000752:	f000 fe6f 	bl	8001434 <HAL_FDCAN_ConfigFilter>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_FDCAN1_Init+0xf0>
  {
    /* Filter configuration Error */
    Error_Handler();
 800075c:	f000 f8b2 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 8000760:	bf00      	nop
 8000762:	3720      	adds	r7, #32
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	24000154 	.word	0x24000154
 800076c:	4000a000 	.word	0x4000a000

08000770 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b088      	sub	sp, #32
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000776:	4b3c      	ldr	r3, [pc, #240]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000778:	4a3c      	ldr	r2, [pc, #240]	; (800086c <MX_FDCAN2_Init+0xfc>)
 800077a:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800077c:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 800077e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000782:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000784:	4b38      	ldr	r3, [pc, #224]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 800078a:	4b37      	ldr	r3, [pc, #220]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 800078c:	2201      	movs	r2, #1
 800078e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000790:	4b35      	ldr	r3, [pc, #212]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000792:	2200      	movs	r2, #0
 8000794:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000796:	4b34      	ldr	r3, [pc, #208]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000798:	2200      	movs	r2, #0
 800079a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800079c:	4b32      	ldr	r3, [pc, #200]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 800079e:	2201      	movs	r2, #1
 80007a0:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 13;
 80007a2:	4b31      	ldr	r3, [pc, #196]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007a4:	220d      	movs	r2, #13
 80007a6:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 80007a8:	4b2f      	ldr	r3, [pc, #188]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007aa:	2256      	movs	r2, #86	; 0x56
 80007ac:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 80007ae:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007b0:	220d      	movs	r2, #13
 80007b2:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 25;
 80007b4:	4b2c      	ldr	r3, [pc, #176]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007b6:	2219      	movs	r2, #25
 80007b8:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007ba:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007bc:	2201      	movs	r2, #1
 80007be:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 2;
 80007c0:	4b29      	ldr	r3, [pc, #164]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007c2:	2202      	movs	r2, #2
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80007c6:	4b28      	ldr	r3, [pc, #160]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 11;
 80007cc:	4b26      	ldr	r3, [pc, #152]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007ce:	220b      	movs	r2, #11
 80007d0:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007d2:	4b25      	ldr	r3, [pc, #148]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007d8:	4b23      	ldr	r3, [pc, #140]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007da:	2200      	movs	r2, #0
 80007dc:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80007de:	4b22      	ldr	r3, [pc, #136]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007e4:	4b20      	ldr	r3, [pc, #128]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007e6:	2204      	movs	r2, #4
 80007e8:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 80007ea:	4b1f      	ldr	r3, [pc, #124]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_12;
 80007f0:	4b1d      	ldr	r3, [pc, #116]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007f2:	2205      	movs	r2, #5
 80007f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80007f6:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007fc:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 80007fe:	2204      	movs	r2, #4
 8000800:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000802:	4b19      	ldr	r3, [pc, #100]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000804:	2200      	movs	r2, #0
 8000806:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000808:	4b17      	ldr	r3, [pc, #92]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 800080a:	2200      	movs	r2, #0
 800080c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 800080e:	4b16      	ldr	r3, [pc, #88]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000810:	2201      	movs	r2, #1
 8000812:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000814:	4b14      	ldr	r3, [pc, #80]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000816:	2200      	movs	r2, #0
 8000818:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 800081c:	2205      	movs	r2, #5
 800081e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000820:	4811      	ldr	r0, [pc, #68]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000822:	f000 fc25 	bl	8001070 <HAL_FDCAN_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 800082c:	f000 f84a 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000830:	2300      	movs	r3, #0
 8000832:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000838:	2302      	movs	r3, #2
 800083a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 800083c:	2302      	movs	r3, #2
 800083e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x11;
 8000840:	2311      	movs	r3, #17
 8000842:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x11;
 8000844:	2311      	movs	r3, #17
 8000846:	617b      	str	r3, [r7, #20]
  sFilterConfig.RxBufferIndex = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 800084c:	463b      	mov	r3, r7
 800084e:	4619      	mov	r1, r3
 8000850:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_FDCAN2_Init+0xf8>)
 8000852:	f000 fdef 	bl	8001434 <HAL_FDCAN_ConfigFilter>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_FDCAN2_Init+0xf0>
  {
    /* Filter configuration Error */
    Error_Handler();
 800085c:	f000 f832 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 8000860:	bf00      	nop
 8000862:	3720      	adds	r7, #32
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	2400020c 	.word	0x2400020c
 800086c:	4000a400 	.word	0x4000a400

08000870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_GPIO_Init+0x50>)
 8000878:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800087c:	4a10      	ldr	r2, [pc, #64]	; (80008c0 <MX_GPIO_Init+0x50>)
 800087e:	f043 0302 	orr.w	r3, r3, #2
 8000882:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_GPIO_Init+0x50>)
 8000888:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800088c:	f003 0302 	and.w	r3, r3, #2
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <MX_GPIO_Init+0x50>)
 8000896:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800089a:	4a09      	ldr	r2, [pc, #36]	; (80008c0 <MX_GPIO_Init+0x50>)
 800089c:	f043 0308 	orr.w	r3, r3, #8
 80008a0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <MX_GPIO_Init+0x50>)
 80008a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008aa:	f003 0308 	and.w	r3, r3, #8
 80008ae:	603b      	str	r3, [r7, #0]
 80008b0:	683b      	ldr	r3, [r7, #0]

}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	58024400 	.word	0x58024400

080008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008cc:	e7fe      	b.n	80008cc <Error_Handler+0x8>
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_MspInit+0x30>)
 80008d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80008dc:	4a08      	ldr	r2, [pc, #32]	; (8000900 <HAL_MspInit+0x30>)
 80008de:	f043 0302 	orr.w	r3, r3, #2
 80008e2:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <HAL_MspInit+0x30>)
 80008e8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80008ec:	f003 0302 	and.w	r3, r3, #2
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	58024400 	.word	0x58024400

08000904 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b0ba      	sub	sp, #232	; 0xe8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	22b8      	movs	r2, #184	; 0xb8
 8000922:	2100      	movs	r1, #0
 8000924:	4618      	mov	r0, r3
 8000926:	f003 ff51 	bl	80047cc <memset>
  if(hfdcan->Instance==FDCAN1)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a5c      	ldr	r2, [pc, #368]	; (8000aa0 <HAL_FDCAN_MspInit+0x19c>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d155      	bne.n	80009e0 <HAL_FDCAN_MspInit+0xdc>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000934:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000938:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800093a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800093e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4618      	mov	r0, r3
 8000948:	f002 fe98 	bl	800367c <HAL_RCCEx_PeriphCLKConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8000952:	f7ff ffb7 	bl	80008c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000956:	4b53      	ldr	r3, [pc, #332]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	4a51      	ldr	r2, [pc, #324]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 800095e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000960:	4b50      	ldr	r3, [pc, #320]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b01      	cmp	r3, #1
 8000966:	d10e      	bne.n	8000986 <HAL_FDCAN_MspInit+0x82>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000968:	4b4f      	ldr	r3, [pc, #316]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 800096a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800096e:	4a4e      	ldr	r2, [pc, #312]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000974:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 8000978:	4b4b      	ldr	r3, [pc, #300]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 800097a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800097e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000982:	61bb      	str	r3, [r7, #24]
 8000984:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000986:	4b48      	ldr	r3, [pc, #288]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000988:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800098c:	4a46      	ldr	r2, [pc, #280]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 800098e:	f043 0308 	orr.w	r3, r3, #8
 8000992:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000996:	4b44      	ldr	r3, [pc, #272]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000998:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800099c:	f003 0308 	and.w	r3, r3, #8
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	697b      	ldr	r3, [r7, #20]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009a4:	2303      	movs	r3, #3
 80009a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80009bc:	2309      	movs	r3, #9
 80009be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009c2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80009c6:	4619      	mov	r1, r3
 80009c8:	4838      	ldr	r0, [pc, #224]	; (8000aac <HAL_FDCAN_MspInit+0x1a8>)
 80009ca:	f001 fd19 	bl	8002400 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	2013      	movs	r0, #19
 80009d4:	f000 fb17 	bl	8001006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80009d8:	2013      	movs	r0, #19
 80009da:	f000 fb2e 	bl	800103a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80009de:	e05a      	b.n	8000a96 <HAL_FDCAN_MspInit+0x192>
  else if(hfdcan->Instance==FDCAN2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a32      	ldr	r2, [pc, #200]	; (8000ab0 <HAL_FDCAN_MspInit+0x1ac>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d155      	bne.n	8000a96 <HAL_FDCAN_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80009f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4618      	mov	r0, r3
 80009fe:	f002 fe3d 	bl	800367c <HAL_RCCEx_PeriphCLKConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <HAL_FDCAN_MspInit+0x108>
      Error_Handler();
 8000a08:	f7ff ff5c 	bl	80008c4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000a0c:	4b25      	ldr	r3, [pc, #148]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	3301      	adds	r3, #1
 8000a12:	4a24      	ldr	r2, [pc, #144]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 8000a14:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000a16:	4b23      	ldr	r3, [pc, #140]	; (8000aa4 <HAL_FDCAN_MspInit+0x1a0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d10e      	bne.n	8000a3c <HAL_FDCAN_MspInit+0x138>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a1e:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a20:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000a24:	4a20      	ldr	r2, [pc, #128]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a2a:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 8000a2e:	4b1e      	ldr	r3, [pc, #120]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a30:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a38:	613b      	str	r3, [r7, #16]
 8000a3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a3e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a42:	4a19      	ldr	r2, [pc, #100]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a44:	f043 0302 	orr.w	r3, r3, #2
 8000a48:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <HAL_FDCAN_MspInit+0x1a4>)
 8000a4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000a5a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000a74:	2309      	movs	r3, #9
 8000a76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a7e:	4619      	mov	r1, r3
 8000a80:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <HAL_FDCAN_MspInit+0x1b0>)
 8000a82:	f001 fcbd 	bl	8002400 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	2100      	movs	r1, #0
 8000a8a:	2014      	movs	r0, #20
 8000a8c:	f000 fabb 	bl	8001006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a90:	2014      	movs	r0, #20
 8000a92:	f000 fad2 	bl	800103a <HAL_NVIC_EnableIRQ>
}
 8000a96:	bf00      	nop
 8000a98:	37e8      	adds	r7, #232	; 0xe8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	4000a000 	.word	0x4000a000
 8000aa4:	24000094 	.word	0x24000094
 8000aa8:	58024400 	.word	0x58024400
 8000aac:	58020c00 	.word	0x58020c00
 8000ab0:	4000a400 	.word	0x4000a400
 8000ab4:	58020400 	.word	0x58020400

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <NMI_Handler+0x4>

08000abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <HardFault_Handler+0x4>

08000ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <MemManage_Handler+0x4>

08000aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ace:	e7fe      	b.n	8000ace <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b04:	f000 f960 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <FDCAN1_IT0_IRQHandler+0x10>)
 8000b12:	f000 ff73 	bl	80019fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	24000154 	.word	0x24000154

08000b20 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8000b24:	4802      	ldr	r0, [pc, #8]	; (8000b30 <FDCAN2_IT0_IRQHandler+0x10>)
 8000b26:	f000 ff69 	bl	80019fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	2400020c 	.word	0x2400020c

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	; (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f003 fdfa 	bl	800475c <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	; (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	24100000 	.word	0x24100000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	24000098 	.word	0x24000098
 8000b9c:	240002c0 	.word	0x240002c0

08000ba0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ba4:	4b32      	ldr	r3, [pc, #200]	; (8000c70 <SystemInit+0xd0>)
 8000ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000baa:	4a31      	ldr	r2, [pc, #196]	; (8000c70 <SystemInit+0xd0>)
 8000bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bb4:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <SystemInit+0xd4>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f003 030f 	and.w	r3, r3, #15
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d807      	bhi.n	8000bd0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bc0:	4b2c      	ldr	r3, [pc, #176]	; (8000c74 <SystemInit+0xd4>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f023 030f 	bic.w	r3, r3, #15
 8000bc8:	4a2a      	ldr	r2, [pc, #168]	; (8000c74 <SystemInit+0xd4>)
 8000bca:	f043 0303 	orr.w	r3, r3, #3
 8000bce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000bd0:	4b29      	ldr	r3, [pc, #164]	; (8000c78 <SystemInit+0xd8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a28      	ldr	r2, [pc, #160]	; (8000c78 <SystemInit+0xd8>)
 8000bd6:	f043 0301 	orr.w	r3, r3, #1
 8000bda:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <SystemInit+0xd8>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000be2:	4b25      	ldr	r3, [pc, #148]	; (8000c78 <SystemInit+0xd8>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4924      	ldr	r1, [pc, #144]	; (8000c78 <SystemInit+0xd8>)
 8000be8:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <SystemInit+0xdc>)
 8000bea:	4013      	ands	r3, r2
 8000bec:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bee:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <SystemInit+0xd4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 030c 	and.w	r3, r3, #12
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d007      	beq.n	8000c0a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bfa:	4b1e      	ldr	r3, [pc, #120]	; (8000c74 <SystemInit+0xd4>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f023 030f 	bic.w	r3, r3, #15
 8000c02:	4a1c      	ldr	r2, [pc, #112]	; (8000c74 <SystemInit+0xd4>)
 8000c04:	f043 0303 	orr.w	r3, r3, #3
 8000c08:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <SystemInit+0xd8>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000c10:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <SystemInit+0xd8>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000c16:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <SystemInit+0xd8>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000c1c:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <SystemInit+0xd8>)
 8000c1e:	4a18      	ldr	r2, [pc, #96]	; (8000c80 <SystemInit+0xe0>)
 8000c20:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <SystemInit+0xd8>)
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <SystemInit+0xe4>)
 8000c26:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000c28:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <SystemInit+0xd8>)
 8000c2a:	4a17      	ldr	r2, [pc, #92]	; (8000c88 <SystemInit+0xe8>)
 8000c2c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <SystemInit+0xd8>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000c34:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <SystemInit+0xd8>)
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <SystemInit+0xe8>)
 8000c38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <SystemInit+0xd8>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000c40:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <SystemInit+0xd8>)
 8000c42:	4a11      	ldr	r2, [pc, #68]	; (8000c88 <SystemInit+0xe8>)
 8000c44:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <SystemInit+0xd8>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <SystemInit+0xd8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a09      	ldr	r2, [pc, #36]	; (8000c78 <SystemInit+0xd8>)
 8000c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c56:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <SystemInit+0xd8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000c5e:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <SystemInit+0xec>)
 8000c60:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000c64:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	e000ed00 	.word	0xe000ed00
 8000c74:	52002000 	.word	0x52002000
 8000c78:	58024400 	.word	0x58024400
 8000c7c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c80:	02020200 	.word	0x02020200
 8000c84:	01ff0000 	.word	0x01ff0000
 8000c88:	01010280 	.word	0x01010280
 8000c8c:	52004000 	.word	0x52004000

08000c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c94:	f7ff ff84 	bl	8000ba0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c98:	480c      	ldr	r0, [pc, #48]	; (8000ccc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c9a:	490d      	ldr	r1, [pc, #52]	; (8000cd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	; (8000cd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	; (8000cdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f003 fd53 	bl	8004768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc2:	f7ff fbd3 	bl	800046c <main>
  bx  lr
 8000cc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000ccc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000cd0:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8000cd4:	080050f4 	.word	0x080050f4
  ldr r2, =_sbss
 8000cd8:	24000074 	.word	0x24000074
  ldr r4, =_ebss
 8000cdc:	240002c0 	.word	0x240002c0

08000ce0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC_IRQHandler>
	...

08000ce4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cea:	2003      	movs	r0, #3
 8000cec:	f000 f980 	bl	8000ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8000cf0:	f002 fb4a 	bl	8003388 <HAL_RCC_GetSysClockFreq>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <HAL_Init+0x68>)
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	0a1b      	lsrs	r3, r3, #8
 8000cfc:	f003 030f 	and.w	r3, r3, #15
 8000d00:	4913      	ldr	r1, [pc, #76]	; (8000d50 <HAL_Init+0x6c>)
 8000d02:	5ccb      	ldrb	r3, [r1, r3]
 8000d04:	f003 031f 	and.w	r3, r3, #31
 8000d08:	fa22 f303 	lsr.w	r3, r2, r3
 8000d0c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8000d0e:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <HAL_Init+0x68>)
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	f003 030f 	and.w	r3, r3, #15
 8000d16:	4a0e      	ldr	r2, [pc, #56]	; (8000d50 <HAL_Init+0x6c>)
 8000d18:	5cd3      	ldrb	r3, [r2, r3]
 8000d1a:	f003 031f 	and.w	r3, r3, #31
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	fa22 f303 	lsr.w	r3, r2, r3
 8000d24:	4a0b      	ldr	r2, [pc, #44]	; (8000d54 <HAL_Init+0x70>)
 8000d26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000d28:	4a0b      	ldr	r2, [pc, #44]	; (8000d58 <HAL_Init+0x74>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d2e:	200f      	movs	r0, #15
 8000d30:	f000 f814 	bl	8000d5c <HAL_InitTick>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e002      	b.n	8000d44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d3e:	f7ff fdc7 	bl	80008d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	58024400 	.word	0x58024400
 8000d50:	08005098 	.word	0x08005098
 8000d54:	24000004 	.word	0x24000004
 8000d58:	24000000 	.word	0x24000000

08000d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <HAL_InitTick+0x60>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	e021      	b.n	8000db4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000d70:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <HAL_InitTick+0x64>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <HAL_InitTick+0x60>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 f965 	bl	8001056 <HAL_SYSTICK_Config>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e00e      	b.n	8000db4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d80a      	bhi.n	8000db2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	f04f 30ff 	mov.w	r0, #4294967295
 8000da4:	f000 f92f 	bl	8001006 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da8:	4a06      	ldr	r2, [pc, #24]	; (8000dc4 <HAL_InitTick+0x68>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dae:	2300      	movs	r3, #0
 8000db0:	e000      	b.n	8000db4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	2400000c 	.word	0x2400000c
 8000dc0:	24000000 	.word	0x24000000
 8000dc4:	24000008 	.word	0x24000008

08000dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_IncTick+0x20>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b06      	ldr	r3, [pc, #24]	; (8000dec <HAL_IncTick+0x24>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4a04      	ldr	r2, [pc, #16]	; (8000dec <HAL_IncTick+0x24>)
 8000dda:	6013      	str	r3, [r2, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	2400000c 	.word	0x2400000c
 8000dec:	240002ac 	.word	0x240002ac

08000df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return uwTick;
 8000df4:	4b03      	ldr	r3, [pc, #12]	; (8000e04 <HAL_GetTick+0x14>)
 8000df6:	681b      	ldr	r3, [r3, #0]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	240002ac 	.word	0x240002ac

08000e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e10:	f7ff ffee 	bl	8000df0 <HAL_GetTick>
 8000e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e20:	d005      	beq.n	8000e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e22:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <HAL_Delay+0x44>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e2e:	bf00      	nop
 8000e30:	f7ff ffde 	bl	8000df0 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d8f7      	bhi.n	8000e30 <HAL_Delay+0x28>
  {
  }
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2400000c 	.word	0x2400000c

08000e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <__NVIC_SetPriorityGrouping+0x40>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000e78:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <__NVIC_SetPriorityGrouping+0x44>)
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7e:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <__NVIC_SetPriorityGrouping+0x40>)
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	60d3      	str	r3, [r2, #12]
}
 8000e84:	bf00      	nop
 8000e86:	3714      	adds	r7, #20
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00
 8000e94:	05fa0000 	.word	0x05fa0000

08000e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e9c:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	0a1b      	lsrs	r3, r3, #8
 8000ea2:	f003 0307 	and.w	r3, r3, #7
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ebe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	db0b      	blt.n	8000ede <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	f003 021f 	and.w	r2, r3, #31
 8000ecc:	4907      	ldr	r1, [pc, #28]	; (8000eec <__NVIC_EnableIRQ+0x38>)
 8000ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ed2:	095b      	lsrs	r3, r3, #5
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	e000e100 	.word	0xe000e100

08000ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000efc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	db0a      	blt.n	8000f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	b2da      	uxtb	r2, r3
 8000f08:	490c      	ldr	r1, [pc, #48]	; (8000f3c <__NVIC_SetPriority+0x4c>)
 8000f0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f0e:	0112      	lsls	r2, r2, #4
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	440b      	add	r3, r1
 8000f14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f18:	e00a      	b.n	8000f30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	4908      	ldr	r1, [pc, #32]	; (8000f40 <__NVIC_SetPriority+0x50>)
 8000f20:	88fb      	ldrh	r3, [r7, #6]
 8000f22:	f003 030f 	and.w	r3, r3, #15
 8000f26:	3b04      	subs	r3, #4
 8000f28:	0112      	lsls	r2, r2, #4
 8000f2a:	b2d2      	uxtb	r2, r2
 8000f2c:	440b      	add	r3, r1
 8000f2e:	761a      	strb	r2, [r3, #24]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000e100 	.word	0xe000e100
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b089      	sub	sp, #36	; 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	f1c3 0307 	rsb	r3, r3, #7
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	bf28      	it	cs
 8000f62:	2304      	movcs	r3, #4
 8000f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	2b06      	cmp	r3, #6
 8000f6c:	d902      	bls.n	8000f74 <NVIC_EncodePriority+0x30>
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3b03      	subs	r3, #3
 8000f72:	e000      	b.n	8000f76 <NVIC_EncodePriority+0x32>
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f78:	f04f 32ff 	mov.w	r2, #4294967295
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43da      	mvns	r2, r3
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	401a      	ands	r2, r3
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	fa01 f303 	lsl.w	r3, r1, r3
 8000f96:	43d9      	mvns	r1, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f9c:	4313      	orrs	r3, r2
         );
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3724      	adds	r7, #36	; 0x24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fbc:	d301      	bcc.n	8000fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00f      	b.n	8000fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <SysTick_Config+0x40>)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fca:	210f      	movs	r1, #15
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f7ff ff8e 	bl	8000ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <SysTick_Config+0x40>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fda:	4b04      	ldr	r3, [pc, #16]	; (8000fec <SysTick_Config+0x40>)
 8000fdc:	2207      	movs	r2, #7
 8000fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	e000e010 	.word	0xe000e010

08000ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff29 	bl	8000e50 <__NVIC_SetPriorityGrouping>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af00      	add	r7, sp, #0
 800100c:	4603      	mov	r3, r0
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001014:	f7ff ff40 	bl	8000e98 <__NVIC_GetPriorityGrouping>
 8001018:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	68b9      	ldr	r1, [r7, #8]
 800101e:	6978      	ldr	r0, [r7, #20]
 8001020:	f7ff ff90 	bl	8000f44 <NVIC_EncodePriority>
 8001024:	4602      	mov	r2, r0
 8001026:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800102a:	4611      	mov	r1, r2
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff5f 	bl	8000ef0 <__NVIC_SetPriority>
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	4603      	mov	r3, r0
 8001042:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001044:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff33 	bl	8000eb4 <__NVIC_EnableIRQ>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff ffa4 	bl	8000fac <SysTick_Config>
 8001064:	4603      	mov	r3, r0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b098      	sub	sp, #96	; 0x60
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001078:	4a84      	ldr	r2, [pc, #528]	; (800128c <HAL_FDCAN_Init+0x21c>)
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4611      	mov	r1, r2
 8001080:	224c      	movs	r2, #76	; 0x4c
 8001082:	4618      	mov	r0, r3
 8001084:	f003 fb94 	bl	80047b0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e1ca      	b.n	8001428 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a7e      	ldr	r2, [pc, #504]	; (8001290 <HAL_FDCAN_Init+0x220>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d106      	bne.n	80010aa <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d106      	bne.n	80010c4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff fc20 	bl	8000904 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	699a      	ldr	r2, [r3, #24]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f022 0210 	bic.w	r2, r2, #16
 80010d2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010d4:	f7ff fe8c 	bl	8000df0 <HAL_GetTick>
 80010d8:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80010da:	e014      	b.n	8001106 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010dc:	f7ff fe88 	bl	8000df0 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b0a      	cmp	r3, #10
 80010e8:	d90d      	bls.n	8001106 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80010f0:	f043 0201 	orr.w	r2, r3, #1
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2203      	movs	r2, #3
 80010fe:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e190      	b.n	8001428 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	f003 0308 	and.w	r3, r3, #8
 8001110:	2b08      	cmp	r3, #8
 8001112:	d0e3      	beq.n	80010dc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	699a      	ldr	r2, [r3, #24]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f042 0201 	orr.w	r2, r2, #1
 8001122:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001124:	f7ff fe64 	bl	8000df0 <HAL_GetTick>
 8001128:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800112a:	e014      	b.n	8001156 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800112c:	f7ff fe60 	bl	8000df0 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b0a      	cmp	r3, #10
 8001138:	d90d      	bls.n	8001156 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001140:	f043 0201 	orr.w	r2, r3, #1
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e168      	b.n	8001428 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0e3      	beq.n	800112c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	699a      	ldr	r2, [r3, #24]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f042 0202 	orr.w	r2, r2, #2
 8001172:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7c1b      	ldrb	r3, [r3, #16]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d108      	bne.n	800118e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	699a      	ldr	r2, [r3, #24]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800118a:	619a      	str	r2, [r3, #24]
 800118c:	e007      	b.n	800119e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	699a      	ldr	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800119c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	7c5b      	ldrb	r3, [r3, #17]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d108      	bne.n	80011b8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	699a      	ldr	r2, [r3, #24]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011b4:	619a      	str	r2, [r3, #24]
 80011b6:	e007      	b.n	80011c8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	699a      	ldr	r2, [r3, #24]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80011c6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	7c9b      	ldrb	r3, [r3, #18]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d108      	bne.n	80011e2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	699a      	ldr	r2, [r3, #24]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80011de:	619a      	str	r2, [r3, #24]
 80011e0:	e007      	b.n	80011f2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	699a      	ldr	r2, [r3, #24]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80011f0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	430a      	orrs	r2, r1
 8001206:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	699a      	ldr	r2, [r3, #24]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001216:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	691a      	ldr	r2, [r3, #16]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0210 	bic.w	r2, r2, #16
 8001226:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d108      	bne.n	8001242 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	699a      	ldr	r2, [r3, #24]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f042 0204 	orr.w	r2, r2, #4
 800123e:	619a      	str	r2, [r3, #24]
 8001240:	e030      	b.n	80012a4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d02c      	beq.n	80012a4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	2b02      	cmp	r3, #2
 8001250:	d020      	beq.n	8001294 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	699a      	ldr	r2, [r3, #24]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001260:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f042 0210 	orr.w	r2, r2, #16
 8001270:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	2b03      	cmp	r3, #3
 8001278:	d114      	bne.n	80012a4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	699a      	ldr	r2, [r3, #24]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f042 0220 	orr.w	r2, r2, #32
 8001288:	619a      	str	r2, [r3, #24]
 800128a:	e00b      	b.n	80012a4 <HAL_FDCAN_Init+0x234>
 800128c:	0800504c 	.word	0x0800504c
 8001290:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	699a      	ldr	r2, [r3, #24]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f042 0220 	orr.w	r2, r2, #32
 80012a2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	3b01      	subs	r3, #1
 80012aa:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80012b4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80012bc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	695b      	ldr	r3, [r3, #20]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80012cc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80012ce:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80012d8:	d115      	bne.n	8001306 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012de:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e4:	3b01      	subs	r3, #1
 80012e6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80012e8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	3b01      	subs	r3, #1
 80012f0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80012f2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fa:	3b01      	subs	r3, #1
 80012fc:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001302:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001304:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00a      	beq.n	8001324 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	430a      	orrs	r2, r1
 8001320:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800132c:	4413      	add	r3, r2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d012      	beq.n	8001358 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800133a:	f023 0107 	bic.w	r1, r3, #7
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001348:	4413      	add	r3, r2
 800134a:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	430a      	orrs	r2, r1
 8001354:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135c:	2b00      	cmp	r3, #0
 800135e:	d012      	beq.n	8001386 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001368:	f023 0107 	bic.w	r1, r3, #7
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001376:	4413      	add	r3, r2
 8001378:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	430a      	orrs	r2, r1
 8001382:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800138a:	2b00      	cmp	r3, #0
 800138c:	d013      	beq.n	80013b6 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8001396:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013a4:	4413      	add	r3, r2
 80013a6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80013aa:	011a      	lsls	r2, r3, #4
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d013      	beq.n	80013e6 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80013c6:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013d4:	4413      	add	r3, r2
 80013d6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80013da:	021a      	lsls	r2, r3, #8
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	430a      	orrs	r2, r1
 80013e2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a11      	ldr	r2, [pc, #68]	; (8001430 <HAL_FDCAN_Init+0x3c0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d107      	bne.n	8001400 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	689a      	ldr	r2, [r3, #8]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f022 0203 	bic.w	r2, r2, #3
 80013fe:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 fded 	bl	8001ff8 <FDCAN_CalcultateRamBlockAddresses>
 800141e:	4603      	mov	r3, r0
 8001420:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8001424:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8001428:	4618      	mov	r0, r3
 800142a:	3760      	adds	r7, #96	; 0x60
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	4000a000 	.word	0x4000a000

08001434 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8001434:	b480      	push	{r7}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001444:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d002      	beq.n	8001452 <HAL_FDCAN_ConfigFilter+0x1e>
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	2b02      	cmp	r3, #2
 8001450:	d157      	bne.n	8001502 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d12b      	bne.n	80014b2 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	2b07      	cmp	r3, #7
 8001460:	d10d      	bne.n	800147e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800146e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001474:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001476:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	e00e      	b.n	800149c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800148a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001492:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001498:	4313      	orrs	r3, r2
 800149a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	e025      	b.n	80014fe <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	075a      	lsls	r2, r3, #29
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	2b07      	cmp	r3, #7
 80014c6:	d103      	bne.n	80014d0 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	e006      	b.n	80014de <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	079a      	lsls	r2, r3, #30
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	4413      	add	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	3304      	adds	r3, #4
 80014f6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e008      	b.n	8001514 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001508:	f043 0202 	orr.w	r2, r3, #2
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
  }
}
 8001514:	4618      	mov	r0, r3
 8001516:	371c      	adds	r7, #28
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d111      	bne.n	8001558 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2202      	movs	r2, #2
 8001538:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	699a      	ldr	r2, [r3, #24]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f022 0201 	bic.w	r2, r2, #1
 800154a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8001554:	2300      	movs	r3, #0
 8001556:	e008      	b.n	800156a <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800155e:	f043 0204 	orr.w	r2, r3, #4
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
  }
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	60f8      	str	r0, [r7, #12]
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d141      	bne.n	8001612 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001596:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d109      	bne.n	80015b2 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80015a4:	f043 0220 	orr.w	r2, r3, #32
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e038      	b.n	8001624 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80015ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d009      	beq.n	80015d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80015c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e026      	b.n	8001624 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80015de:	0c1b      	lsrs	r3, r3, #16
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f000 fe89 	bl	8002304 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2101      	movs	r1, #1
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	fa01 f202 	lsl.w	r2, r1, r2
 80015fe:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001602:	2201      	movs	r2, #1
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	409a      	lsls	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 800160e:	2300      	movs	r3, #0
 8001610:	e008      	b.n	8001624 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001618:	f043 0208 	orr.w	r2, r3, #8
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
  }
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800162c:	b480      	push	{r7}
 800162e:	b08b      	sub	sp, #44	; 0x2c
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001644:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8001646:	7efb      	ldrb	r3, [r7, #27]
 8001648:	2b02      	cmp	r3, #2
 800164a:	f040 814b 	bne.w	80018e4 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2b40      	cmp	r3, #64	; 0x40
 8001652:	d14d      	bne.n	80016f0 <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800165c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d109      	bne.n	8001678 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800166a:	f043 0220 	orr.w	r2, r3, #32
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e13e      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001684:	2b00      	cmp	r3, #0
 8001686:	d109      	bne.n	800169c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800168e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e12c      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80016a4:	0e1b      	lsrs	r3, r3, #24
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d10b      	bne.n	80016c6 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80016b6:	0fdb      	lsrs	r3, r3, #31
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016c0:	d101      	bne.n	80016c6 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80016c2:	2301      	movs	r3, #1
 80016c4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80016ce:	0a1b      	lsrs	r3, r3, #8
 80016d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016d4:	69fa      	ldr	r2, [r7, #28]
 80016d6:	4413      	add	r3, r2
 80016d8:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e2:	69f9      	ldr	r1, [r7, #28]
 80016e4:	fb01 f303 	mul.w	r3, r1, r3
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
 80016ee:	e069      	b.n	80017c4 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b41      	cmp	r3, #65	; 0x41
 80016f4:	d14d      	bne.n	8001792 <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80016fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d109      	bne.n	800171a <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800170c:	f043 0220 	orr.w	r2, r3, #32
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e0ed      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001726:	2b00      	cmp	r3, #0
 8001728:	d109      	bne.n	800173e <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001730:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e0db      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001746:	0e1b      	lsrs	r3, r3, #24
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10b      	bne.n	8001768 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001758:	0fdb      	lsrs	r3, r3, #31
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001762:	d101      	bne.n	8001768 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001764:	2301      	movs	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001776:	69fa      	ldr	r2, [r7, #28]
 8001778:	4413      	add	r3, r2
 800177a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001784:	69f9      	ldr	r1, [r7, #28]
 8001786:	fb01 f303 	mul.w	r3, r1, r3
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
 8001790:	e018      	b.n	80017c4 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	429a      	cmp	r2, r3
 800179a:	d309      	bcc.n	80017b0 <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80017a2:	f043 0220 	orr.w	r2, r3, #32
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0a2      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80017c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d107      	bne.n	80017e8 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 80017d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0c9b      	lsrs	r3, r3, #18
 80017de:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	e005      	b.n	80017f4 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80017e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80017f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	3304      	adds	r3, #4
 8001810:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	b29a      	uxth	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800181c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	0e1b      	lsrs	r3, r3, #24
 8001846:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	0fda      	lsrs	r2, r3, #31
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	3304      	adds	r3, #4
 800185c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8001862:	2300      	movs	r3, #0
 8001864:	623b      	str	r3, [r7, #32]
 8001866:	e00a      	b.n	800187e <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	441a      	add	r2, r3
 800186e:	6839      	ldr	r1, [r7, #0]
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	440b      	add	r3, r1
 8001874:	7812      	ldrb	r2, [r2, #0]
 8001876:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8001878:	6a3b      	ldr	r3, [r7, #32]
 800187a:	3301      	adds	r3, #1
 800187c:	623b      	str	r3, [r7, #32]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	0c1b      	lsrs	r3, r3, #16
 8001884:	4a1f      	ldr	r2, [pc, #124]	; (8001904 <HAL_FDCAN_GetRxMessage+0x2d8>)
 8001886:	5cd3      	ldrb	r3, [r2, r3]
 8001888:	461a      	mov	r2, r3
 800188a:	6a3b      	ldr	r3, [r7, #32]
 800188c:	4293      	cmp	r3, r2
 800188e:	d3eb      	bcc.n	8001868 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	2b40      	cmp	r3, #64	; 0x40
 8001894:	d105      	bne.n	80018a2 <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80018a0:	e01e      	b.n	80018e0 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	2b41      	cmp	r3, #65	; 0x41
 80018a6:	d105      	bne.n	80018b4 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80018b2:	e015      	b.n	80018e0 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b1f      	cmp	r3, #31
 80018b8:	d808      	bhi.n	80018cc <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2101      	movs	r1, #1
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	fa01 f202 	lsl.w	r2, r1, r2
 80018c6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80018ca:	e009      	b.n	80018e0 <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	f003 021f 	and.w	r2, r3, #31
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f202 	lsl.w	r2, r1, r2
 80018dc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e008      	b.n	80018f6 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80018ea:	f043 0208 	orr.w	r2, r3, #8
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
  }
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	372c      	adds	r7, #44	; 0x2c
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	080050a8 	.word	0x080050a8

08001908 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8001908:	b480      	push	{r7}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800191a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d002      	beq.n	8001928 <HAL_FDCAN_ActivateNotification+0x20>
 8001922:	7dfb      	ldrb	r3, [r7, #23]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d155      	bne.n	80019d4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	4013      	ands	r3, r2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d108      	bne.n	8001948 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	65da      	str	r2, [r3, #92]	; 0x5c
 8001946:	e014      	b.n	8001972 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	4013      	ands	r3, r2
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	429a      	cmp	r2, r3
 8001956:	d108      	bne.n	800196a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 0202 	orr.w	r2, r2, #2
 8001966:	65da      	str	r2, [r3, #92]	; 0x5c
 8001968:	e003      	b.n	8001972 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2203      	movs	r2, #3
 8001970:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001978:	2b00      	cmp	r3, #0
 800197a:	d009      	beq.n	8001990 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	430a      	orrs	r2, r1
 800198c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <HAL_FDCAN_ActivateNotification+0xec>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	6812      	ldr	r2, [r2, #0]
 80019be:	430b      	orrs	r3, r1
 80019c0:	6553      	str	r3, [r2, #84]	; 0x54
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80019c4:	695a      	ldr	r2, [r3, #20]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	0f9b      	lsrs	r3, r3, #30
 80019ca:	490b      	ldr	r1, [pc, #44]	; (80019f8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80019d0:	2300      	movs	r3, #0
 80019d2:	e008      	b.n	80019e6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80019da:	f043 0202 	orr.w	r2, r3, #2
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
  }
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	371c      	adds	r7, #28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	3fcfffff 	.word	0x3fcfffff
 80019f8:	4000a800 	.word	0x4000a800

080019fc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b092      	sub	sp, #72	; 0x48
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t TTDistErrors;
  uint32_t TTFatalErrors;
  uint32_t SWTime;
  uint32_t SWCycleCount;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8001a04:	4b90      	ldr	r3, [pc, #576]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	079b      	lsls	r3, r3, #30
 8001a0a:	647b      	str	r3, [r7, #68]	; 0x44
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8001a0c:	4b8e      	ldr	r3, [pc, #568]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	079b      	lsls	r3, r3, #30
 8001a12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001a14:	4013      	ands	r3, r2
 8001a16:	647b      	str	r3, [r7, #68]	; 0x44
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a1e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001a22:	643b      	str	r3, [r7, #64]	; 0x40
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	643b      	str	r3, [r7, #64]	; 0x40
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a44:	4013      	ands	r3, r2
 8001a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a52:	63bb      	str	r3, [r7, #56]	; 0x38
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	63bb      	str	r3, [r7, #56]	; 0x38
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a66:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 8001a6a:	637b      	str	r3, [r7, #52]	; 0x34
  Errors &= hfdcan->Instance->IE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a74:	4013      	ands	r3, r2
 8001a76:	637b      	str	r3, [r7, #52]	; 0x34
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a7e:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 8001a82:	633b      	str	r3, [r7, #48]	; 0x30
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	633b      	str	r3, [r7, #48]	; 0x30

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d011      	beq.n	8001ac2 <HAL_FDCAN_IRQHandler+0xc6>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00a      	beq.n	8001ac2 <HAL_FDCAN_IRQHandler+0xc6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ab4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ab6:	4b64      	ldr	r3, [pc, #400]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 fa4f 	bl	8001f60 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d01e      	beq.n	8001b0e <HAL_FDCAN_IRQHandler+0x112>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d017      	beq.n	8001b0e <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001af2:	4013      	ands	r3, r2
 8001af4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001afe:	651a      	str	r2, [r3, #80]	; 0x50
 8001b00:	4b51      	ldr	r3, [pc, #324]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001b06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 fa00 	bl	8001f0e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8001b0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00d      	beq.n	8001b30 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001b1a:	4b4c      	ldr	r3, [pc, #304]	; (8001c4c <HAL_FDCAN_IRQHandler+0x250>)
 8001b1c:	400b      	ands	r3, r1
 8001b1e:	6513      	str	r3, [r2, #80]	; 0x50
 8001b20:	4a49      	ldr	r2, [pc, #292]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001b22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b24:	0f9b      	lsrs	r3, r3, #30
 8001b26:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8001b28:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f9c4 	bl	8001eb8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001b30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00d      	beq.n	8001b52 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001b3c:	4b43      	ldr	r3, [pc, #268]	; (8001c4c <HAL_FDCAN_IRQHandler+0x250>)
 8001b3e:	400b      	ands	r3, r1
 8001b40:	6513      	str	r3, [r2, #80]	; 0x50
 8001b42:	4a41      	ldr	r2, [pc, #260]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b46:	0f9b      	lsrs	r3, r3, #30
 8001b48:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001b4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f000 f9be 	bl	8001ece <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00d      	beq.n	8001b74 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001b5e:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <HAL_FDCAN_IRQHandler+0x250>)
 8001b60:	400b      	ands	r3, r1
 8001b62:	6513      	str	r3, [r2, #80]	; 0x50
 8001b64:	4a38      	ldr	r2, [pc, #224]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001b66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b68:	0f9b      	lsrs	r3, r3, #30
 8001b6a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001b6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7fe fc0e 	bl	8000390 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00d      	beq.n	8001b96 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001b80:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <HAL_FDCAN_IRQHandler+0x250>)
 8001b82:	400b      	ands	r3, r1
 8001b84:	6513      	str	r3, [r2, #80]	; 0x50
 8001b86:	4a30      	ldr	r2, [pc, #192]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b8a:	0f9b      	lsrs	r3, r3, #30
 8001b8c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001b8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7fe fc25 	bl	80003e0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d011      	beq.n	8001bc8 <HAL_FDCAN_IRQHandler+0x1cc>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001baa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00a      	beq.n	8001bc8 <HAL_FDCAN_IRQHandler+0x1cc>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bba:	651a      	str	r2, [r3, #80]	; 0x50
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f98e 	bl	8001ee4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01e      	beq.n	8001c14 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d017      	beq.n	8001c14 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001bec:	62bb      	str	r3, [r7, #40]	; 0x28
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c04:	651a      	str	r2, [r3, #80]	; 0x50
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001c0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f972 	bl	8001ef8 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != 0U)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d016      	beq.n	8001c50 <HAL_FDCAN_IRQHandler+0x254>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != 0U)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00f      	beq.n	8001c50 <HAL_FDCAN_IRQHandler+0x254>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001c38:	651a      	str	r2, [r3, #80]	; 0x50
 8001c3a:	4b03      	ldr	r3, [pc, #12]	; (8001c48 <HAL_FDCAN_IRQHandler+0x24c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f96f 	bl	8001f24 <HAL_FDCAN_RxBufferNewMessageCallback>
 8001c46:	e003      	b.n	8001c50 <HAL_FDCAN_IRQHandler+0x254>
 8001c48:	4000a800 	.word	0x4000a800
 8001c4c:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d011      	beq.n	8001c82 <HAL_FDCAN_IRQHandler+0x286>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d00a      	beq.n	8001c82 <HAL_FDCAN_IRQHandler+0x286>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c74:	651a      	str	r2, [r3, #80]	; 0x50
 8001c76:	4b8d      	ldr	r3, [pc, #564]	; (8001eac <HAL_FDCAN_IRQHandler+0x4b0>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f000 f95b 	bl	8001f38 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d011      	beq.n	8001cb4 <HAL_FDCAN_IRQHandler+0x2b8>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00a      	beq.n	8001cb4 <HAL_FDCAN_IRQHandler+0x2b8>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ca6:	651a      	str	r2, [r3, #80]	; 0x50
 8001ca8:	4b80      	ldr	r3, [pc, #512]	; (8001eac <HAL_FDCAN_IRQHandler+0x4b0>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f94c 	bl	8001f4c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d016      	beq.n	8001cf0 <HAL_FDCAN_IRQHandler+0x2f4>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00f      	beq.n	8001cf0 <HAL_FDCAN_IRQHandler+0x2f4>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cd8:	651a      	str	r2, [r3, #80]	; 0x50
 8001cda:	4b74      	ldr	r3, [pc, #464]	; (8001eac <HAL_FDCAN_IRQHandler+0x4b0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001ce6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00d      	beq.n	8001d12 <HAL_FDCAN_IRQHandler+0x316>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001cfc:	4b6c      	ldr	r3, [pc, #432]	; (8001eb0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8001cfe:	400b      	ands	r3, r1
 8001d00:	6513      	str	r3, [r2, #80]	; 0x50
 8001d02:	4a6a      	ldr	r2, [pc, #424]	; (8001eac <HAL_FDCAN_IRQHandler+0x4b0>)
 8001d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d06:	0f9b      	lsrs	r3, r3, #30
 8001d08:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001d0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f93b 	bl	8001f88 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d011      	beq.n	8001d3c <HAL_FDCAN_IRQHandler+0x340>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001d1e:	4b64      	ldr	r3, [pc, #400]	; (8001eb0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8001d20:	400b      	ands	r3, r1
 8001d22:	6513      	str	r3, [r2, #80]	; 0x50
 8001d24:	4a61      	ldr	r2, [pc, #388]	; (8001eac <HAL_FDCAN_IRQHandler+0x4b0>)
 8001d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d28:	0f9b      	lsrs	r3, r3, #30
 8001d2a:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a5c      	ldr	r2, [pc, #368]	; (8001eb4 <HAL_FDCAN_IRQHandler+0x4b8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	f040 80a6 	bne.w	8001e94 <HAL_FDCAN_IRQHandler+0x498>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f000 809e 	beq.w	8001e94 <HAL_FDCAN_IRQHandler+0x498>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001d7a:	623b      	str	r3, [r7, #32]
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	6a3a      	ldr	r2, [r7, #32]
 8001d84:	4013      	ands	r3, r2
 8001d86:	623b      	str	r3, [r7, #32]
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8001d92:	61fb      	str	r3, [r7, #28]
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61fb      	str	r3, [r7, #28]
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 8001daa:	61bb      	str	r3, [r7, #24]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 8001dc2:	617b      	str	r3, [r7, #20]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4013      	ands	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <HAL_FDCAN_IRQHandler+0x3ea>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ddc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8001dde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f8dc 	bl	8001f9e <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8001de6:	6a3b      	ldr	r3, [r7, #32]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d007      	beq.n	8001dfc <HAL_FDCAN_IRQHandler+0x400>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	6a3a      	ldr	r2, [r7, #32]
 8001df2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8001df4:	6a39      	ldr	r1, [r7, #32]
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f8dc 	bl	8001fb4 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != 0U)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d01b      	beq.n	8001e42 <HAL_FDCAN_IRQHandler+0x446>
      {
        if (__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != 0U)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d014      	beq.n	8001e42 <HAL_FDCAN_IRQHandler+0x446>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e1e:	0c1b      	lsrs	r3, r3, #16
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e2e:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	2240      	movs	r2, #64	; 0x40
 8001e36:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	6939      	ldr	r1, [r7, #16]
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f8c4 	bl	8001fca <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d007      	beq.n	8001e58 <HAL_FDCAN_IRQHandler+0x45c>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	69fa      	ldr	r2, [r7, #28]
 8001e4e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8001e50:	69f9      	ldr	r1, [r7, #28]
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f8c5 	bl	8001fe2 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <HAL_FDCAN_IRQHandler+0x47a>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	69ba      	ldr	r2, [r7, #24]
 8001e64:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d00b      	beq.n	8001e94 <HAL_FDCAN_IRQHandler+0x498>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d002      	beq.n	8001ea4 <HAL_FDCAN_IRQHandler+0x4a8>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f868 	bl	8001f74 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	3748      	adds	r7, #72	; 0x48
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	4000a800 	.word	0x4000a800
 8001eb0:	3fcfffff 	.word	0x3fcfffff
 8001eb4:	4000a000 	.word	0x4000a000

08001eb8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b085      	sub	sp, #20
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8001fd6:	bf00      	nop
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002004:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800200e:	4ba7      	ldr	r3, [pc, #668]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002010:	4013      	ands	r3, r2
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	0091      	lsls	r1, r2, #2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	430b      	orrs	r3, r1
 800201c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002028:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002030:	041a      	lsls	r2, r3, #16
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002040:	68ba      	ldr	r2, [r7, #8]
 8002042:	4413      	add	r3, r2
 8002044:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800204e:	4b97      	ldr	r3, [pc, #604]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002050:	4013      	ands	r3, r2
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	0091      	lsls	r1, r2, #2
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	430b      	orrs	r3, r1
 800205c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002068:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002070:	041a      	lsls	r2, r3, #16
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	4413      	add	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002090:	4b86      	ldr	r3, [pc, #536]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002092:	4013      	ands	r3, r2
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	0091      	lsls	r1, r2, #2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6812      	ldr	r2, [r2, #0]
 800209c:	430b      	orrs	r3, r1
 800209e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80020aa:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	041a      	lsls	r2, r3, #16
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80020c6:	fb02 f303 	mul.w	r3, r2, r3
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	4413      	add	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020d8:	4b74      	ldr	r3, [pc, #464]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80020da:	4013      	ands	r3, r2
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	0091      	lsls	r1, r2, #2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80020f2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020fa:	041a      	lsls	r2, r3, #16
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	430a      	orrs	r2, r1
 8002102:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800210e:	fb02 f303 	mul.w	r3, r2, r3
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	4413      	add	r3, r2
 8002116:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8002120:	4b62      	ldr	r3, [pc, #392]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002122:	4013      	ands	r3, r2
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	0091      	lsls	r1, r2, #2
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	430b      	orrs	r3, r1
 800212e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	4413      	add	r3, r2
 8002142:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800214c:	4b57      	ldr	r3, [pc, #348]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800214e:	4013      	ands	r3, r2
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	0091      	lsls	r1, r2, #2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	430b      	orrs	r3, r1
 800215a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002166:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216e:	041a      	lsls	r2, r3, #16
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	4413      	add	r3, r2
 8002184:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800218e:	4b47      	ldr	r3, [pc, #284]	; (80022ac <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002190:	4013      	ands	r3, r2
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	0091      	lsls	r1, r2, #2
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	6812      	ldr	r2, [r2, #0]
 800219a:	430b      	orrs	r3, r1
 800219c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021a8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b0:	041a      	lsls	r2, r3, #16
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021c4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021cc:	061a      	lsls	r2, r3, #24
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021dc:	4b34      	ldr	r3, [pc, #208]	; (80022b0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80021de:	4413      	add	r3, r2
 80021e0:	009a      	lsls	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	441a      	add	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	441a      	add	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8002212:	fb01 f303 	mul.w	r3, r1, r3
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	441a      	add	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800222a:	fb01 f303 	mul.w	r3, r1, r3
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	441a      	add	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8002242:	fb01 f303 	mul.w	r3, r1, r3
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	441a      	add	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	441a      	add	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	441a      	add	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800228e:	fb01 f303 	mul.w	r3, r1, r3
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	441a      	add	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a2:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d915      	bls.n	80022d4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80022a8:	e006      	b.n	80022b8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80022aa:	bf00      	nop
 80022ac:	ffff0003 	.word	0xffff0003
 80022b0:	10002b00 	.word	0x10002b00
 80022b4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80022be:	f043 0220 	orr.w	r2, r3, #32
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2203      	movs	r2, #3
 80022cc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e010      	b.n	80022f6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	e005      	b.n	80022e8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	3304      	adds	r3, #4
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d3f3      	bcc.n	80022dc <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop

08002304 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 8002304:	b480      	push	{r7}
 8002306:	b089      	sub	sp, #36	; 0x24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
 8002310:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10a      	bne.n	8002330 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002322:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800232a:	4313      	orrs	r3, r2
 800232c:	61fb      	str	r3, [r7, #28]
 800232e:	e00a      	b.n	8002346 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002338:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800233e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002340:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002344:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8002350:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002356:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800235c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8002362:	4313      	orrs	r3, r2
 8002364:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002370:	6839      	ldr	r1, [r7, #0]
 8002372:	fb01 f303 	mul.w	r3, r1, r3
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	69fa      	ldr	r2, [r7, #28]
 8002380:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	3304      	adds	r3, #4
 8002386:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	3304      	adds	r3, #4
 8002392:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	e020      	b.n	80023dc <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3303      	adds	r3, #3
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	3302      	adds	r3, #2
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	440b      	add	r3, r1
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80023b2:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	3301      	adds	r3, #1
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	440b      	add	r3, r1
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 80023c0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	440a      	add	r2, r1
 80023c8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 80023ca:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	3304      	adds	r3, #4
 80023d4:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	3304      	adds	r3, #4
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	0c1b      	lsrs	r3, r3, #16
 80023e2:	4a06      	ldr	r2, [pc, #24]	; (80023fc <FDCAN_CopyMessageToRAM+0xf8>)
 80023e4:	5cd3      	ldrb	r3, [r2, r3]
 80023e6:	461a      	mov	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d3d5      	bcc.n	800239a <FDCAN_CopyMessageToRAM+0x96>
  }
}
 80023ee:	bf00      	nop
 80023f0:	bf00      	nop
 80023f2:	3724      	adds	r7, #36	; 0x24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	080050a8 	.word	0x080050a8

08002400 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002400:	b480      	push	{r7}
 8002402:	b089      	sub	sp, #36	; 0x24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800240e:	4b89      	ldr	r3, [pc, #548]	; (8002634 <HAL_GPIO_Init+0x234>)
 8002410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002412:	e194      	b.n	800273e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	2101      	movs	r1, #1
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	fa01 f303 	lsl.w	r3, r1, r3
 8002420:	4013      	ands	r3, r2
 8002422:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 8186 	beq.w	8002738 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	2b01      	cmp	r3, #1
 8002436:	d005      	beq.n	8002444 <HAL_GPIO_Init+0x44>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d130      	bne.n	80024a6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	2203      	movs	r2, #3
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800247a:	2201      	movs	r2, #1
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	091b      	lsrs	r3, r3, #4
 8002490:	f003 0201 	and.w	r2, r3, #1
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4313      	orrs	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d017      	beq.n	80024e2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	2203      	movs	r2, #3
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4013      	ands	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d123      	bne.n	8002536 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	08da      	lsrs	r2, r3, #3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3208      	adds	r2, #8
 80024f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	220f      	movs	r2, #15
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43db      	mvns	r3, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4013      	ands	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	691a      	ldr	r2, [r3, #16]
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	08da      	lsrs	r2, r3, #3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3208      	adds	r2, #8
 8002530:	69b9      	ldr	r1, [r7, #24]
 8002532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	2203      	movs	r2, #3
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43db      	mvns	r3, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4013      	ands	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0203 	and.w	r2, r3, #3
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 80e0 	beq.w	8002738 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002578:	4b2f      	ldr	r3, [pc, #188]	; (8002638 <HAL_GPIO_Init+0x238>)
 800257a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800257e:	4a2e      	ldr	r2, [pc, #184]	; (8002638 <HAL_GPIO_Init+0x238>)
 8002580:	f043 0302 	orr.w	r3, r3, #2
 8002584:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8002588:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <HAL_GPIO_Init+0x238>)
 800258a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002596:	4a29      	ldr	r2, [pc, #164]	; (800263c <HAL_GPIO_Init+0x23c>)
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	3302      	adds	r3, #2
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	220f      	movs	r2, #15
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a20      	ldr	r2, [pc, #128]	; (8002640 <HAL_GPIO_Init+0x240>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d052      	beq.n	8002668 <HAL_GPIO_Init+0x268>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a1f      	ldr	r2, [pc, #124]	; (8002644 <HAL_GPIO_Init+0x244>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d031      	beq.n	800262e <HAL_GPIO_Init+0x22e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a1e      	ldr	r2, [pc, #120]	; (8002648 <HAL_GPIO_Init+0x248>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d02b      	beq.n	800262a <HAL_GPIO_Init+0x22a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a1d      	ldr	r2, [pc, #116]	; (800264c <HAL_GPIO_Init+0x24c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d025      	beq.n	8002626 <HAL_GPIO_Init+0x226>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a1c      	ldr	r2, [pc, #112]	; (8002650 <HAL_GPIO_Init+0x250>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d01f      	beq.n	8002622 <HAL_GPIO_Init+0x222>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a1b      	ldr	r2, [pc, #108]	; (8002654 <HAL_GPIO_Init+0x254>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d019      	beq.n	800261e <HAL_GPIO_Init+0x21e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a1a      	ldr	r2, [pc, #104]	; (8002658 <HAL_GPIO_Init+0x258>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d013      	beq.n	800261a <HAL_GPIO_Init+0x21a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a19      	ldr	r2, [pc, #100]	; (800265c <HAL_GPIO_Init+0x25c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d00d      	beq.n	8002616 <HAL_GPIO_Init+0x216>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a18      	ldr	r2, [pc, #96]	; (8002660 <HAL_GPIO_Init+0x260>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d007      	beq.n	8002612 <HAL_GPIO_Init+0x212>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a17      	ldr	r2, [pc, #92]	; (8002664 <HAL_GPIO_Init+0x264>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d101      	bne.n	800260e <HAL_GPIO_Init+0x20e>
 800260a:	2309      	movs	r3, #9
 800260c:	e02d      	b.n	800266a <HAL_GPIO_Init+0x26a>
 800260e:	230a      	movs	r3, #10
 8002610:	e02b      	b.n	800266a <HAL_GPIO_Init+0x26a>
 8002612:	2308      	movs	r3, #8
 8002614:	e029      	b.n	800266a <HAL_GPIO_Init+0x26a>
 8002616:	2307      	movs	r3, #7
 8002618:	e027      	b.n	800266a <HAL_GPIO_Init+0x26a>
 800261a:	2306      	movs	r3, #6
 800261c:	e025      	b.n	800266a <HAL_GPIO_Init+0x26a>
 800261e:	2305      	movs	r3, #5
 8002620:	e023      	b.n	800266a <HAL_GPIO_Init+0x26a>
 8002622:	2304      	movs	r3, #4
 8002624:	e021      	b.n	800266a <HAL_GPIO_Init+0x26a>
 8002626:	2303      	movs	r3, #3
 8002628:	e01f      	b.n	800266a <HAL_GPIO_Init+0x26a>
 800262a:	2302      	movs	r3, #2
 800262c:	e01d      	b.n	800266a <HAL_GPIO_Init+0x26a>
 800262e:	2301      	movs	r3, #1
 8002630:	e01b      	b.n	800266a <HAL_GPIO_Init+0x26a>
 8002632:	bf00      	nop
 8002634:	58000080 	.word	0x58000080
 8002638:	58024400 	.word	0x58024400
 800263c:	58000400 	.word	0x58000400
 8002640:	58020000 	.word	0x58020000
 8002644:	58020400 	.word	0x58020400
 8002648:	58020800 	.word	0x58020800
 800264c:	58020c00 	.word	0x58020c00
 8002650:	58021000 	.word	0x58021000
 8002654:	58021400 	.word	0x58021400
 8002658:	58021800 	.word	0x58021800
 800265c:	58021c00 	.word	0x58021c00
 8002660:	58022000 	.word	0x58022000
 8002664:	58022400 	.word	0x58022400
 8002668:	2300      	movs	r3, #0
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	f002 0203 	and.w	r2, r2, #3
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	4093      	lsls	r3, r2
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4313      	orrs	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800267a:	4938      	ldr	r1, [pc, #224]	; (800275c <HAL_GPIO_Init+0x35c>)
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	089b      	lsrs	r3, r3, #2
 8002680:	3302      	adds	r3, #2
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002688:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	43db      	mvns	r3, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4013      	ands	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80026ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80026b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80026dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	43db      	mvns	r3, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4013      	ands	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	3301      	adds	r3, #1
 800273c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	f47f ae63 	bne.w	8002414 <HAL_GPIO_Init+0x14>
  }
}
 800274e:	bf00      	nop
 8002750:	bf00      	nop
 8002752:	3724      	adds	r7, #36	; 0x24
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	58000400 	.word	0x58000400

08002760 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002768:	4b29      	ldr	r3, [pc, #164]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	2b06      	cmp	r3, #6
 8002772:	d00a      	beq.n	800278a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002774:	4b26      	ldr	r3, [pc, #152]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	429a      	cmp	r2, r3
 8002780:	d001      	beq.n	8002786 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e040      	b.n	8002808 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002786:	2300      	movs	r3, #0
 8002788:	e03e      	b.n	8002808 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800278a:	4b21      	ldr	r3, [pc, #132]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002792:	491f      	ldr	r1, [pc, #124]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4313      	orrs	r3, r2
 8002798:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800279a:	f7fe fb29 	bl	8000df0 <HAL_GetTick>
 800279e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027a0:	e009      	b.n	80027b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027a2:	f7fe fb25 	bl	8000df0 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027b0:	d901      	bls.n	80027b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e028      	b.n	8002808 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027b6:	4b16      	ldr	r3, [pc, #88]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027c2:	d1ee      	bne.n	80027a2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b1e      	cmp	r3, #30
 80027c8:	d008      	beq.n	80027dc <HAL_PWREx_ConfigSupply+0x7c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b2e      	cmp	r3, #46	; 0x2e
 80027ce:	d005      	beq.n	80027dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b1d      	cmp	r3, #29
 80027d4:	d002      	beq.n	80027dc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b2d      	cmp	r3, #45	; 0x2d
 80027da:	d114      	bne.n	8002806 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80027dc:	f7fe fb08 	bl	8000df0 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80027e2:	e009      	b.n	80027f8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027e4:	f7fe fb04 	bl	8000df0 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027f2:	d901      	bls.n	80027f8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e007      	b.n	8002808 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_PWREx_ConfigSupply+0xb0>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002804:	d1ee      	bne.n	80027e4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	58024800 	.word	0x58024800

08002814 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08c      	sub	sp, #48	; 0x30
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e3f3      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 80b3 	beq.w	800299a <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002834:	4b9e      	ldr	r3, [pc, #632]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800283c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800283e:	4b9c      	ldr	r3, [pc, #624]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002842:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002846:	2b10      	cmp	r3, #16
 8002848:	d007      	beq.n	800285a <HAL_RCC_OscConfig+0x46>
 800284a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284c:	2b18      	cmp	r3, #24
 800284e:	d112      	bne.n	8002876 <HAL_RCC_OscConfig+0x62>
 8002850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d10d      	bne.n	8002876 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285a:	4b95      	ldr	r3, [pc, #596]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	f000 8098 	beq.w	8002998 <HAL_RCC_OscConfig+0x184>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	f040 8093 	bne.w	8002998 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e3cb      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800287e:	d106      	bne.n	800288e <HAL_RCC_OscConfig+0x7a>
 8002880:	4b8b      	ldr	r3, [pc, #556]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a8a      	ldr	r2, [pc, #552]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	e058      	b.n	8002940 <HAL_RCC_OscConfig+0x12c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d112      	bne.n	80028bc <HAL_RCC_OscConfig+0xa8>
 8002896:	4b86      	ldr	r3, [pc, #536]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a85      	ldr	r2, [pc, #532]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800289c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	4b83      	ldr	r3, [pc, #524]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a82      	ldr	r2, [pc, #520]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028a8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b80      	ldr	r3, [pc, #512]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a7f      	ldr	r2, [pc, #508]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e041      	b.n	8002940 <HAL_RCC_OscConfig+0x12c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028c4:	d112      	bne.n	80028ec <HAL_RCC_OscConfig+0xd8>
 80028c6:	4b7a      	ldr	r3, [pc, #488]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a79      	ldr	r2, [pc, #484]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b77      	ldr	r3, [pc, #476]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a76      	ldr	r2, [pc, #472]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	4b74      	ldr	r3, [pc, #464]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a73      	ldr	r2, [pc, #460]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e029      	b.n	8002940 <HAL_RCC_OscConfig+0x12c>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80028f4:	d112      	bne.n	800291c <HAL_RCC_OscConfig+0x108>
 80028f6:	4b6e      	ldr	r3, [pc, #440]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a6d      	ldr	r2, [pc, #436]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80028fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b6b      	ldr	r3, [pc, #428]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a6a      	ldr	r2, [pc, #424]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b68      	ldr	r3, [pc, #416]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a67      	ldr	r2, [pc, #412]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e011      	b.n	8002940 <HAL_RCC_OscConfig+0x12c>
 800291c:	4b64      	ldr	r3, [pc, #400]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a63      	ldr	r2, [pc, #396]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	4b61      	ldr	r3, [pc, #388]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a60      	ldr	r2, [pc, #384]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800292e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	4b5e      	ldr	r3, [pc, #376]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a5d      	ldr	r2, [pc, #372]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800293a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800293e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d013      	beq.n	8002970 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002948:	f7fe fa52 	bl	8000df0 <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002950:	f7fe fa4e 	bl	8000df0 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b64      	cmp	r3, #100	; 0x64
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e355      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002962:	4b53      	ldr	r3, [pc, #332]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCC_OscConfig+0x13c>
 800296e:	e014      	b.n	800299a <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002970:	f7fe fa3e 	bl	8000df0 <HAL_GetTick>
 8002974:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002978:	f7fe fa3a 	bl	8000df0 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b64      	cmp	r3, #100	; 0x64
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e341      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800298a:	4b49      	ldr	r3, [pc, #292]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x164>
 8002996:	e000      	b.n	800299a <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 808c 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029a8:	4b41      	ldr	r3, [pc, #260]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029b2:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80029b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d007      	beq.n	80029ce <HAL_RCC_OscConfig+0x1ba>
 80029be:	6a3b      	ldr	r3, [r7, #32]
 80029c0:	2b18      	cmp	r3, #24
 80029c2:	d137      	bne.n	8002a34 <HAL_RCC_OscConfig+0x220>
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d132      	bne.n	8002a34 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029ce:	4b38      	ldr	r3, [pc, #224]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_RCC_OscConfig+0x1d2>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e313      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029e6:	4b32      	ldr	r3, [pc, #200]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 0219 	bic.w	r2, r3, #25
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	492f      	ldr	r1, [pc, #188]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029f8:	f7fe f9fa 	bl	8000df0 <HAL_GetTick>
 80029fc:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a00:	f7fe f9f6 	bl	8000df0 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e2fd      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a12:	4b27      	ldr	r3, [pc, #156]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0304 	and.w	r3, r3, #4
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1e:	4b24      	ldr	r3, [pc, #144]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	061b      	lsls	r3, r3, #24
 8002a2c:	4920      	ldr	r1, [pc, #128]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a32:	e045      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d026      	beq.n	8002a8a <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a3c:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f023 0219 	bic.w	r2, r3, #25
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	4919      	ldr	r1, [pc, #100]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7fe f9cf 	bl	8000df0 <HAL_GetTick>
 8002a52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a56:	f7fe f9cb 	bl	8000df0 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e2d2      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a68:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a74:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	061b      	lsls	r3, r3, #24
 8002a82:	490b      	ldr	r1, [pc, #44]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	604b      	str	r3, [r1, #4]
 8002a88:	e01a      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a08      	ldr	r2, [pc, #32]	; (8002ab0 <HAL_RCC_OscConfig+0x29c>)
 8002a90:	f023 0301 	bic.w	r3, r3, #1
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe f9ab 	bl	8000df0 <HAL_GetTick>
 8002a9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a9c:	e00a      	b.n	8002ab4 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a9e:	f7fe f9a7 	bl	8000df0 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d903      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e2ae      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
 8002ab0:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ab4:	4b99      	ldr	r3, [pc, #612]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1ee      	bne.n	8002a9e <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d06a      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002acc:	4b93      	ldr	r3, [pc, #588]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ad4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ad6:	4b91      	ldr	r3, [pc, #580]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ada:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d007      	beq.n	8002af2 <HAL_RCC_OscConfig+0x2de>
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b18      	cmp	r3, #24
 8002ae6:	d11b      	bne.n	8002b20 <HAL_RCC_OscConfig+0x30c>
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d116      	bne.n	8002b20 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002af2:	4b8a      	ldr	r3, [pc, #552]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d005      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2f6>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	2b80      	cmp	r3, #128	; 0x80
 8002b04:	d001      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e281      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b0a:	4b84      	ldr	r3, [pc, #528]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	061b      	lsls	r3, r3, #24
 8002b18:	4980      	ldr	r1, [pc, #512]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b1e:	e040      	b.n	8002ba2 <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d023      	beq.n	8002b70 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b28:	4b7c      	ldr	r3, [pc, #496]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a7b      	ldr	r2, [pc, #492]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b34:	f7fe f95c 	bl	8000df0 <HAL_GetTick>
 8002b38:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002b3c:	f7fe f958 	bl	8000df0 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e25f      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b4e:	4b73      	ldr	r3, [pc, #460]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0f0      	beq.n	8002b3c <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b5a:	4b70      	ldr	r3, [pc, #448]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	061b      	lsls	r3, r3, #24
 8002b68:	496c      	ldr	r1, [pc, #432]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60cb      	str	r3, [r1, #12]
 8002b6e:	e018      	b.n	8002ba2 <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002b70:	4b6a      	ldr	r3, [pc, #424]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a69      	ldr	r2, [pc, #420]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7c:	f7fe f938 	bl	8000df0 <HAL_GetTick>
 8002b80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002b84:	f7fe f934 	bl	8000df0 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e23b      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b96:	4b61      	ldr	r3, [pc, #388]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1f0      	bne.n	8002b84 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d036      	beq.n	8002c1c <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d019      	beq.n	8002bea <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb6:	4b59      	ldr	r3, [pc, #356]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002bb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bba:	4a58      	ldr	r2, [pc, #352]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc2:	f7fe f915 	bl	8000df0 <HAL_GetTick>
 8002bc6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bca:	f7fe f911 	bl	8000df0 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e218      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bdc:	4b4f      	ldr	r3, [pc, #316]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002bde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f0      	beq.n	8002bca <HAL_RCC_OscConfig+0x3b6>
 8002be8:	e018      	b.n	8002c1c <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bea:	4b4c      	ldr	r3, [pc, #304]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bee:	4a4b      	ldr	r2, [pc, #300]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002bf0:	f023 0301 	bic.w	r3, r3, #1
 8002bf4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf6:	f7fe f8fb 	bl	8000df0 <HAL_GetTick>
 8002bfa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bfe:	f7fe f8f7 	bl	8000df0 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e1fe      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c10:	4b42      	ldr	r3, [pc, #264]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f0      	bne.n	8002bfe <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0320 	and.w	r3, r3, #32
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d036      	beq.n	8002c96 <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d019      	beq.n	8002c64 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c30:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a39      	ldr	r2, [pc, #228]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c3c:	f7fe f8d8 	bl	8000df0 <HAL_GetTick>
 8002c40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002c44:	f7fe f8d4 	bl	8000df0 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e1db      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c56:	4b31      	ldr	r3, [pc, #196]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCC_OscConfig+0x430>
 8002c62:	e018      	b.n	8002c96 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c64:	4b2d      	ldr	r3, [pc, #180]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a2c      	ldr	r2, [pc, #176]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c70:	f7fe f8be 	bl	8000df0 <HAL_GetTick>
 8002c74:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002c78:	f7fe f8ba 	bl	8000df0 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e1c1      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c8a:	4b24      	ldr	r3, [pc, #144]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f0      	bne.n	8002c78 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 80af 	beq.w	8002e02 <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ca4:	4b1e      	ldr	r3, [pc, #120]	; (8002d20 <HAL_RCC_OscConfig+0x50c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a1d      	ldr	r2, [pc, #116]	; (8002d20 <HAL_RCC_OscConfig+0x50c>)
 8002caa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cb0:	f7fe f89e 	bl	8000df0 <HAL_GetTick>
 8002cb4:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002cb8:	f7fe f89a 	bl	8000df0 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b64      	cmp	r3, #100	; 0x64
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e1a1      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <HAL_RCC_OscConfig+0x50c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0f0      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d106      	bne.n	8002cec <HAL_RCC_OscConfig+0x4d8>
 8002cde:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce2:	4a0e      	ldr	r2, [pc, #56]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cea:	e05b      	b.n	8002da4 <HAL_RCC_OscConfig+0x590>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d117      	bne.n	8002d24 <HAL_RCC_OscConfig+0x510>
 8002cf4:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf8:	4a08      	ldr	r2, [pc, #32]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002cfa:	f023 0301 	bic.w	r3, r3, #1
 8002cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8002d00:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d04:	4a05      	ldr	r2, [pc, #20]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d0c:	4b03      	ldr	r3, [pc, #12]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d10:	4a02      	ldr	r2, [pc, #8]	; (8002d1c <HAL_RCC_OscConfig+0x508>)
 8002d12:	f023 0304 	bic.w	r3, r3, #4
 8002d16:	6713      	str	r3, [r2, #112]	; 0x70
 8002d18:	e044      	b.n	8002da4 <HAL_RCC_OscConfig+0x590>
 8002d1a:	bf00      	nop
 8002d1c:	58024400 	.word	0x58024400
 8002d20:	58024800 	.word	0x58024800
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d112      	bne.n	8002d52 <HAL_RCC_OscConfig+0x53e>
 8002d2c:	4b95      	ldr	r3, [pc, #596]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d30:	4a94      	ldr	r2, [pc, #592]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	6713      	str	r3, [r2, #112]	; 0x70
 8002d38:	4b92      	ldr	r3, [pc, #584]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3c:	4a91      	ldr	r2, [pc, #580]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d42:	6713      	str	r3, [r2, #112]	; 0x70
 8002d44:	4b8f      	ldr	r3, [pc, #572]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d48:	4a8e      	ldr	r2, [pc, #568]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d50:	e028      	b.n	8002da4 <HAL_RCC_OscConfig+0x590>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	2b85      	cmp	r3, #133	; 0x85
 8002d58:	d112      	bne.n	8002d80 <HAL_RCC_OscConfig+0x56c>
 8002d5a:	4b8a      	ldr	r3, [pc, #552]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5e:	4a89      	ldr	r2, [pc, #548]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d60:	f043 0304 	orr.w	r3, r3, #4
 8002d64:	6713      	str	r3, [r2, #112]	; 0x70
 8002d66:	4b87      	ldr	r3, [pc, #540]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a86      	ldr	r2, [pc, #536]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
 8002d72:	4b84      	ldr	r3, [pc, #528]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	4a83      	ldr	r2, [pc, #524]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7e:	e011      	b.n	8002da4 <HAL_RCC_OscConfig+0x590>
 8002d80:	4b80      	ldr	r3, [pc, #512]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d84:	4a7f      	ldr	r2, [pc, #508]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d86:	f023 0301 	bic.w	r3, r3, #1
 8002d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8c:	4b7d      	ldr	r3, [pc, #500]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d90:	4a7c      	ldr	r2, [pc, #496]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d92:	f023 0304 	bic.w	r3, r3, #4
 8002d96:	6713      	str	r3, [r2, #112]	; 0x70
 8002d98:	4b7a      	ldr	r3, [pc, #488]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	4a79      	ldr	r2, [pc, #484]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002d9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002da2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d015      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dac:	f7fe f820 	bl	8000df0 <HAL_GetTick>
 8002db0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002db2:	e00a      	b.n	8002dca <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db4:	f7fe f81c 	bl	8000df0 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e121      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dca:	4b6e      	ldr	r3, [pc, #440]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0ee      	beq.n	8002db4 <HAL_RCC_OscConfig+0x5a0>
 8002dd6:	e014      	b.n	8002e02 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd8:	f7fe f80a 	bl	8000df0 <HAL_GetTick>
 8002ddc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002dde:	e00a      	b.n	8002df6 <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de0:	f7fe f806 	bl	8000df0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e10b      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002df6:	4b63      	ldr	r3, [pc, #396]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1ee      	bne.n	8002de0 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8100 	beq.w	800300c <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e0c:	4b5d      	ldr	r3, [pc, #372]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e14:	2b18      	cmp	r3, #24
 8002e16:	f000 80bb 	beq.w	8002f90 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	f040 8095 	bne.w	8002f4e <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e24:	4b57      	ldr	r3, [pc, #348]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a56      	ldr	r2, [pc, #344]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e30:	f7fd ffde 	bl	8000df0 <HAL_GetTick>
 8002e34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fd ffda 	bl	8000df0 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e0e1      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e4a:	4b4e      	ldr	r3, [pc, #312]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e56:	4b4b      	ldr	r3, [pc, #300]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e5a:	4b4b      	ldr	r3, [pc, #300]	; (8002f88 <HAL_RCC_OscConfig+0x774>)
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e66:	0112      	lsls	r2, r2, #4
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	4946      	ldr	r1, [pc, #280]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	628b      	str	r3, [r1, #40]	; 0x28
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e74:	3b01      	subs	r3, #1
 8002e76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	025b      	lsls	r3, r3, #9
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	041b      	lsls	r3, r3, #16
 8002e8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	061b      	lsls	r3, r3, #24
 8002e9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002ea0:	4938      	ldr	r1, [pc, #224]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002ea6:	4b37      	ldr	r3, [pc, #220]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eaa:	4a36      	ldr	r2, [pc, #216]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002eac:	f023 0301 	bic.w	r3, r3, #1
 8002eb0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002eb2:	4b34      	ldr	r3, [pc, #208]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002eb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eb6:	4b35      	ldr	r3, [pc, #212]	; (8002f8c <HAL_RCC_OscConfig+0x778>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ebe:	00d2      	lsls	r2, r2, #3
 8002ec0:	4930      	ldr	r1, [pc, #192]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ec6:	4b2f      	ldr	r3, [pc, #188]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eca:	f023 020c 	bic.w	r2, r3, #12
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	492c      	ldr	r1, [pc, #176]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ed8:	4b2a      	ldr	r3, [pc, #168]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002edc:	f023 0202 	bic.w	r2, r3, #2
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee4:	4927      	ldr	r1, [pc, #156]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eea:	4b26      	ldr	r3, [pc, #152]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eee:	4a25      	ldr	r2, [pc, #148]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ef6:	4b23      	ldr	r3, [pc, #140]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efa:	4a22      	ldr	r2, [pc, #136]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f00:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f02:	4b20      	ldr	r3, [pc, #128]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	4a1f      	ldr	r2, [pc, #124]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f0c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002f0e:	4b1d      	ldr	r3, [pc, #116]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f12:	4a1c      	ldr	r2, [pc, #112]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f1a:	4b1a      	ldr	r3, [pc, #104]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a19      	ldr	r2, [pc, #100]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f26:	f7fd ff63 	bl	8000df0 <HAL_GetTick>
 8002f2a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f2e:	f7fd ff5f 	bl	8000df0 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e066      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f40:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0x71a>
 8002f4c:	e05e      	b.n	800300c <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a0c      	ldr	r2, [pc, #48]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fd ff49 	bl	8000df0 <HAL_GetTick>
 8002f5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fd ff45 	bl	8000df0 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e04c      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f74:	4b03      	ldr	r3, [pc, #12]	; (8002f84 <HAL_RCC_OscConfig+0x770>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x74e>
 8002f80:	e044      	b.n	800300c <HAL_RCC_OscConfig+0x7f8>
 8002f82:	bf00      	nop
 8002f84:	58024400 	.word	0x58024400
 8002f88:	fffffc0c 	.word	0xfffffc0c
 8002f8c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f90:	4b21      	ldr	r3, [pc, #132]	; (8003018 <HAL_RCC_OscConfig+0x804>)
 8002f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f94:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f96:	4b20      	ldr	r3, [pc, #128]	; (8003018 <HAL_RCC_OscConfig+0x804>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d031      	beq.n	8003008 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	f003 0203 	and.w	r2, r3, #3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d12a      	bne.n	8003008 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	091b      	lsrs	r3, r3, #4
 8002fb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d122      	bne.n	8003008 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d11a      	bne.n	8003008 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	0a5b      	lsrs	r3, r3, #9
 8002fd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fde:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d111      	bne.n	8003008 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	0c1b      	lsrs	r3, r3, #16
 8002fe8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d108      	bne.n	8003008 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	0e1b      	lsrs	r3, r3, #24
 8002ffa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003002:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3730      	adds	r7, #48	; 0x30
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	58024400 	.word	0x58024400

0800301c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e19c      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003030:	4b8a      	ldr	r3, [pc, #552]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d910      	bls.n	8003060 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b87      	ldr	r3, [pc, #540]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 020f 	bic.w	r2, r3, #15
 8003046:	4985      	ldr	r1, [pc, #532]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800304e:	4b83      	ldr	r3, [pc, #524]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d001      	beq.n	8003060 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e184      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b00      	cmp	r3, #0
 800306a:	d010      	beq.n	800308e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	4b7b      	ldr	r3, [pc, #492]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003078:	429a      	cmp	r2, r3
 800307a:	d908      	bls.n	800308e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800307c:	4b78      	ldr	r3, [pc, #480]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	4975      	ldr	r1, [pc, #468]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800308a:	4313      	orrs	r3, r2
 800308c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d010      	beq.n	80030bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	4b70      	ldr	r3, [pc, #448]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d908      	bls.n	80030bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030aa:	4b6d      	ldr	r3, [pc, #436]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	496a      	ldr	r1, [pc, #424]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d010      	beq.n	80030ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	699a      	ldr	r2, [r3, #24]
 80030cc:	4b64      	ldr	r3, [pc, #400]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d908      	bls.n	80030ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030d8:	4b61      	ldr	r3, [pc, #388]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	495e      	ldr	r1, [pc, #376]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d010      	beq.n	8003118 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69da      	ldr	r2, [r3, #28]
 80030fa:	4b59      	ldr	r3, [pc, #356]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003102:	429a      	cmp	r2, r3
 8003104:	d908      	bls.n	8003118 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003106:	4b56      	ldr	r3, [pc, #344]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	4953      	ldr	r1, [pc, #332]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003114:	4313      	orrs	r3, r2
 8003116:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d010      	beq.n	8003146 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68da      	ldr	r2, [r3, #12]
 8003128:	4b4d      	ldr	r3, [pc, #308]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	429a      	cmp	r2, r3
 8003132:	d908      	bls.n	8003146 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003134:	4b4a      	ldr	r3, [pc, #296]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	f023 020f 	bic.w	r2, r3, #15
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4947      	ldr	r1, [pc, #284]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003142:	4313      	orrs	r3, r2
 8003144:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d055      	beq.n	80031fe <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003152:	4b43      	ldr	r3, [pc, #268]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	4940      	ldr	r1, [pc, #256]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003160:	4313      	orrs	r3, r2
 8003162:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b02      	cmp	r3, #2
 800316a:	d107      	bne.n	800317c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800316c:	4b3c      	ldr	r3, [pc, #240]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d121      	bne.n	80031bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e0f6      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b03      	cmp	r3, #3
 8003182:	d107      	bne.n	8003194 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003184:	4b36      	ldr	r3, [pc, #216]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d115      	bne.n	80031bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e0ea      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d107      	bne.n	80031ac <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800319c:	4b30      	ldr	r3, [pc, #192]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d109      	bne.n	80031bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0de      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031ac:	4b2c      	ldr	r3, [pc, #176]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e0d6      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031bc:	4b28      	ldr	r3, [pc, #160]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	f023 0207 	bic.w	r2, r3, #7
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	4925      	ldr	r1, [pc, #148]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ce:	f7fd fe0f 	bl	8000df0 <HAL_GetTick>
 80031d2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d4:	e00a      	b.n	80031ec <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d6:	f7fd fe0b 	bl	8000df0 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e0be      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ec:	4b1c      	ldr	r3, [pc, #112]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d1eb      	bne.n	80031d6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d010      	beq.n	800322c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	4b14      	ldr	r3, [pc, #80]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	429a      	cmp	r2, r3
 8003218:	d208      	bcs.n	800322c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800321a:	4b11      	ldr	r3, [pc, #68]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	f023 020f 	bic.w	r2, r3, #15
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	490e      	ldr	r1, [pc, #56]	; (8003260 <HAL_RCC_ClockConfig+0x244>)
 8003228:	4313      	orrs	r3, r2
 800322a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800322c:	4b0b      	ldr	r3, [pc, #44]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 030f 	and.w	r3, r3, #15
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d214      	bcs.n	8003264 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323a:	4b08      	ldr	r3, [pc, #32]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f023 020f 	bic.w	r2, r3, #15
 8003242:	4906      	ldr	r1, [pc, #24]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800324a:	4b04      	ldr	r3, [pc, #16]	; (800325c <HAL_RCC_ClockConfig+0x240>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	429a      	cmp	r2, r3
 8003256:	d005      	beq.n	8003264 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e086      	b.n	800336a <HAL_RCC_ClockConfig+0x34e>
 800325c:	52002000 	.word	0x52002000
 8003260:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	d010      	beq.n	8003292 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691a      	ldr	r2, [r3, #16]
 8003274:	4b3f      	ldr	r3, [pc, #252]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800327c:	429a      	cmp	r2, r3
 800327e:	d208      	bcs.n	8003292 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003280:	4b3c      	ldr	r3, [pc, #240]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	4939      	ldr	r1, [pc, #228]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 800328e:	4313      	orrs	r3, r2
 8003290:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d010      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	4b34      	ldr	r3, [pc, #208]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d208      	bcs.n	80032c0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032ae:	4b31      	ldr	r3, [pc, #196]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	492e      	ldr	r1, [pc, #184]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d010      	beq.n	80032ee <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	699a      	ldr	r2, [r3, #24]
 80032d0:	4b28      	ldr	r3, [pc, #160]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032d8:	429a      	cmp	r2, r3
 80032da:	d208      	bcs.n	80032ee <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032dc:	4b25      	ldr	r3, [pc, #148]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	4922      	ldr	r1, [pc, #136]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0320 	and.w	r3, r3, #32
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d010      	beq.n	800331c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69da      	ldr	r2, [r3, #28]
 80032fe:	4b1d      	ldr	r3, [pc, #116]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003306:	429a      	cmp	r2, r3
 8003308:	d208      	bcs.n	800331c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800330a:	4b1a      	ldr	r3, [pc, #104]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	4917      	ldr	r1, [pc, #92]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 8003318:	4313      	orrs	r3, r2
 800331a:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800331c:	f000 f834 	bl	8003388 <HAL_RCC_GetSysClockFreq>
 8003320:	4602      	mov	r2, r0
 8003322:	4b14      	ldr	r3, [pc, #80]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	0a1b      	lsrs	r3, r3, #8
 8003328:	f003 030f 	and.w	r3, r3, #15
 800332c:	4912      	ldr	r1, [pc, #72]	; (8003378 <HAL_RCC_ClockConfig+0x35c>)
 800332e:	5ccb      	ldrb	r3, [r1, r3]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
 8003338:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800333a:	4b0e      	ldr	r3, [pc, #56]	; (8003374 <HAL_RCC_ClockConfig+0x358>)
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	4a0d      	ldr	r2, [pc, #52]	; (8003378 <HAL_RCC_ClockConfig+0x35c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	f003 031f 	and.w	r3, r3, #31
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
 8003350:	4a0a      	ldr	r2, [pc, #40]	; (800337c <HAL_RCC_ClockConfig+0x360>)
 8003352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003354:	4a0a      	ldr	r2, [pc, #40]	; (8003380 <HAL_RCC_ClockConfig+0x364>)
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800335a:	4b0a      	ldr	r3, [pc, #40]	; (8003384 <HAL_RCC_ClockConfig+0x368>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7fd fcfc 	bl	8000d5c <HAL_InitTick>
 8003364:	4603      	mov	r3, r0
 8003366:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	58024400 	.word	0x58024400
 8003378:	08005098 	.word	0x08005098
 800337c:	24000004 	.word	0x24000004
 8003380:	24000000 	.word	0x24000000
 8003384:	24000008 	.word	0x24000008

08003388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003388:	b480      	push	{r7}
 800338a:	b089      	sub	sp, #36	; 0x24
 800338c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800338e:	4bb3      	ldr	r3, [pc, #716]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003396:	2b18      	cmp	r3, #24
 8003398:	f200 8155 	bhi.w	8003646 <HAL_RCC_GetSysClockFreq+0x2be>
 800339c:	a201      	add	r2, pc, #4	; (adr r2, 80033a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	08003409 	.word	0x08003409
 80033a8:	08003647 	.word	0x08003647
 80033ac:	08003647 	.word	0x08003647
 80033b0:	08003647 	.word	0x08003647
 80033b4:	08003647 	.word	0x08003647
 80033b8:	08003647 	.word	0x08003647
 80033bc:	08003647 	.word	0x08003647
 80033c0:	08003647 	.word	0x08003647
 80033c4:	0800342f 	.word	0x0800342f
 80033c8:	08003647 	.word	0x08003647
 80033cc:	08003647 	.word	0x08003647
 80033d0:	08003647 	.word	0x08003647
 80033d4:	08003647 	.word	0x08003647
 80033d8:	08003647 	.word	0x08003647
 80033dc:	08003647 	.word	0x08003647
 80033e0:	08003647 	.word	0x08003647
 80033e4:	08003435 	.word	0x08003435
 80033e8:	08003647 	.word	0x08003647
 80033ec:	08003647 	.word	0x08003647
 80033f0:	08003647 	.word	0x08003647
 80033f4:	08003647 	.word	0x08003647
 80033f8:	08003647 	.word	0x08003647
 80033fc:	08003647 	.word	0x08003647
 8003400:	08003647 	.word	0x08003647
 8003404:	0800343b 	.word	0x0800343b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003408:	4b94      	ldr	r3, [pc, #592]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	2b00      	cmp	r3, #0
 8003412:	d009      	beq.n	8003428 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003414:	4b91      	ldr	r3, [pc, #580]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	08db      	lsrs	r3, r3, #3
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	4a90      	ldr	r2, [pc, #576]	; (8003660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
 8003424:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003426:	e111      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003428:	4b8d      	ldr	r3, [pc, #564]	; (8003660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800342a:	61bb      	str	r3, [r7, #24]
    break;
 800342c:	e10e      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800342e:	4b8d      	ldr	r3, [pc, #564]	; (8003664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003430:	61bb      	str	r3, [r7, #24]
    break;
 8003432:	e10b      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003434:	4b8c      	ldr	r3, [pc, #560]	; (8003668 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003436:	61bb      	str	r3, [r7, #24]
    break;
 8003438:	e108      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800343a:	4b88      	ldr	r3, [pc, #544]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800343c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003444:	4b85      	ldr	r3, [pc, #532]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003448:	091b      	lsrs	r3, r3, #4
 800344a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800344e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003450:	4b82      	ldr	r3, [pc, #520]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800345a:	4b80      	ldr	r3, [pc, #512]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800345c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800345e:	08db      	lsrs	r3, r3, #3
 8003460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	ee07 3a90 	vmov	s15, r3
 800346e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003472:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80e1 	beq.w	8003640 <HAL_RCC_GetSysClockFreq+0x2b8>
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b02      	cmp	r3, #2
 8003482:	f000 8083 	beq.w	800358c <HAL_RCC_GetSysClockFreq+0x204>
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2b02      	cmp	r3, #2
 800348a:	f200 80a1 	bhi.w	80035d0 <HAL_RCC_GetSysClockFreq+0x248>
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_RCC_GetSysClockFreq+0x114>
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d056      	beq.n	8003548 <HAL_RCC_GetSysClockFreq+0x1c0>
 800349a:	e099      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800349c:	4b6f      	ldr	r3, [pc, #444]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d02d      	beq.n	8003504 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034a8:	4b6c      	ldr	r3, [pc, #432]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	08db      	lsrs	r3, r3, #3
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	4a6b      	ldr	r2, [pc, #428]	; (8003660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034b4:	fa22 f303 	lsr.w	r3, r2, r3
 80034b8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	ee07 3a90 	vmov	s15, r3
 80034c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	ee07 3a90 	vmov	s15, r3
 80034ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034d2:	4b62      	ldr	r3, [pc, #392]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034da:	ee07 3a90 	vmov	s15, r3
 80034de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80034e6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800366c <HAL_RCC_GetSysClockFreq+0x2e4>
 80034ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80034f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003502:	e087      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	ee07 3a90 	vmov	s15, r3
 800350a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800350e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003670 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003516:	4b51      	ldr	r3, [pc, #324]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800351e:	ee07 3a90 	vmov	s15, r3
 8003522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003526:	ed97 6a02 	vldr	s12, [r7, #8]
 800352a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800366c <HAL_RCC_GetSysClockFreq+0x2e4>
 800352e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003536:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800353a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800353e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003542:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003546:	e065      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	ee07 3a90 	vmov	s15, r3
 800354e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003552:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003674 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800355a:	4b40      	ldr	r3, [pc, #256]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003562:	ee07 3a90 	vmov	s15, r3
 8003566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800356a:	ed97 6a02 	vldr	s12, [r7, #8]
 800356e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800366c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800357a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800357e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003586:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800358a:	e043      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	ee07 3a90 	vmov	s15, r3
 8003592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003596:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003678 <HAL_RCC_GetSysClockFreq+0x2f0>
 800359a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800359e:	4b2f      	ldr	r3, [pc, #188]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80035b2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800366c <HAL_RCC_GetSysClockFreq+0x2e4>
 80035b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035ce:	e021      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	ee07 3a90 	vmov	s15, r3
 80035d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035da:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003674 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035e2:	4b1e      	ldr	r3, [pc, #120]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ea:	ee07 3a90 	vmov	s15, r3
 80035ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80035f6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800366c <HAL_RCC_GetSysClockFreq+0x2e4>
 80035fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003602:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800360a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003612:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003614:	4b11      	ldr	r3, [pc, #68]	; (800365c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003618:	0a5b      	lsrs	r3, r3, #9
 800361a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800361e:	3301      	adds	r3, #1
 8003620:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	ee07 3a90 	vmov	s15, r3
 8003628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800362c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003638:	ee17 3a90 	vmov	r3, s15
 800363c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800363e:	e005      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	61bb      	str	r3, [r7, #24]
    break;
 8003644:	e002      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003646:	4b07      	ldr	r3, [pc, #28]	; (8003664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003648:	61bb      	str	r3, [r7, #24]
    break;
 800364a:	bf00      	nop
  }

  return sysclockfreq;
 800364c:	69bb      	ldr	r3, [r7, #24]
}
 800364e:	4618      	mov	r0, r3
 8003650:	3724      	adds	r7, #36	; 0x24
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	58024400 	.word	0x58024400
 8003660:	03d09000 	.word	0x03d09000
 8003664:	003d0900 	.word	0x003d0900
 8003668:	016e3600 	.word	0x016e3600
 800366c:	46000000 	.word	0x46000000
 8003670:	4c742400 	.word	0x4c742400
 8003674:	4a742400 	.word	0x4a742400
 8003678:	4bb71b00 	.word	0x4bb71b00

0800367c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003684:	2300      	movs	r3, #0
 8003686:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003688:	2300      	movs	r3, #0
 800368a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d03f      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800369c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036a0:	d02a      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036a6:	d824      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036ac:	d018      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036b2:	d81e      	bhi.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036bc:	d007      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036be:	e018      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c0:	4ba6      	ldr	r3, [pc, #664]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	4aa5      	ldr	r2, [pc, #660]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80036c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036cc:	e015      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3304      	adds	r3, #4
 80036d2:	2102      	movs	r1, #2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fedd 	bl	8004494 <RCCEx_PLL2_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036de:	e00c      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3324      	adds	r3, #36	; 0x24
 80036e4:	2102      	movs	r1, #2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 ff86 	bl	80045f8 <RCCEx_PLL3_Config>
 80036ec:	4603      	mov	r3, r0
 80036ee:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036f0:	e003      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	75fb      	strb	r3, [r7, #23]
      break;
 80036f6:	e000      	b.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036fa:	7dfb      	ldrb	r3, [r7, #23]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003700:	4b96      	ldr	r3, [pc, #600]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003704:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800370c:	4993      	ldr	r1, [pc, #588]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800370e:	4313      	orrs	r3, r2
 8003710:	650b      	str	r3, [r1, #80]	; 0x50
 8003712:	e001      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003714:	7dfb      	ldrb	r3, [r7, #23]
 8003716:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d03d      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003728:	2b04      	cmp	r3, #4
 800372a:	d826      	bhi.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800372c:	a201      	add	r2, pc, #4	; (adr r2, 8003734 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800372e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003732:	bf00      	nop
 8003734:	08003749 	.word	0x08003749
 8003738:	08003757 	.word	0x08003757
 800373c:	08003769 	.word	0x08003769
 8003740:	08003781 	.word	0x08003781
 8003744:	08003781 	.word	0x08003781
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003748:	4b84      	ldr	r3, [pc, #528]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	4a83      	ldr	r2, [pc, #524]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800374e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003752:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003754:	e015      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3304      	adds	r3, #4
 800375a:	2100      	movs	r1, #0
 800375c:	4618      	mov	r0, r3
 800375e:	f000 fe99 	bl	8004494 <RCCEx_PLL2_Config>
 8003762:	4603      	mov	r3, r0
 8003764:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003766:	e00c      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3324      	adds	r3, #36	; 0x24
 800376c:	2100      	movs	r1, #0
 800376e:	4618      	mov	r0, r3
 8003770:	f000 ff42 	bl	80045f8 <RCCEx_PLL3_Config>
 8003774:	4603      	mov	r3, r0
 8003776:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003778:	e003      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	75fb      	strb	r3, [r7, #23]
      break;
 800377e:	e000      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003780:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003782:	7dfb      	ldrb	r3, [r7, #23]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d109      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003788:	4b74      	ldr	r3, [pc, #464]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800378a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800378c:	f023 0207 	bic.w	r2, r3, #7
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003794:	4971      	ldr	r1, [pc, #452]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003796:	4313      	orrs	r3, r2
 8003798:	650b      	str	r3, [r1, #80]	; 0x50
 800379a:	e001      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800379c:	7dfb      	ldrb	r3, [r7, #23]
 800379e:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d04a      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80037b4:	d031      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80037b6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80037ba:	d82b      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80037bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c0:	d02d      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80037c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c6:	d825      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80037c8:	2bc0      	cmp	r3, #192	; 0xc0
 80037ca:	d02a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80037cc:	2bc0      	cmp	r3, #192	; 0xc0
 80037ce:	d821      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80037d0:	2b80      	cmp	r3, #128	; 0x80
 80037d2:	d016      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80037d4:	2b80      	cmp	r3, #128	; 0x80
 80037d6:	d81d      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80037dc:	2b40      	cmp	r3, #64	; 0x40
 80037de:	d007      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80037e0:	e018      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e2:	4b5e      	ldr	r3, [pc, #376]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	4a5d      	ldr	r2, [pc, #372]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80037e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037ec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80037ee:	e019      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3304      	adds	r3, #4
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fe4c 	bl	8004494 <RCCEx_PLL2_Config>
 80037fc:	4603      	mov	r3, r0
 80037fe:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8003800:	e010      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3324      	adds	r3, #36	; 0x24
 8003806:	2100      	movs	r1, #0
 8003808:	4618      	mov	r0, r3
 800380a:	f000 fef5 	bl	80045f8 <RCCEx_PLL3_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8003812:	e007      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	75fb      	strb	r3, [r7, #23]
      break;
 8003818:	e004      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800381a:	bf00      	nop
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8003822:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003824:	7dfb      	ldrb	r3, [r7, #23]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d109      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800382a:	4b4c      	ldr	r3, [pc, #304]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003836:	4949      	ldr	r1, [pc, #292]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	650b      	str	r3, [r1, #80]	; 0x50
 800383c:	e001      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800384a:	2b00      	cmp	r3, #0
 800384c:	d04f      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003852:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8003856:	d036      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8003858:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800385c:	d830      	bhi.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800385e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003862:	d032      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8003864:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003868:	d82a      	bhi.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800386a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800386e:	d02e      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x252>
 8003870:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003874:	d824      	bhi.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8003876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387a:	d018      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x232>
 800387c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003880:	d81e      	bhi.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8003882:	2b00      	cmp	r3, #0
 8003884:	d003      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x212>
 8003886:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800388a:	d007      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x220>
 800388c:	e018      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800388e:	4b33      	ldr	r3, [pc, #204]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003892:	4a32      	ldr	r2, [pc, #200]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003894:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003898:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 800389a:	e019      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3304      	adds	r3, #4
 80038a0:	2100      	movs	r1, #0
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 fdf6 	bl	8004494 <RCCEx_PLL2_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80038ac:	e010      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3324      	adds	r3, #36	; 0x24
 80038b2:	2100      	movs	r1, #0
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fe9f 	bl	80045f8 <RCCEx_PLL3_Config>
 80038ba:	4603      	mov	r3, r0
 80038bc:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80038be:	e007      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	75fb      	strb	r3, [r7, #23]
      break;
 80038c4:	e004      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80038c6:	bf00      	nop
 80038c8:	e002      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80038ca:	bf00      	nop
 80038cc:	e000      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80038ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038d0:	7dfb      	ldrb	r3, [r7, #23]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d109      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80038d6:	4b21      	ldr	r3, [pc, #132]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80038d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038da:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e2:	491e      	ldr	r1, [pc, #120]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	650b      	str	r3, [r1, #80]	; 0x50
 80038e8:	e001      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ea:	7dfb      	ldrb	r3, [r7, #23]
 80038ec:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d034      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038fe:	2b30      	cmp	r3, #48	; 0x30
 8003900:	d01c      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003902:	2b30      	cmp	r3, #48	; 0x30
 8003904:	d817      	bhi.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8003906:	2b20      	cmp	r3, #32
 8003908:	d00c      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800390a:	2b20      	cmp	r3, #32
 800390c:	d813      	bhi.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800390e:	2b00      	cmp	r3, #0
 8003910:	d016      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8003912:	2b10      	cmp	r3, #16
 8003914:	d10f      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391a:	4a10      	ldr	r2, [pc, #64]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800391c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003920:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003922:	e00e      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	2102      	movs	r1, #2
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fdb2 	bl	8004494 <RCCEx_PLL2_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003934:	e005      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	75fb      	strb	r3, [r7, #23]
      break;
 800393a:	e002      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 800393c:	bf00      	nop
 800393e:	e000      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8003940:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003942:	7dfb      	ldrb	r3, [r7, #23]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10b      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003948:	4b04      	ldr	r3, [pc, #16]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800394a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800394c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003954:	4901      	ldr	r1, [pc, #4]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003956:	4313      	orrs	r3, r2
 8003958:	64cb      	str	r3, [r1, #76]	; 0x4c
 800395a:	e003      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800395c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003960:	7dfb      	ldrb	r3, [r7, #23]
 8003962:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d047      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003974:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003978:	d030      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800397a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800397e:	d82a      	bhi.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003980:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003984:	d02c      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8003986:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800398a:	d824      	bhi.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800398c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003990:	d018      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003996:	d81e      	bhi.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003998:	2b00      	cmp	r3, #0
 800399a:	d003      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
 800399c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a0:	d007      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80039a2:	e018      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039a4:	4bb0      	ldr	r3, [pc, #704]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	4aaf      	ldr	r2, [pc, #700]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80039aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80039b0:	e017      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2100      	movs	r1, #0
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 fd6b 	bl	8004494 <RCCEx_PLL2_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80039c2:	e00e      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3324      	adds	r3, #36	; 0x24
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fe14 	bl	80045f8 <RCCEx_PLL3_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80039d4:	e005      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	75fb      	strb	r3, [r7, #23]
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80039dc:	bf00      	nop
 80039de:	e000      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80039e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d109      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80039e8:	4b9f      	ldr	r3, [pc, #636]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80039ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ec:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039f4:	499c      	ldr	r1, [pc, #624]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	650b      	str	r3, [r1, #80]	; 0x50
 80039fa:	e001      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
 80039fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d049      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a14:	d02e      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003a16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1a:	d828      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003a1c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a20:	d02a      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003a22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a26:	d822      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003a28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a2c:	d026      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003a2e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a32:	d81c      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003a34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a38:	d010      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a3e:	d816      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01d      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a48:	d111      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	2101      	movs	r1, #1
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fd1f 	bl	8004494 <RCCEx_PLL2_Config>
 8003a56:	4603      	mov	r3, r0
 8003a58:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003a5a:	e012      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3324      	adds	r3, #36	; 0x24
 8003a60:	2101      	movs	r1, #1
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fdc8 	bl	80045f8 <RCCEx_PLL3_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003a6c:	e009      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	75fb      	strb	r3, [r7, #23]
      break;
 8003a72:	e006      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003a74:	bf00      	nop
 8003a76:	e004      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003a78:	bf00      	nop
 8003a7a:	e002      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003a7c:	bf00      	nop
 8003a7e:	e000      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8003a80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d109      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a88:	4b77      	ldr	r3, [pc, #476]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003a8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a8c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a94:	4974      	ldr	r1, [pc, #464]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	650b      	str	r3, [r1, #80]	; 0x50
 8003a9a:	e001      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9c:	7dfb      	ldrb	r3, [r7, #23]
 8003a9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d053      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003ab2:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8003ab6:	d034      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003ab8:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8003abc:	d82e      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ac2:	d030      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8003ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ac8:	d828      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003aca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ace:	d02c      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8003ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ad4:	d822      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003ad6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ada:	d028      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8003adc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ae0:	d81c      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003ae2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ae6:	d010      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8003ae8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003aec:	d816      	bhi.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01f      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8003af2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003af6:	d111      	bne.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	3304      	adds	r3, #4
 8003afc:	2101      	movs	r1, #1
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 fcc8 	bl	8004494 <RCCEx_PLL2_Config>
 8003b04:	4603      	mov	r3, r0
 8003b06:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003b08:	e014      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	3324      	adds	r3, #36	; 0x24
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 fd71 	bl	80045f8 <RCCEx_PLL3_Config>
 8003b16:	4603      	mov	r3, r0
 8003b18:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003b1a:	e00b      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b20:	e008      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003b22:	bf00      	nop
 8003b24:	e006      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003b26:	bf00      	nop
 8003b28:	e004      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e002      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e000      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8003b32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b34:	7dfb      	ldrb	r3, [r7, #23]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10a      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003b3a:	4b4b      	ldr	r3, [pc, #300]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003b48:	4947      	ldr	r1, [pc, #284]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	658b      	str	r3, [r1, #88]	; 0x58
 8003b4e:	e001      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
 8003b52:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d02f      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b68:	d00e      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003b6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b6e:	d814      	bhi.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d015      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003b74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b78:	d10f      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b7a:	4b3b      	ldr	r3, [pc, #236]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7e:	4a3a      	ldr	r2, [pc, #232]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003b86:	e00c      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f000 fc80 	bl	8004494 <RCCEx_PLL2_Config>
 8003b94:	4603      	mov	r3, r0
 8003b96:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003b98:	e003      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8003ba0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ba2:	7dfb      	ldrb	r3, [r7, #23]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d109      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ba8:	4b2f      	ldr	r3, [pc, #188]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bb4:	492c      	ldr	r1, [pc, #176]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	650b      	str	r3, [r1, #80]	; 0x50
 8003bba:	e001      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bbc:	7dfb      	ldrb	r3, [r7, #23]
 8003bbe:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d032      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd0:	2b03      	cmp	r3, #3
 8003bd2:	d81b      	bhi.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x590>
 8003bd4:	a201      	add	r2, pc, #4	; (adr r2, 8003bdc <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003c13 	.word	0x08003c13
 8003be0:	08003bed 	.word	0x08003bed
 8003be4:	08003bfb 	.word	0x08003bfb
 8003be8:	08003c13 	.word	0x08003c13
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bec:	4b1e      	ldr	r3, [pc, #120]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	4a1d      	ldr	r2, [pc, #116]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003bf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bf6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003bf8:	e00c      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	2102      	movs	r1, #2
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fc47 	bl	8004494 <RCCEx_PLL2_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003c0a:	e003      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c10:	e000      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8003c12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d109      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c1a:	4b13      	ldr	r3, [pc, #76]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1e:	f023 0203 	bic.w	r2, r3, #3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	4910      	ldr	r1, [pc, #64]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003c2c:	e001      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c2e:	7dfb      	ldrb	r3, [r7, #23]
 8003c30:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 808a 	beq.w	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c40:	4b0a      	ldr	r3, [pc, #40]	; (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a09      	ldr	r2, [pc, #36]	; (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c4c:	f7fd f8d0 	bl	8000df0 <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c52:	e00d      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c54:	f7fd f8cc 	bl	8000df0 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b64      	cmp	r3, #100	; 0x64
 8003c60:	d906      	bls.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	75fb      	strb	r3, [r7, #23]
        break;
 8003c66:	e009      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x600>
 8003c68:	58024400 	.word	0x58024400
 8003c6c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c70:	4bba      	ldr	r3, [pc, #744]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0eb      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8003c7c:	7dfb      	ldrb	r3, [r7, #23]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d166      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c82:	4bb7      	ldr	r3, [pc, #732]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003c84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003c8c:	4053      	eors	r3, r2
 8003c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d013      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c96:	4bb2      	ldr	r3, [pc, #712]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c9e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ca0:	4baf      	ldr	r3, [pc, #700]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca4:	4aae      	ldr	r2, [pc, #696]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ca6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003caa:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cac:	4bac      	ldr	r3, [pc, #688]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb0:	4aab      	ldr	r2, [pc, #684]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cb6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003cb8:	4aa9      	ldr	r2, [pc, #676]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cc8:	d115      	bne.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cca:	f7fd f891 	bl	8000df0 <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cd0:	e00b      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd2:	f7fd f88d 	bl	8000df0 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d902      	bls.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	75fb      	strb	r3, [r7, #23]
            break;
 8003ce8:	e005      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cea:	4b9d      	ldr	r3, [pc, #628]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0ed      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8003cf6:	7dfb      	ldrb	r3, [r7, #23]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d126      	bne.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d0a:	d10d      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8003d0c:	4b94      	ldr	r3, [pc, #592]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d1a:	0919      	lsrs	r1, r3, #4
 8003d1c:	4b91      	ldr	r3, [pc, #580]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003d1e:	400b      	ands	r3, r1
 8003d20:	498f      	ldr	r1, [pc, #572]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	610b      	str	r3, [r1, #16]
 8003d26:	e005      	b.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8003d28:	4b8d      	ldr	r3, [pc, #564]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	4a8c      	ldr	r2, [pc, #560]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d2e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003d32:	6113      	str	r3, [r2, #16]
 8003d34:	4b8a      	ldr	r3, [pc, #552]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d42:	4987      	ldr	r1, [pc, #540]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	670b      	str	r3, [r1, #112]	; 0x70
 8003d48:	e004      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d4a:	7dfb      	ldrb	r3, [r7, #23]
 8003d4c:	75bb      	strb	r3, [r7, #22]
 8003d4e:	e001      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d50:	7dfb      	ldrb	r3, [r7, #23]
 8003d52:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d07f      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d66:	2b28      	cmp	r3, #40	; 0x28
 8003d68:	d866      	bhi.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8003d6a:	a201      	add	r2, pc, #4	; (adr r2, 8003d70 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8003d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d70:	08003e3f 	.word	0x08003e3f
 8003d74:	08003e39 	.word	0x08003e39
 8003d78:	08003e39 	.word	0x08003e39
 8003d7c:	08003e39 	.word	0x08003e39
 8003d80:	08003e39 	.word	0x08003e39
 8003d84:	08003e39 	.word	0x08003e39
 8003d88:	08003e39 	.word	0x08003e39
 8003d8c:	08003e39 	.word	0x08003e39
 8003d90:	08003e15 	.word	0x08003e15
 8003d94:	08003e39 	.word	0x08003e39
 8003d98:	08003e39 	.word	0x08003e39
 8003d9c:	08003e39 	.word	0x08003e39
 8003da0:	08003e39 	.word	0x08003e39
 8003da4:	08003e39 	.word	0x08003e39
 8003da8:	08003e39 	.word	0x08003e39
 8003dac:	08003e39 	.word	0x08003e39
 8003db0:	08003e27 	.word	0x08003e27
 8003db4:	08003e39 	.word	0x08003e39
 8003db8:	08003e39 	.word	0x08003e39
 8003dbc:	08003e39 	.word	0x08003e39
 8003dc0:	08003e39 	.word	0x08003e39
 8003dc4:	08003e39 	.word	0x08003e39
 8003dc8:	08003e39 	.word	0x08003e39
 8003dcc:	08003e39 	.word	0x08003e39
 8003dd0:	08003e3f 	.word	0x08003e3f
 8003dd4:	08003e39 	.word	0x08003e39
 8003dd8:	08003e39 	.word	0x08003e39
 8003ddc:	08003e39 	.word	0x08003e39
 8003de0:	08003e39 	.word	0x08003e39
 8003de4:	08003e39 	.word	0x08003e39
 8003de8:	08003e39 	.word	0x08003e39
 8003dec:	08003e39 	.word	0x08003e39
 8003df0:	08003e3f 	.word	0x08003e3f
 8003df4:	08003e39 	.word	0x08003e39
 8003df8:	08003e39 	.word	0x08003e39
 8003dfc:	08003e39 	.word	0x08003e39
 8003e00:	08003e39 	.word	0x08003e39
 8003e04:	08003e39 	.word	0x08003e39
 8003e08:	08003e39 	.word	0x08003e39
 8003e0c:	08003e39 	.word	0x08003e39
 8003e10:	08003e3f 	.word	0x08003e3f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3304      	adds	r3, #4
 8003e18:	2101      	movs	r1, #1
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f000 fb3a 	bl	8004494 <RCCEx_PLL2_Config>
 8003e20:	4603      	mov	r3, r0
 8003e22:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003e24:	e00c      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3324      	adds	r3, #36	; 0x24
 8003e2a:	2101      	movs	r1, #1
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f000 fbe3 	bl	80045f8 <RCCEx_PLL3_Config>
 8003e32:	4603      	mov	r3, r0
 8003e34:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003e36:	e003      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e3c:	e000      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8003e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e40:	7dfb      	ldrb	r3, [r7, #23]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10a      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e46:	4b46      	ldr	r3, [pc, #280]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e54:	4942      	ldr	r1, [pc, #264]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	654b      	str	r3, [r1, #84]	; 0x54
 8003e5a:	e001      	b.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
 8003e5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d038      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e70:	2b05      	cmp	r3, #5
 8003e72:	d821      	bhi.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003e74:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8003e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7a:	bf00      	nop
 8003e7c:	08003ebf 	.word	0x08003ebf
 8003e80:	08003e95 	.word	0x08003e95
 8003e84:	08003ea7 	.word	0x08003ea7
 8003e88:	08003ebf 	.word	0x08003ebf
 8003e8c:	08003ebf 	.word	0x08003ebf
 8003e90:	08003ebf 	.word	0x08003ebf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3304      	adds	r3, #4
 8003e98:	2101      	movs	r1, #1
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fafa 	bl	8004494 <RCCEx_PLL2_Config>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003ea4:	e00c      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3324      	adds	r3, #36	; 0x24
 8003eaa:	2101      	movs	r1, #1
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fba3 	bl	80045f8 <RCCEx_PLL3_Config>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003eb6:	e003      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	75fb      	strb	r3, [r7, #23]
      break;
 8003ebc:	e000      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003ebe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d109      	bne.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ec6:	4b26      	ldr	r3, [pc, #152]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eca:	f023 0207 	bic.w	r2, r3, #7
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ed2:	4923      	ldr	r1, [pc, #140]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	654b      	str	r3, [r1, #84]	; 0x54
 8003ed8:	e001      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eda:	7dfb      	ldrb	r3, [r7, #23]
 8003edc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d040      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ef0:	2b05      	cmp	r3, #5
 8003ef2:	d821      	bhi.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003ef4:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efa:	bf00      	nop
 8003efc:	08003f3f 	.word	0x08003f3f
 8003f00:	08003f15 	.word	0x08003f15
 8003f04:	08003f27 	.word	0x08003f27
 8003f08:	08003f3f 	.word	0x08003f3f
 8003f0c:	08003f3f 	.word	0x08003f3f
 8003f10:	08003f3f 	.word	0x08003f3f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	2101      	movs	r1, #1
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 faba 	bl	8004494 <RCCEx_PLL2_Config>
 8003f20:	4603      	mov	r3, r0
 8003f22:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003f24:	e00c      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3324      	adds	r3, #36	; 0x24
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 fb63 	bl	80045f8 <RCCEx_PLL3_Config>
 8003f32:	4603      	mov	r3, r0
 8003f34:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003f36:	e003      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f3c:	e000      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003f3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d110      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4a:	f023 0207 	bic.w	r2, r3, #7
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f54:	4902      	ldr	r1, [pc, #8]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	658b      	str	r3, [r1, #88]	; 0x58
 8003f5a:	e007      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003f5c:	58024800 	.word	0x58024800
 8003f60:	58024400 	.word	0x58024400
 8003f64:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0320 	and.w	r3, r3, #32
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d04b      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f82:	d02e      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003f84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f88:	d828      	bhi.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f8e:	d02a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f94:	d822      	bhi.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003f96:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f9a:	d026      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003f9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003fa0:	d81c      	bhi.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003fa2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fa6:	d010      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003fa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fac:	d816      	bhi.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d01d      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003fb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fb6:	d111      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3304      	adds	r3, #4
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 fa68 	bl	8004494 <RCCEx_PLL2_Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003fc8:	e012      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3324      	adds	r3, #36	; 0x24
 8003fce:	2102      	movs	r1, #2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fb11 	bl	80045f8 <RCCEx_PLL3_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003fda:	e009      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	75fb      	strb	r3, [r7, #23]
      break;
 8003fe0:	e006      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003fe2:	bf00      	nop
 8003fe4:	e004      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003fe6:	bf00      	nop
 8003fe8:	e002      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003fea:	bf00      	nop
 8003fec:	e000      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003fee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ff0:	7dfb      	ldrb	r3, [r7, #23]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ff6:	4bb3      	ldr	r3, [pc, #716]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ffa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004004:	49af      	ldr	r1, [pc, #700]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004006:	4313      	orrs	r3, r2
 8004008:	654b      	str	r3, [r1, #84]	; 0x54
 800400a:	e001      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800400c:	7dfb      	ldrb	r3, [r7, #23]
 800400e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004018:	2b00      	cmp	r3, #0
 800401a:	d04b      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004022:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004026:	d02e      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8004028:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800402c:	d828      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800402e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004032:	d02a      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8004034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004038:	d822      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800403a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800403e:	d026      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8004040:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004044:	d81c      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8004046:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800404a:	d010      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 800404c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004050:	d816      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8004052:	2b00      	cmp	r3, #0
 8004054:	d01d      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8004056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800405a:	d111      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fa16 	bl	8004494 <RCCEx_PLL2_Config>
 8004068:	4603      	mov	r3, r0
 800406a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800406c:	e012      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3324      	adds	r3, #36	; 0x24
 8004072:	2102      	movs	r1, #2
 8004074:	4618      	mov	r0, r3
 8004076:	f000 fabf 	bl	80045f8 <RCCEx_PLL3_Config>
 800407a:	4603      	mov	r3, r0
 800407c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800407e:	e009      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	75fb      	strb	r3, [r7, #23]
      break;
 8004084:	e006      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8004086:	bf00      	nop
 8004088:	e004      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800408a:	bf00      	nop
 800408c:	e002      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800408e:	bf00      	nop
 8004090:	e000      	b.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8004092:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004094:	7dfb      	ldrb	r3, [r7, #23]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10a      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800409a:	4b8a      	ldr	r3, [pc, #552]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800409c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80040a8:	4986      	ldr	r1, [pc, #536]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	658b      	str	r3, [r1, #88]	; 0x58
 80040ae:	e001      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b0:	7dfb      	ldrb	r3, [r7, #23]
 80040b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d04b      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80040c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040ca:	d02e      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80040cc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80040d0:	d828      	bhi.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80040d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040d6:	d02a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80040d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040dc:	d822      	bhi.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80040de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80040e2:	d026      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80040e4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80040e8:	d81c      	bhi.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80040ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040ee:	d010      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80040f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040f4:	d816      	bhi.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d01d      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80040fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040fe:	d111      	bne.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	2100      	movs	r1, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f9c4 	bl	8004494 <RCCEx_PLL2_Config>
 800410c:	4603      	mov	r3, r0
 800410e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004110:	e012      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3324      	adds	r3, #36	; 0x24
 8004116:	2102      	movs	r1, #2
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fa6d 	bl	80045f8 <RCCEx_PLL3_Config>
 800411e:	4603      	mov	r3, r0
 8004120:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004122:	e009      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	75fb      	strb	r3, [r7, #23]
      break;
 8004128:	e006      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800412a:	bf00      	nop
 800412c:	e004      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800412e:	bf00      	nop
 8004130:	e002      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8004132:	bf00      	nop
 8004134:	e000      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8004136:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004138:	7dfb      	ldrb	r3, [r7, #23]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10a      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800413e:	4b61      	ldr	r3, [pc, #388]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800414c:	495d      	ldr	r1, [pc, #372]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800414e:	4313      	orrs	r3, r2
 8004150:	658b      	str	r3, [r1, #88]	; 0x58
 8004152:	e001      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004154:	7dfb      	ldrb	r3, [r7, #23]
 8004156:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0308 	and.w	r3, r3, #8
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01a      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800416e:	d10a      	bne.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3324      	adds	r3, #36	; 0x24
 8004174:	2102      	movs	r1, #2
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fa3e 	bl	80045f8 <RCCEx_PLL3_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004186:	4b4f      	ldr	r3, [pc, #316]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004194:	494b      	ldr	r1, [pc, #300]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004196:	4313      	orrs	r3, r2
 8004198:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0310 	and.w	r3, r3, #16
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d01a      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b0:	d10a      	bne.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3324      	adds	r3, #36	; 0x24
 80041b6:	2102      	movs	r1, #2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fa1d 	bl	80045f8 <RCCEx_PLL3_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041c8:	4b3e      	ldr	r3, [pc, #248]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80041ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041d6:	493b      	ldr	r1, [pc, #236]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d034      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80041ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041f2:	d01d      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 80041f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041f8:	d817      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xbae>
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 80041fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004202:	d009      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004204:	e011      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3304      	adds	r3, #4
 800420a:	2100      	movs	r1, #0
 800420c:	4618      	mov	r0, r3
 800420e:	f000 f941 	bl	8004494 <RCCEx_PLL2_Config>
 8004212:	4603      	mov	r3, r0
 8004214:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004216:	e00c      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3324      	adds	r3, #36	; 0x24
 800421c:	2102      	movs	r1, #2
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f9ea 	bl	80045f8 <RCCEx_PLL3_Config>
 8004224:	4603      	mov	r3, r0
 8004226:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004228:	e003      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	75fb      	strb	r3, [r7, #23]
      break;
 800422e:	e000      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8004230:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004232:	7dfb      	ldrb	r3, [r7, #23]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10a      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004238:	4b22      	ldr	r3, [pc, #136]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004246:	491f      	ldr	r1, [pc, #124]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004248:	4313      	orrs	r3, r2
 800424a:	658b      	str	r3, [r1, #88]	; 0x58
 800424c:	e001      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d036      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004264:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004268:	d01c      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800426a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800426e:	d816      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8004270:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004274:	d003      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8004276:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800427a:	d007      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800427c:	e00f      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800427e:	4b11      	ldr	r3, [pc, #68]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004282:	4a10      	ldr	r2, [pc, #64]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8004284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004288:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800428a:	e00c      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3324      	adds	r3, #36	; 0x24
 8004290:	2101      	movs	r1, #1
 8004292:	4618      	mov	r0, r3
 8004294:	f000 f9b0 	bl	80045f8 <RCCEx_PLL3_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800429c:	e003      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	75fb      	strb	r3, [r7, #23]
      break;
 80042a2:	e000      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80042a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10d      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042ac:	4b05      	ldr	r3, [pc, #20]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80042ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042ba:	4902      	ldr	r1, [pc, #8]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	654b      	str	r3, [r1, #84]	; 0x54
 80042c0:	e004      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80042c2:	bf00      	nop
 80042c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d029      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e4:	d007      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 80042e6:	e00f      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042e8:	4b69      	ldr	r3, [pc, #420]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80042ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ec:	4a68      	ldr	r2, [pc, #416]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80042ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80042f4:	e00b      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3304      	adds	r3, #4
 80042fa:	2102      	movs	r1, #2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f000 f8c9 	bl	8004494 <RCCEx_PLL2_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004306:	e002      	b.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	75fb      	strb	r3, [r7, #23]
      break;
 800430c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800430e:	7dfb      	ldrb	r3, [r7, #23]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d109      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004314:	4b5e      	ldr	r3, [pc, #376]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004318:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004320:	495b      	ldr	r1, [pc, #364]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004322:	4313      	orrs	r3, r2
 8004324:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004326:	e001      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004328:	7dfb      	ldrb	r3, [r7, #23]
 800432a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00a      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3324      	adds	r3, #36	; 0x24
 800433c:	2102      	movs	r1, #2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f95a 	bl	80045f8 <RCCEx_PLL3_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d032      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004364:	d017      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 8004366:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800436a:	d811      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800436c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004370:	d013      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 8004372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004376:	d80b      	bhi.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004378:	2b00      	cmp	r3, #0
 800437a:	d010      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xd22>
 800437c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004380:	d106      	bne.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004382:	4b43      	ldr	r3, [pc, #268]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004386:	4a42      	ldr	r2, [pc, #264]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800438c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800438e:	e007      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	75fb      	strb	r3, [r7, #23]
      break;
 8004394:	e004      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8004396:	bf00      	nop
 8004398:	e002      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800439a:	bf00      	nop
 800439c:	e000      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800439e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043a0:	7dfb      	ldrb	r3, [r7, #23]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10a      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043a6:	4b3a      	ldr	r3, [pc, #232]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043b4:	4936      	ldr	r1, [pc, #216]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	654b      	str	r3, [r1, #84]	; 0x54
 80043ba:	e001      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043bc:	7dfb      	ldrb	r3, [r7, #23]
 80043be:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043cc:	4b30      	ldr	r3, [pc, #192]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043d8:	492d      	ldr	r1, [pc, #180]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d008      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043ea:	4b29      	ldr	r3, [pc, #164]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043f6:	4926      	ldr	r1, [pc, #152]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004404:	2b00      	cmp	r3, #0
 8004406:	d008      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004408:	4b21      	ldr	r3, [pc, #132]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004414:	491e      	ldr	r1, [pc, #120]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004416:	4313      	orrs	r3, r2
 8004418:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00d      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004426:	4b1a      	ldr	r3, [pc, #104]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	4a19      	ldr	r2, [pc, #100]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800442c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004430:	6113      	str	r3, [r2, #16]
 8004432:	4b17      	ldr	r3, [pc, #92]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004434:	691a      	ldr	r2, [r3, #16]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800443c:	4914      	ldr	r1, [pc, #80]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800443e:	4313      	orrs	r3, r2
 8004440:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	da08      	bge.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800444a:	4b11      	ldr	r3, [pc, #68]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800444c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004456:	490e      	ldr	r1, [pc, #56]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004458:	4313      	orrs	r3, r2
 800445a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d009      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004468:	4b09      	ldr	r3, [pc, #36]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800446a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004476:	4906      	ldr	r1, [pc, #24]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8004478:	4313      	orrs	r3, r2
 800447a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800447c:	7dbb      	ldrb	r3, [r7, #22]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8004482:	2300      	movs	r3, #0
 8004484:	e000      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	58024400 	.word	0x58024400

08004494 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800449e:	2300      	movs	r3, #0
 80044a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044a2:	4b53      	ldr	r3, [pc, #332]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d101      	bne.n	80044b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e099      	b.n	80045e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80044b2:	4b4f      	ldr	r3, [pc, #316]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a4e      	ldr	r2, [pc, #312]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044be:	f7fc fc97 	bl	8000df0 <HAL_GetTick>
 80044c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044c4:	e008      	b.n	80044d8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80044c6:	f7fc fc93 	bl	8000df0 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d901      	bls.n	80044d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e086      	b.n	80045e6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044d8:	4b45      	ldr	r3, [pc, #276]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1f0      	bne.n	80044c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80044e4:	4b42      	ldr	r3, [pc, #264]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	031b      	lsls	r3, r3, #12
 80044f2:	493f      	ldr	r1, [pc, #252]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	628b      	str	r3, [r1, #40]	; 0x28
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	3b01      	subs	r3, #1
 80044fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	3b01      	subs	r3, #1
 8004508:	025b      	lsls	r3, r3, #9
 800450a:	b29b      	uxth	r3, r3
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	3b01      	subs	r3, #1
 8004514:	041b      	lsls	r3, r3, #16
 8004516:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	3b01      	subs	r3, #1
 8004522:	061b      	lsls	r3, r3, #24
 8004524:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004528:	4931      	ldr	r1, [pc, #196]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800452a:	4313      	orrs	r3, r2
 800452c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800452e:	4b30      	ldr	r3, [pc, #192]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004532:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	492d      	ldr	r1, [pc, #180]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800453c:	4313      	orrs	r3, r2
 800453e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004540:	4b2b      	ldr	r3, [pc, #172]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004544:	f023 0220 	bic.w	r2, r3, #32
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	4928      	ldr	r1, [pc, #160]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800454e:	4313      	orrs	r3, r2
 8004550:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004552:	4b27      	ldr	r3, [pc, #156]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004556:	4a26      	ldr	r2, [pc, #152]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004558:	f023 0310 	bic.w	r3, r3, #16
 800455c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800455e:	4b24      	ldr	r3, [pc, #144]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004562:	4b24      	ldr	r3, [pc, #144]	; (80045f4 <RCCEx_PLL2_Config+0x160>)
 8004564:	4013      	ands	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	69d2      	ldr	r2, [r2, #28]
 800456a:	00d2      	lsls	r2, r2, #3
 800456c:	4920      	ldr	r1, [pc, #128]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800456e:	4313      	orrs	r3, r2
 8004570:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004572:	4b1f      	ldr	r3, [pc, #124]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	4a1e      	ldr	r2, [pc, #120]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004578:	f043 0310 	orr.w	r3, r3, #16
 800457c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d106      	bne.n	8004592 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004584:	4b1a      	ldr	r3, [pc, #104]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	4a19      	ldr	r2, [pc, #100]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800458a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800458e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004590:	e00f      	b.n	80045b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d106      	bne.n	80045a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004598:	4b15      	ldr	r3, [pc, #84]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800459a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459c:	4a14      	ldr	r2, [pc, #80]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 800459e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80045a4:	e005      	b.n	80045b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80045a6:	4b12      	ldr	r3, [pc, #72]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80045a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045aa:	4a11      	ldr	r2, [pc, #68]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80045ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80045b2:	4b0f      	ldr	r3, [pc, #60]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a0e      	ldr	r2, [pc, #56]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80045b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045be:	f7fc fc17 	bl	8000df0 <HAL_GetTick>
 80045c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045c4:	e008      	b.n	80045d8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80045c6:	f7fc fc13 	bl	8000df0 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e006      	b.n	80045e6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045d8:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <RCCEx_PLL2_Config+0x15c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0f0      	beq.n	80045c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	58024400 	.word	0x58024400
 80045f4:	ffff0007 	.word	0xffff0007

080045f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004606:	4b53      	ldr	r3, [pc, #332]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460a:	f003 0303 	and.w	r3, r3, #3
 800460e:	2b03      	cmp	r3, #3
 8004610:	d101      	bne.n	8004616 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e099      	b.n	800474a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004616:	4b4f      	ldr	r3, [pc, #316]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a4e      	ldr	r2, [pc, #312]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800461c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004620:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004622:	f7fc fbe5 	bl	8000df0 <HAL_GetTick>
 8004626:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004628:	e008      	b.n	800463c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800462a:	f7fc fbe1 	bl	8000df0 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e086      	b.n	800474a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800463c:	4b45      	ldr	r3, [pc, #276]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1f0      	bne.n	800462a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004648:	4b42      	ldr	r3, [pc, #264]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800464a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800464c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	051b      	lsls	r3, r3, #20
 8004656:	493f      	ldr	r1, [pc, #252]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004658:	4313      	orrs	r3, r2
 800465a:	628b      	str	r3, [r1, #40]	; 0x28
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	3b01      	subs	r3, #1
 8004662:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	3b01      	subs	r3, #1
 800466c:	025b      	lsls	r3, r3, #9
 800466e:	b29b      	uxth	r3, r3
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	3b01      	subs	r3, #1
 8004678:	041b      	lsls	r3, r3, #16
 800467a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	3b01      	subs	r3, #1
 8004686:	061b      	lsls	r3, r3, #24
 8004688:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800468c:	4931      	ldr	r1, [pc, #196]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800468e:	4313      	orrs	r3, r2
 8004690:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004692:	4b30      	ldr	r3, [pc, #192]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004696:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	492d      	ldr	r1, [pc, #180]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80046a4:	4b2b      	ldr	r3, [pc, #172]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	4928      	ldr	r1, [pc, #160]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80046b6:	4b27      	ldr	r3, [pc, #156]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ba:	4a26      	ldr	r2, [pc, #152]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80046c2:	4b24      	ldr	r3, [pc, #144]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046c6:	4b24      	ldr	r3, [pc, #144]	; (8004758 <RCCEx_PLL3_Config+0x160>)
 80046c8:	4013      	ands	r3, r2
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	69d2      	ldr	r2, [r2, #28]
 80046ce:	00d2      	lsls	r2, r2, #3
 80046d0:	4920      	ldr	r1, [pc, #128]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046d2:	4313      	orrs	r3, r2
 80046d4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80046d6:	4b1f      	ldr	r3, [pc, #124]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046da:	4a1e      	ldr	r2, [pc, #120]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d106      	bne.n	80046f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80046e8:	4b1a      	ldr	r3, [pc, #104]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ec:	4a19      	ldr	r2, [pc, #100]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80046f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046f4:	e00f      	b.n	8004716 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80046fc:	4b15      	ldr	r3, [pc, #84]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 80046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004700:	4a14      	ldr	r2, [pc, #80]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004702:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004706:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004708:	e005      	b.n	8004716 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800470a:	4b12      	ldr	r3, [pc, #72]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800470c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470e:	4a11      	ldr	r2, [pc, #68]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004710:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004714:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004716:	4b0f      	ldr	r3, [pc, #60]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a0e      	ldr	r2, [pc, #56]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800471c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004720:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004722:	f7fc fb65 	bl	8000df0 <HAL_GetTick>
 8004726:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004728:	e008      	b.n	800473c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800472a:	f7fc fb61 	bl	8000df0 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e006      	b.n	800474a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800473c:	4b05      	ldr	r3, [pc, #20]	; (8004754 <RCCEx_PLL3_Config+0x15c>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0f0      	beq.n	800472a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004748:	7bfb      	ldrb	r3, [r7, #15]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	58024400 	.word	0x58024400
 8004758:	ffff0007 	.word	0xffff0007

0800475c <__errno>:
 800475c:	4b01      	ldr	r3, [pc, #4]	; (8004764 <__errno+0x8>)
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	24000010 	.word	0x24000010

08004768 <__libc_init_array>:
 8004768:	b570      	push	{r4, r5, r6, lr}
 800476a:	4d0d      	ldr	r5, [pc, #52]	; (80047a0 <__libc_init_array+0x38>)
 800476c:	4c0d      	ldr	r4, [pc, #52]	; (80047a4 <__libc_init_array+0x3c>)
 800476e:	1b64      	subs	r4, r4, r5
 8004770:	10a4      	asrs	r4, r4, #2
 8004772:	2600      	movs	r6, #0
 8004774:	42a6      	cmp	r6, r4
 8004776:	d109      	bne.n	800478c <__libc_init_array+0x24>
 8004778:	4d0b      	ldr	r5, [pc, #44]	; (80047a8 <__libc_init_array+0x40>)
 800477a:	4c0c      	ldr	r4, [pc, #48]	; (80047ac <__libc_init_array+0x44>)
 800477c:	f000 fc4e 	bl	800501c <_init>
 8004780:	1b64      	subs	r4, r4, r5
 8004782:	10a4      	asrs	r4, r4, #2
 8004784:	2600      	movs	r6, #0
 8004786:	42a6      	cmp	r6, r4
 8004788:	d105      	bne.n	8004796 <__libc_init_array+0x2e>
 800478a:	bd70      	pop	{r4, r5, r6, pc}
 800478c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004790:	4798      	blx	r3
 8004792:	3601      	adds	r6, #1
 8004794:	e7ee      	b.n	8004774 <__libc_init_array+0xc>
 8004796:	f855 3b04 	ldr.w	r3, [r5], #4
 800479a:	4798      	blx	r3
 800479c:	3601      	adds	r6, #1
 800479e:	e7f2      	b.n	8004786 <__libc_init_array+0x1e>
 80047a0:	080050ec 	.word	0x080050ec
 80047a4:	080050ec 	.word	0x080050ec
 80047a8:	080050ec 	.word	0x080050ec
 80047ac:	080050f0 	.word	0x080050f0

080047b0 <memcpy>:
 80047b0:	440a      	add	r2, r1
 80047b2:	4291      	cmp	r1, r2
 80047b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80047b8:	d100      	bne.n	80047bc <memcpy+0xc>
 80047ba:	4770      	bx	lr
 80047bc:	b510      	push	{r4, lr}
 80047be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047c6:	4291      	cmp	r1, r2
 80047c8:	d1f9      	bne.n	80047be <memcpy+0xe>
 80047ca:	bd10      	pop	{r4, pc}

080047cc <memset>:
 80047cc:	4402      	add	r2, r0
 80047ce:	4603      	mov	r3, r0
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d100      	bne.n	80047d6 <memset+0xa>
 80047d4:	4770      	bx	lr
 80047d6:	f803 1b01 	strb.w	r1, [r3], #1
 80047da:	e7f9      	b.n	80047d0 <memset+0x4>

080047dc <siprintf>:
 80047dc:	b40e      	push	{r1, r2, r3}
 80047de:	b500      	push	{lr}
 80047e0:	b09c      	sub	sp, #112	; 0x70
 80047e2:	ab1d      	add	r3, sp, #116	; 0x74
 80047e4:	9002      	str	r0, [sp, #8]
 80047e6:	9006      	str	r0, [sp, #24]
 80047e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047ec:	4809      	ldr	r0, [pc, #36]	; (8004814 <siprintf+0x38>)
 80047ee:	9107      	str	r1, [sp, #28]
 80047f0:	9104      	str	r1, [sp, #16]
 80047f2:	4909      	ldr	r1, [pc, #36]	; (8004818 <siprintf+0x3c>)
 80047f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80047f8:	9105      	str	r1, [sp, #20]
 80047fa:	6800      	ldr	r0, [r0, #0]
 80047fc:	9301      	str	r3, [sp, #4]
 80047fe:	a902      	add	r1, sp, #8
 8004800:	f000 f868 	bl	80048d4 <_svfiprintf_r>
 8004804:	9b02      	ldr	r3, [sp, #8]
 8004806:	2200      	movs	r2, #0
 8004808:	701a      	strb	r2, [r3, #0]
 800480a:	b01c      	add	sp, #112	; 0x70
 800480c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004810:	b003      	add	sp, #12
 8004812:	4770      	bx	lr
 8004814:	24000010 	.word	0x24000010
 8004818:	ffff0208 	.word	0xffff0208

0800481c <__ssputs_r>:
 800481c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004820:	688e      	ldr	r6, [r1, #8]
 8004822:	429e      	cmp	r6, r3
 8004824:	4682      	mov	sl, r0
 8004826:	460c      	mov	r4, r1
 8004828:	4690      	mov	r8, r2
 800482a:	461f      	mov	r7, r3
 800482c:	d838      	bhi.n	80048a0 <__ssputs_r+0x84>
 800482e:	898a      	ldrh	r2, [r1, #12]
 8004830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004834:	d032      	beq.n	800489c <__ssputs_r+0x80>
 8004836:	6825      	ldr	r5, [r4, #0]
 8004838:	6909      	ldr	r1, [r1, #16]
 800483a:	eba5 0901 	sub.w	r9, r5, r1
 800483e:	6965      	ldr	r5, [r4, #20]
 8004840:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004844:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004848:	3301      	adds	r3, #1
 800484a:	444b      	add	r3, r9
 800484c:	106d      	asrs	r5, r5, #1
 800484e:	429d      	cmp	r5, r3
 8004850:	bf38      	it	cc
 8004852:	461d      	movcc	r5, r3
 8004854:	0553      	lsls	r3, r2, #21
 8004856:	d531      	bpl.n	80048bc <__ssputs_r+0xa0>
 8004858:	4629      	mov	r1, r5
 800485a:	f000 fb39 	bl	8004ed0 <_malloc_r>
 800485e:	4606      	mov	r6, r0
 8004860:	b950      	cbnz	r0, 8004878 <__ssputs_r+0x5c>
 8004862:	230c      	movs	r3, #12
 8004864:	f8ca 3000 	str.w	r3, [sl]
 8004868:	89a3      	ldrh	r3, [r4, #12]
 800486a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800486e:	81a3      	strh	r3, [r4, #12]
 8004870:	f04f 30ff 	mov.w	r0, #4294967295
 8004874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004878:	6921      	ldr	r1, [r4, #16]
 800487a:	464a      	mov	r2, r9
 800487c:	f7ff ff98 	bl	80047b0 <memcpy>
 8004880:	89a3      	ldrh	r3, [r4, #12]
 8004882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800488a:	81a3      	strh	r3, [r4, #12]
 800488c:	6126      	str	r6, [r4, #16]
 800488e:	6165      	str	r5, [r4, #20]
 8004890:	444e      	add	r6, r9
 8004892:	eba5 0509 	sub.w	r5, r5, r9
 8004896:	6026      	str	r6, [r4, #0]
 8004898:	60a5      	str	r5, [r4, #8]
 800489a:	463e      	mov	r6, r7
 800489c:	42be      	cmp	r6, r7
 800489e:	d900      	bls.n	80048a2 <__ssputs_r+0x86>
 80048a0:	463e      	mov	r6, r7
 80048a2:	4632      	mov	r2, r6
 80048a4:	6820      	ldr	r0, [r4, #0]
 80048a6:	4641      	mov	r1, r8
 80048a8:	f000 faa8 	bl	8004dfc <memmove>
 80048ac:	68a3      	ldr	r3, [r4, #8]
 80048ae:	6822      	ldr	r2, [r4, #0]
 80048b0:	1b9b      	subs	r3, r3, r6
 80048b2:	4432      	add	r2, r6
 80048b4:	60a3      	str	r3, [r4, #8]
 80048b6:	6022      	str	r2, [r4, #0]
 80048b8:	2000      	movs	r0, #0
 80048ba:	e7db      	b.n	8004874 <__ssputs_r+0x58>
 80048bc:	462a      	mov	r2, r5
 80048be:	f000 fb61 	bl	8004f84 <_realloc_r>
 80048c2:	4606      	mov	r6, r0
 80048c4:	2800      	cmp	r0, #0
 80048c6:	d1e1      	bne.n	800488c <__ssputs_r+0x70>
 80048c8:	6921      	ldr	r1, [r4, #16]
 80048ca:	4650      	mov	r0, sl
 80048cc:	f000 fab0 	bl	8004e30 <_free_r>
 80048d0:	e7c7      	b.n	8004862 <__ssputs_r+0x46>
	...

080048d4 <_svfiprintf_r>:
 80048d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048d8:	4698      	mov	r8, r3
 80048da:	898b      	ldrh	r3, [r1, #12]
 80048dc:	061b      	lsls	r3, r3, #24
 80048de:	b09d      	sub	sp, #116	; 0x74
 80048e0:	4607      	mov	r7, r0
 80048e2:	460d      	mov	r5, r1
 80048e4:	4614      	mov	r4, r2
 80048e6:	d50e      	bpl.n	8004906 <_svfiprintf_r+0x32>
 80048e8:	690b      	ldr	r3, [r1, #16]
 80048ea:	b963      	cbnz	r3, 8004906 <_svfiprintf_r+0x32>
 80048ec:	2140      	movs	r1, #64	; 0x40
 80048ee:	f000 faef 	bl	8004ed0 <_malloc_r>
 80048f2:	6028      	str	r0, [r5, #0]
 80048f4:	6128      	str	r0, [r5, #16]
 80048f6:	b920      	cbnz	r0, 8004902 <_svfiprintf_r+0x2e>
 80048f8:	230c      	movs	r3, #12
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004900:	e0d1      	b.n	8004aa6 <_svfiprintf_r+0x1d2>
 8004902:	2340      	movs	r3, #64	; 0x40
 8004904:	616b      	str	r3, [r5, #20]
 8004906:	2300      	movs	r3, #0
 8004908:	9309      	str	r3, [sp, #36]	; 0x24
 800490a:	2320      	movs	r3, #32
 800490c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004910:	f8cd 800c 	str.w	r8, [sp, #12]
 8004914:	2330      	movs	r3, #48	; 0x30
 8004916:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004ac0 <_svfiprintf_r+0x1ec>
 800491a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800491e:	f04f 0901 	mov.w	r9, #1
 8004922:	4623      	mov	r3, r4
 8004924:	469a      	mov	sl, r3
 8004926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800492a:	b10a      	cbz	r2, 8004930 <_svfiprintf_r+0x5c>
 800492c:	2a25      	cmp	r2, #37	; 0x25
 800492e:	d1f9      	bne.n	8004924 <_svfiprintf_r+0x50>
 8004930:	ebba 0b04 	subs.w	fp, sl, r4
 8004934:	d00b      	beq.n	800494e <_svfiprintf_r+0x7a>
 8004936:	465b      	mov	r3, fp
 8004938:	4622      	mov	r2, r4
 800493a:	4629      	mov	r1, r5
 800493c:	4638      	mov	r0, r7
 800493e:	f7ff ff6d 	bl	800481c <__ssputs_r>
 8004942:	3001      	adds	r0, #1
 8004944:	f000 80aa 	beq.w	8004a9c <_svfiprintf_r+0x1c8>
 8004948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800494a:	445a      	add	r2, fp
 800494c:	9209      	str	r2, [sp, #36]	; 0x24
 800494e:	f89a 3000 	ldrb.w	r3, [sl]
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 80a2 	beq.w	8004a9c <_svfiprintf_r+0x1c8>
 8004958:	2300      	movs	r3, #0
 800495a:	f04f 32ff 	mov.w	r2, #4294967295
 800495e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004962:	f10a 0a01 	add.w	sl, sl, #1
 8004966:	9304      	str	r3, [sp, #16]
 8004968:	9307      	str	r3, [sp, #28]
 800496a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800496e:	931a      	str	r3, [sp, #104]	; 0x68
 8004970:	4654      	mov	r4, sl
 8004972:	2205      	movs	r2, #5
 8004974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004978:	4851      	ldr	r0, [pc, #324]	; (8004ac0 <_svfiprintf_r+0x1ec>)
 800497a:	f7fb fcb9 	bl	80002f0 <memchr>
 800497e:	9a04      	ldr	r2, [sp, #16]
 8004980:	b9d8      	cbnz	r0, 80049ba <_svfiprintf_r+0xe6>
 8004982:	06d0      	lsls	r0, r2, #27
 8004984:	bf44      	itt	mi
 8004986:	2320      	movmi	r3, #32
 8004988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800498c:	0711      	lsls	r1, r2, #28
 800498e:	bf44      	itt	mi
 8004990:	232b      	movmi	r3, #43	; 0x2b
 8004992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004996:	f89a 3000 	ldrb.w	r3, [sl]
 800499a:	2b2a      	cmp	r3, #42	; 0x2a
 800499c:	d015      	beq.n	80049ca <_svfiprintf_r+0xf6>
 800499e:	9a07      	ldr	r2, [sp, #28]
 80049a0:	4654      	mov	r4, sl
 80049a2:	2000      	movs	r0, #0
 80049a4:	f04f 0c0a 	mov.w	ip, #10
 80049a8:	4621      	mov	r1, r4
 80049aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049ae:	3b30      	subs	r3, #48	; 0x30
 80049b0:	2b09      	cmp	r3, #9
 80049b2:	d94e      	bls.n	8004a52 <_svfiprintf_r+0x17e>
 80049b4:	b1b0      	cbz	r0, 80049e4 <_svfiprintf_r+0x110>
 80049b6:	9207      	str	r2, [sp, #28]
 80049b8:	e014      	b.n	80049e4 <_svfiprintf_r+0x110>
 80049ba:	eba0 0308 	sub.w	r3, r0, r8
 80049be:	fa09 f303 	lsl.w	r3, r9, r3
 80049c2:	4313      	orrs	r3, r2
 80049c4:	9304      	str	r3, [sp, #16]
 80049c6:	46a2      	mov	sl, r4
 80049c8:	e7d2      	b.n	8004970 <_svfiprintf_r+0x9c>
 80049ca:	9b03      	ldr	r3, [sp, #12]
 80049cc:	1d19      	adds	r1, r3, #4
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	9103      	str	r1, [sp, #12]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	bfbb      	ittet	lt
 80049d6:	425b      	neglt	r3, r3
 80049d8:	f042 0202 	orrlt.w	r2, r2, #2
 80049dc:	9307      	strge	r3, [sp, #28]
 80049de:	9307      	strlt	r3, [sp, #28]
 80049e0:	bfb8      	it	lt
 80049e2:	9204      	strlt	r2, [sp, #16]
 80049e4:	7823      	ldrb	r3, [r4, #0]
 80049e6:	2b2e      	cmp	r3, #46	; 0x2e
 80049e8:	d10c      	bne.n	8004a04 <_svfiprintf_r+0x130>
 80049ea:	7863      	ldrb	r3, [r4, #1]
 80049ec:	2b2a      	cmp	r3, #42	; 0x2a
 80049ee:	d135      	bne.n	8004a5c <_svfiprintf_r+0x188>
 80049f0:	9b03      	ldr	r3, [sp, #12]
 80049f2:	1d1a      	adds	r2, r3, #4
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	9203      	str	r2, [sp, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bfb8      	it	lt
 80049fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a00:	3402      	adds	r4, #2
 8004a02:	9305      	str	r3, [sp, #20]
 8004a04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004ad0 <_svfiprintf_r+0x1fc>
 8004a08:	7821      	ldrb	r1, [r4, #0]
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	4650      	mov	r0, sl
 8004a0e:	f7fb fc6f 	bl	80002f0 <memchr>
 8004a12:	b140      	cbz	r0, 8004a26 <_svfiprintf_r+0x152>
 8004a14:	2340      	movs	r3, #64	; 0x40
 8004a16:	eba0 000a 	sub.w	r0, r0, sl
 8004a1a:	fa03 f000 	lsl.w	r0, r3, r0
 8004a1e:	9b04      	ldr	r3, [sp, #16]
 8004a20:	4303      	orrs	r3, r0
 8004a22:	3401      	adds	r4, #1
 8004a24:	9304      	str	r3, [sp, #16]
 8004a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a2a:	4826      	ldr	r0, [pc, #152]	; (8004ac4 <_svfiprintf_r+0x1f0>)
 8004a2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a30:	2206      	movs	r2, #6
 8004a32:	f7fb fc5d 	bl	80002f0 <memchr>
 8004a36:	2800      	cmp	r0, #0
 8004a38:	d038      	beq.n	8004aac <_svfiprintf_r+0x1d8>
 8004a3a:	4b23      	ldr	r3, [pc, #140]	; (8004ac8 <_svfiprintf_r+0x1f4>)
 8004a3c:	bb1b      	cbnz	r3, 8004a86 <_svfiprintf_r+0x1b2>
 8004a3e:	9b03      	ldr	r3, [sp, #12]
 8004a40:	3307      	adds	r3, #7
 8004a42:	f023 0307 	bic.w	r3, r3, #7
 8004a46:	3308      	adds	r3, #8
 8004a48:	9303      	str	r3, [sp, #12]
 8004a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a4c:	4433      	add	r3, r6
 8004a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a50:	e767      	b.n	8004922 <_svfiprintf_r+0x4e>
 8004a52:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a56:	460c      	mov	r4, r1
 8004a58:	2001      	movs	r0, #1
 8004a5a:	e7a5      	b.n	80049a8 <_svfiprintf_r+0xd4>
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	3401      	adds	r4, #1
 8004a60:	9305      	str	r3, [sp, #20]
 8004a62:	4619      	mov	r1, r3
 8004a64:	f04f 0c0a 	mov.w	ip, #10
 8004a68:	4620      	mov	r0, r4
 8004a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a6e:	3a30      	subs	r2, #48	; 0x30
 8004a70:	2a09      	cmp	r2, #9
 8004a72:	d903      	bls.n	8004a7c <_svfiprintf_r+0x1a8>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0c5      	beq.n	8004a04 <_svfiprintf_r+0x130>
 8004a78:	9105      	str	r1, [sp, #20]
 8004a7a:	e7c3      	b.n	8004a04 <_svfiprintf_r+0x130>
 8004a7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a80:	4604      	mov	r4, r0
 8004a82:	2301      	movs	r3, #1
 8004a84:	e7f0      	b.n	8004a68 <_svfiprintf_r+0x194>
 8004a86:	ab03      	add	r3, sp, #12
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	462a      	mov	r2, r5
 8004a8c:	4b0f      	ldr	r3, [pc, #60]	; (8004acc <_svfiprintf_r+0x1f8>)
 8004a8e:	a904      	add	r1, sp, #16
 8004a90:	4638      	mov	r0, r7
 8004a92:	f3af 8000 	nop.w
 8004a96:	1c42      	adds	r2, r0, #1
 8004a98:	4606      	mov	r6, r0
 8004a9a:	d1d6      	bne.n	8004a4a <_svfiprintf_r+0x176>
 8004a9c:	89ab      	ldrh	r3, [r5, #12]
 8004a9e:	065b      	lsls	r3, r3, #25
 8004aa0:	f53f af2c 	bmi.w	80048fc <_svfiprintf_r+0x28>
 8004aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004aa6:	b01d      	add	sp, #116	; 0x74
 8004aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aac:	ab03      	add	r3, sp, #12
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <_svfiprintf_r+0x1f8>)
 8004ab4:	a904      	add	r1, sp, #16
 8004ab6:	4638      	mov	r0, r7
 8004ab8:	f000 f87a 	bl	8004bb0 <_printf_i>
 8004abc:	e7eb      	b.n	8004a96 <_svfiprintf_r+0x1c2>
 8004abe:	bf00      	nop
 8004ac0:	080050b8 	.word	0x080050b8
 8004ac4:	080050c2 	.word	0x080050c2
 8004ac8:	00000000 	.word	0x00000000
 8004acc:	0800481d 	.word	0x0800481d
 8004ad0:	080050be 	.word	0x080050be

08004ad4 <_printf_common>:
 8004ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad8:	4616      	mov	r6, r2
 8004ada:	4699      	mov	r9, r3
 8004adc:	688a      	ldr	r2, [r1, #8]
 8004ade:	690b      	ldr	r3, [r1, #16]
 8004ae0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	bfb8      	it	lt
 8004ae8:	4613      	movlt	r3, r2
 8004aea:	6033      	str	r3, [r6, #0]
 8004aec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004af0:	4607      	mov	r7, r0
 8004af2:	460c      	mov	r4, r1
 8004af4:	b10a      	cbz	r2, 8004afa <_printf_common+0x26>
 8004af6:	3301      	adds	r3, #1
 8004af8:	6033      	str	r3, [r6, #0]
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	0699      	lsls	r1, r3, #26
 8004afe:	bf42      	ittt	mi
 8004b00:	6833      	ldrmi	r3, [r6, #0]
 8004b02:	3302      	addmi	r3, #2
 8004b04:	6033      	strmi	r3, [r6, #0]
 8004b06:	6825      	ldr	r5, [r4, #0]
 8004b08:	f015 0506 	ands.w	r5, r5, #6
 8004b0c:	d106      	bne.n	8004b1c <_printf_common+0x48>
 8004b0e:	f104 0a19 	add.w	sl, r4, #25
 8004b12:	68e3      	ldr	r3, [r4, #12]
 8004b14:	6832      	ldr	r2, [r6, #0]
 8004b16:	1a9b      	subs	r3, r3, r2
 8004b18:	42ab      	cmp	r3, r5
 8004b1a:	dc26      	bgt.n	8004b6a <_printf_common+0x96>
 8004b1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b20:	1e13      	subs	r3, r2, #0
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	bf18      	it	ne
 8004b26:	2301      	movne	r3, #1
 8004b28:	0692      	lsls	r2, r2, #26
 8004b2a:	d42b      	bmi.n	8004b84 <_printf_common+0xb0>
 8004b2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b30:	4649      	mov	r1, r9
 8004b32:	4638      	mov	r0, r7
 8004b34:	47c0      	blx	r8
 8004b36:	3001      	adds	r0, #1
 8004b38:	d01e      	beq.n	8004b78 <_printf_common+0xa4>
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	68e5      	ldr	r5, [r4, #12]
 8004b3e:	6832      	ldr	r2, [r6, #0]
 8004b40:	f003 0306 	and.w	r3, r3, #6
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	bf08      	it	eq
 8004b48:	1aad      	subeq	r5, r5, r2
 8004b4a:	68a3      	ldr	r3, [r4, #8]
 8004b4c:	6922      	ldr	r2, [r4, #16]
 8004b4e:	bf0c      	ite	eq
 8004b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b54:	2500      	movne	r5, #0
 8004b56:	4293      	cmp	r3, r2
 8004b58:	bfc4      	itt	gt
 8004b5a:	1a9b      	subgt	r3, r3, r2
 8004b5c:	18ed      	addgt	r5, r5, r3
 8004b5e:	2600      	movs	r6, #0
 8004b60:	341a      	adds	r4, #26
 8004b62:	42b5      	cmp	r5, r6
 8004b64:	d11a      	bne.n	8004b9c <_printf_common+0xc8>
 8004b66:	2000      	movs	r0, #0
 8004b68:	e008      	b.n	8004b7c <_printf_common+0xa8>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	4652      	mov	r2, sl
 8004b6e:	4649      	mov	r1, r9
 8004b70:	4638      	mov	r0, r7
 8004b72:	47c0      	blx	r8
 8004b74:	3001      	adds	r0, #1
 8004b76:	d103      	bne.n	8004b80 <_printf_common+0xac>
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b80:	3501      	adds	r5, #1
 8004b82:	e7c6      	b.n	8004b12 <_printf_common+0x3e>
 8004b84:	18e1      	adds	r1, r4, r3
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	2030      	movs	r0, #48	; 0x30
 8004b8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b8e:	4422      	add	r2, r4
 8004b90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b98:	3302      	adds	r3, #2
 8004b9a:	e7c7      	b.n	8004b2c <_printf_common+0x58>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	4622      	mov	r2, r4
 8004ba0:	4649      	mov	r1, r9
 8004ba2:	4638      	mov	r0, r7
 8004ba4:	47c0      	blx	r8
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	d0e6      	beq.n	8004b78 <_printf_common+0xa4>
 8004baa:	3601      	adds	r6, #1
 8004bac:	e7d9      	b.n	8004b62 <_printf_common+0x8e>
	...

08004bb0 <_printf_i>:
 8004bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	4691      	mov	r9, r2
 8004bb8:	7e27      	ldrb	r7, [r4, #24]
 8004bba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004bbc:	2f78      	cmp	r7, #120	; 0x78
 8004bbe:	4680      	mov	r8, r0
 8004bc0:	469a      	mov	sl, r3
 8004bc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bc6:	d807      	bhi.n	8004bd8 <_printf_i+0x28>
 8004bc8:	2f62      	cmp	r7, #98	; 0x62
 8004bca:	d80a      	bhi.n	8004be2 <_printf_i+0x32>
 8004bcc:	2f00      	cmp	r7, #0
 8004bce:	f000 80d8 	beq.w	8004d82 <_printf_i+0x1d2>
 8004bd2:	2f58      	cmp	r7, #88	; 0x58
 8004bd4:	f000 80a3 	beq.w	8004d1e <_printf_i+0x16e>
 8004bd8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004bdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004be0:	e03a      	b.n	8004c58 <_printf_i+0xa8>
 8004be2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004be6:	2b15      	cmp	r3, #21
 8004be8:	d8f6      	bhi.n	8004bd8 <_printf_i+0x28>
 8004bea:	a001      	add	r0, pc, #4	; (adr r0, 8004bf0 <_printf_i+0x40>)
 8004bec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004bf0:	08004c49 	.word	0x08004c49
 8004bf4:	08004c5d 	.word	0x08004c5d
 8004bf8:	08004bd9 	.word	0x08004bd9
 8004bfc:	08004bd9 	.word	0x08004bd9
 8004c00:	08004bd9 	.word	0x08004bd9
 8004c04:	08004bd9 	.word	0x08004bd9
 8004c08:	08004c5d 	.word	0x08004c5d
 8004c0c:	08004bd9 	.word	0x08004bd9
 8004c10:	08004bd9 	.word	0x08004bd9
 8004c14:	08004bd9 	.word	0x08004bd9
 8004c18:	08004bd9 	.word	0x08004bd9
 8004c1c:	08004d69 	.word	0x08004d69
 8004c20:	08004c8d 	.word	0x08004c8d
 8004c24:	08004d4b 	.word	0x08004d4b
 8004c28:	08004bd9 	.word	0x08004bd9
 8004c2c:	08004bd9 	.word	0x08004bd9
 8004c30:	08004d8b 	.word	0x08004d8b
 8004c34:	08004bd9 	.word	0x08004bd9
 8004c38:	08004c8d 	.word	0x08004c8d
 8004c3c:	08004bd9 	.word	0x08004bd9
 8004c40:	08004bd9 	.word	0x08004bd9
 8004c44:	08004d53 	.word	0x08004d53
 8004c48:	680b      	ldr	r3, [r1, #0]
 8004c4a:	1d1a      	adds	r2, r3, #4
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	600a      	str	r2, [r1, #0]
 8004c50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e0a3      	b.n	8004da4 <_printf_i+0x1f4>
 8004c5c:	6825      	ldr	r5, [r4, #0]
 8004c5e:	6808      	ldr	r0, [r1, #0]
 8004c60:	062e      	lsls	r6, r5, #24
 8004c62:	f100 0304 	add.w	r3, r0, #4
 8004c66:	d50a      	bpl.n	8004c7e <_printf_i+0xce>
 8004c68:	6805      	ldr	r5, [r0, #0]
 8004c6a:	600b      	str	r3, [r1, #0]
 8004c6c:	2d00      	cmp	r5, #0
 8004c6e:	da03      	bge.n	8004c78 <_printf_i+0xc8>
 8004c70:	232d      	movs	r3, #45	; 0x2d
 8004c72:	426d      	negs	r5, r5
 8004c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c78:	485e      	ldr	r0, [pc, #376]	; (8004df4 <_printf_i+0x244>)
 8004c7a:	230a      	movs	r3, #10
 8004c7c:	e019      	b.n	8004cb2 <_printf_i+0x102>
 8004c7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004c82:	6805      	ldr	r5, [r0, #0]
 8004c84:	600b      	str	r3, [r1, #0]
 8004c86:	bf18      	it	ne
 8004c88:	b22d      	sxthne	r5, r5
 8004c8a:	e7ef      	b.n	8004c6c <_printf_i+0xbc>
 8004c8c:	680b      	ldr	r3, [r1, #0]
 8004c8e:	6825      	ldr	r5, [r4, #0]
 8004c90:	1d18      	adds	r0, r3, #4
 8004c92:	6008      	str	r0, [r1, #0]
 8004c94:	0628      	lsls	r0, r5, #24
 8004c96:	d501      	bpl.n	8004c9c <_printf_i+0xec>
 8004c98:	681d      	ldr	r5, [r3, #0]
 8004c9a:	e002      	b.n	8004ca2 <_printf_i+0xf2>
 8004c9c:	0669      	lsls	r1, r5, #25
 8004c9e:	d5fb      	bpl.n	8004c98 <_printf_i+0xe8>
 8004ca0:	881d      	ldrh	r5, [r3, #0]
 8004ca2:	4854      	ldr	r0, [pc, #336]	; (8004df4 <_printf_i+0x244>)
 8004ca4:	2f6f      	cmp	r7, #111	; 0x6f
 8004ca6:	bf0c      	ite	eq
 8004ca8:	2308      	moveq	r3, #8
 8004caa:	230a      	movne	r3, #10
 8004cac:	2100      	movs	r1, #0
 8004cae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cb2:	6866      	ldr	r6, [r4, #4]
 8004cb4:	60a6      	str	r6, [r4, #8]
 8004cb6:	2e00      	cmp	r6, #0
 8004cb8:	bfa2      	ittt	ge
 8004cba:	6821      	ldrge	r1, [r4, #0]
 8004cbc:	f021 0104 	bicge.w	r1, r1, #4
 8004cc0:	6021      	strge	r1, [r4, #0]
 8004cc2:	b90d      	cbnz	r5, 8004cc8 <_printf_i+0x118>
 8004cc4:	2e00      	cmp	r6, #0
 8004cc6:	d04d      	beq.n	8004d64 <_printf_i+0x1b4>
 8004cc8:	4616      	mov	r6, r2
 8004cca:	fbb5 f1f3 	udiv	r1, r5, r3
 8004cce:	fb03 5711 	mls	r7, r3, r1, r5
 8004cd2:	5dc7      	ldrb	r7, [r0, r7]
 8004cd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004cd8:	462f      	mov	r7, r5
 8004cda:	42bb      	cmp	r3, r7
 8004cdc:	460d      	mov	r5, r1
 8004cde:	d9f4      	bls.n	8004cca <_printf_i+0x11a>
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d10b      	bne.n	8004cfc <_printf_i+0x14c>
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	07df      	lsls	r7, r3, #31
 8004ce8:	d508      	bpl.n	8004cfc <_printf_i+0x14c>
 8004cea:	6923      	ldr	r3, [r4, #16]
 8004cec:	6861      	ldr	r1, [r4, #4]
 8004cee:	4299      	cmp	r1, r3
 8004cf0:	bfde      	ittt	le
 8004cf2:	2330      	movle	r3, #48	; 0x30
 8004cf4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cf8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cfc:	1b92      	subs	r2, r2, r6
 8004cfe:	6122      	str	r2, [r4, #16]
 8004d00:	f8cd a000 	str.w	sl, [sp]
 8004d04:	464b      	mov	r3, r9
 8004d06:	aa03      	add	r2, sp, #12
 8004d08:	4621      	mov	r1, r4
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	f7ff fee2 	bl	8004ad4 <_printf_common>
 8004d10:	3001      	adds	r0, #1
 8004d12:	d14c      	bne.n	8004dae <_printf_i+0x1fe>
 8004d14:	f04f 30ff 	mov.w	r0, #4294967295
 8004d18:	b004      	add	sp, #16
 8004d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d1e:	4835      	ldr	r0, [pc, #212]	; (8004df4 <_printf_i+0x244>)
 8004d20:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	680e      	ldr	r6, [r1, #0]
 8004d28:	061f      	lsls	r7, r3, #24
 8004d2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004d2e:	600e      	str	r6, [r1, #0]
 8004d30:	d514      	bpl.n	8004d5c <_printf_i+0x1ac>
 8004d32:	07d9      	lsls	r1, r3, #31
 8004d34:	bf44      	itt	mi
 8004d36:	f043 0320 	orrmi.w	r3, r3, #32
 8004d3a:	6023      	strmi	r3, [r4, #0]
 8004d3c:	b91d      	cbnz	r5, 8004d46 <_printf_i+0x196>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	f023 0320 	bic.w	r3, r3, #32
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	2310      	movs	r3, #16
 8004d48:	e7b0      	b.n	8004cac <_printf_i+0xfc>
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	f043 0320 	orr.w	r3, r3, #32
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	2378      	movs	r3, #120	; 0x78
 8004d54:	4828      	ldr	r0, [pc, #160]	; (8004df8 <_printf_i+0x248>)
 8004d56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d5a:	e7e3      	b.n	8004d24 <_printf_i+0x174>
 8004d5c:	065e      	lsls	r6, r3, #25
 8004d5e:	bf48      	it	mi
 8004d60:	b2ad      	uxthmi	r5, r5
 8004d62:	e7e6      	b.n	8004d32 <_printf_i+0x182>
 8004d64:	4616      	mov	r6, r2
 8004d66:	e7bb      	b.n	8004ce0 <_printf_i+0x130>
 8004d68:	680b      	ldr	r3, [r1, #0]
 8004d6a:	6826      	ldr	r6, [r4, #0]
 8004d6c:	6960      	ldr	r0, [r4, #20]
 8004d6e:	1d1d      	adds	r5, r3, #4
 8004d70:	600d      	str	r5, [r1, #0]
 8004d72:	0635      	lsls	r5, r6, #24
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	d501      	bpl.n	8004d7c <_printf_i+0x1cc>
 8004d78:	6018      	str	r0, [r3, #0]
 8004d7a:	e002      	b.n	8004d82 <_printf_i+0x1d2>
 8004d7c:	0671      	lsls	r1, r6, #25
 8004d7e:	d5fb      	bpl.n	8004d78 <_printf_i+0x1c8>
 8004d80:	8018      	strh	r0, [r3, #0]
 8004d82:	2300      	movs	r3, #0
 8004d84:	6123      	str	r3, [r4, #16]
 8004d86:	4616      	mov	r6, r2
 8004d88:	e7ba      	b.n	8004d00 <_printf_i+0x150>
 8004d8a:	680b      	ldr	r3, [r1, #0]
 8004d8c:	1d1a      	adds	r2, r3, #4
 8004d8e:	600a      	str	r2, [r1, #0]
 8004d90:	681e      	ldr	r6, [r3, #0]
 8004d92:	6862      	ldr	r2, [r4, #4]
 8004d94:	2100      	movs	r1, #0
 8004d96:	4630      	mov	r0, r6
 8004d98:	f7fb faaa 	bl	80002f0 <memchr>
 8004d9c:	b108      	cbz	r0, 8004da2 <_printf_i+0x1f2>
 8004d9e:	1b80      	subs	r0, r0, r6
 8004da0:	6060      	str	r0, [r4, #4]
 8004da2:	6863      	ldr	r3, [r4, #4]
 8004da4:	6123      	str	r3, [r4, #16]
 8004da6:	2300      	movs	r3, #0
 8004da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dac:	e7a8      	b.n	8004d00 <_printf_i+0x150>
 8004dae:	6923      	ldr	r3, [r4, #16]
 8004db0:	4632      	mov	r2, r6
 8004db2:	4649      	mov	r1, r9
 8004db4:	4640      	mov	r0, r8
 8004db6:	47d0      	blx	sl
 8004db8:	3001      	adds	r0, #1
 8004dba:	d0ab      	beq.n	8004d14 <_printf_i+0x164>
 8004dbc:	6823      	ldr	r3, [r4, #0]
 8004dbe:	079b      	lsls	r3, r3, #30
 8004dc0:	d413      	bmi.n	8004dea <_printf_i+0x23a>
 8004dc2:	68e0      	ldr	r0, [r4, #12]
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	4298      	cmp	r0, r3
 8004dc8:	bfb8      	it	lt
 8004dca:	4618      	movlt	r0, r3
 8004dcc:	e7a4      	b.n	8004d18 <_printf_i+0x168>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	4649      	mov	r1, r9
 8004dd4:	4640      	mov	r0, r8
 8004dd6:	47d0      	blx	sl
 8004dd8:	3001      	adds	r0, #1
 8004dda:	d09b      	beq.n	8004d14 <_printf_i+0x164>
 8004ddc:	3501      	adds	r5, #1
 8004dde:	68e3      	ldr	r3, [r4, #12]
 8004de0:	9903      	ldr	r1, [sp, #12]
 8004de2:	1a5b      	subs	r3, r3, r1
 8004de4:	42ab      	cmp	r3, r5
 8004de6:	dcf2      	bgt.n	8004dce <_printf_i+0x21e>
 8004de8:	e7eb      	b.n	8004dc2 <_printf_i+0x212>
 8004dea:	2500      	movs	r5, #0
 8004dec:	f104 0619 	add.w	r6, r4, #25
 8004df0:	e7f5      	b.n	8004dde <_printf_i+0x22e>
 8004df2:	bf00      	nop
 8004df4:	080050c9 	.word	0x080050c9
 8004df8:	080050da 	.word	0x080050da

08004dfc <memmove>:
 8004dfc:	4288      	cmp	r0, r1
 8004dfe:	b510      	push	{r4, lr}
 8004e00:	eb01 0402 	add.w	r4, r1, r2
 8004e04:	d902      	bls.n	8004e0c <memmove+0x10>
 8004e06:	4284      	cmp	r4, r0
 8004e08:	4623      	mov	r3, r4
 8004e0a:	d807      	bhi.n	8004e1c <memmove+0x20>
 8004e0c:	1e43      	subs	r3, r0, #1
 8004e0e:	42a1      	cmp	r1, r4
 8004e10:	d008      	beq.n	8004e24 <memmove+0x28>
 8004e12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e1a:	e7f8      	b.n	8004e0e <memmove+0x12>
 8004e1c:	4402      	add	r2, r0
 8004e1e:	4601      	mov	r1, r0
 8004e20:	428a      	cmp	r2, r1
 8004e22:	d100      	bne.n	8004e26 <memmove+0x2a>
 8004e24:	bd10      	pop	{r4, pc}
 8004e26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e2e:	e7f7      	b.n	8004e20 <memmove+0x24>

08004e30 <_free_r>:
 8004e30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e32:	2900      	cmp	r1, #0
 8004e34:	d048      	beq.n	8004ec8 <_free_r+0x98>
 8004e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e3a:	9001      	str	r0, [sp, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f1a1 0404 	sub.w	r4, r1, #4
 8004e42:	bfb8      	it	lt
 8004e44:	18e4      	addlt	r4, r4, r3
 8004e46:	f000 f8d3 	bl	8004ff0 <__malloc_lock>
 8004e4a:	4a20      	ldr	r2, [pc, #128]	; (8004ecc <_free_r+0x9c>)
 8004e4c:	9801      	ldr	r0, [sp, #4]
 8004e4e:	6813      	ldr	r3, [r2, #0]
 8004e50:	4615      	mov	r5, r2
 8004e52:	b933      	cbnz	r3, 8004e62 <_free_r+0x32>
 8004e54:	6063      	str	r3, [r4, #4]
 8004e56:	6014      	str	r4, [r2, #0]
 8004e58:	b003      	add	sp, #12
 8004e5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e5e:	f000 b8cd 	b.w	8004ffc <__malloc_unlock>
 8004e62:	42a3      	cmp	r3, r4
 8004e64:	d90b      	bls.n	8004e7e <_free_r+0x4e>
 8004e66:	6821      	ldr	r1, [r4, #0]
 8004e68:	1862      	adds	r2, r4, r1
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	bf04      	itt	eq
 8004e6e:	681a      	ldreq	r2, [r3, #0]
 8004e70:	685b      	ldreq	r3, [r3, #4]
 8004e72:	6063      	str	r3, [r4, #4]
 8004e74:	bf04      	itt	eq
 8004e76:	1852      	addeq	r2, r2, r1
 8004e78:	6022      	streq	r2, [r4, #0]
 8004e7a:	602c      	str	r4, [r5, #0]
 8004e7c:	e7ec      	b.n	8004e58 <_free_r+0x28>
 8004e7e:	461a      	mov	r2, r3
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	b10b      	cbz	r3, 8004e88 <_free_r+0x58>
 8004e84:	42a3      	cmp	r3, r4
 8004e86:	d9fa      	bls.n	8004e7e <_free_r+0x4e>
 8004e88:	6811      	ldr	r1, [r2, #0]
 8004e8a:	1855      	adds	r5, r2, r1
 8004e8c:	42a5      	cmp	r5, r4
 8004e8e:	d10b      	bne.n	8004ea8 <_free_r+0x78>
 8004e90:	6824      	ldr	r4, [r4, #0]
 8004e92:	4421      	add	r1, r4
 8004e94:	1854      	adds	r4, r2, r1
 8004e96:	42a3      	cmp	r3, r4
 8004e98:	6011      	str	r1, [r2, #0]
 8004e9a:	d1dd      	bne.n	8004e58 <_free_r+0x28>
 8004e9c:	681c      	ldr	r4, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	6053      	str	r3, [r2, #4]
 8004ea2:	4421      	add	r1, r4
 8004ea4:	6011      	str	r1, [r2, #0]
 8004ea6:	e7d7      	b.n	8004e58 <_free_r+0x28>
 8004ea8:	d902      	bls.n	8004eb0 <_free_r+0x80>
 8004eaa:	230c      	movs	r3, #12
 8004eac:	6003      	str	r3, [r0, #0]
 8004eae:	e7d3      	b.n	8004e58 <_free_r+0x28>
 8004eb0:	6825      	ldr	r5, [r4, #0]
 8004eb2:	1961      	adds	r1, r4, r5
 8004eb4:	428b      	cmp	r3, r1
 8004eb6:	bf04      	itt	eq
 8004eb8:	6819      	ldreq	r1, [r3, #0]
 8004eba:	685b      	ldreq	r3, [r3, #4]
 8004ebc:	6063      	str	r3, [r4, #4]
 8004ebe:	bf04      	itt	eq
 8004ec0:	1949      	addeq	r1, r1, r5
 8004ec2:	6021      	streq	r1, [r4, #0]
 8004ec4:	6054      	str	r4, [r2, #4]
 8004ec6:	e7c7      	b.n	8004e58 <_free_r+0x28>
 8004ec8:	b003      	add	sp, #12
 8004eca:	bd30      	pop	{r4, r5, pc}
 8004ecc:	2400009c 	.word	0x2400009c

08004ed0 <_malloc_r>:
 8004ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed2:	1ccd      	adds	r5, r1, #3
 8004ed4:	f025 0503 	bic.w	r5, r5, #3
 8004ed8:	3508      	adds	r5, #8
 8004eda:	2d0c      	cmp	r5, #12
 8004edc:	bf38      	it	cc
 8004ede:	250c      	movcc	r5, #12
 8004ee0:	2d00      	cmp	r5, #0
 8004ee2:	4606      	mov	r6, r0
 8004ee4:	db01      	blt.n	8004eea <_malloc_r+0x1a>
 8004ee6:	42a9      	cmp	r1, r5
 8004ee8:	d903      	bls.n	8004ef2 <_malloc_r+0x22>
 8004eea:	230c      	movs	r3, #12
 8004eec:	6033      	str	r3, [r6, #0]
 8004eee:	2000      	movs	r0, #0
 8004ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ef2:	f000 f87d 	bl	8004ff0 <__malloc_lock>
 8004ef6:	4921      	ldr	r1, [pc, #132]	; (8004f7c <_malloc_r+0xac>)
 8004ef8:	680a      	ldr	r2, [r1, #0]
 8004efa:	4614      	mov	r4, r2
 8004efc:	b99c      	cbnz	r4, 8004f26 <_malloc_r+0x56>
 8004efe:	4f20      	ldr	r7, [pc, #128]	; (8004f80 <_malloc_r+0xb0>)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	b923      	cbnz	r3, 8004f0e <_malloc_r+0x3e>
 8004f04:	4621      	mov	r1, r4
 8004f06:	4630      	mov	r0, r6
 8004f08:	f000 f862 	bl	8004fd0 <_sbrk_r>
 8004f0c:	6038      	str	r0, [r7, #0]
 8004f0e:	4629      	mov	r1, r5
 8004f10:	4630      	mov	r0, r6
 8004f12:	f000 f85d 	bl	8004fd0 <_sbrk_r>
 8004f16:	1c43      	adds	r3, r0, #1
 8004f18:	d123      	bne.n	8004f62 <_malloc_r+0x92>
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	6033      	str	r3, [r6, #0]
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f000 f86c 	bl	8004ffc <__malloc_unlock>
 8004f24:	e7e3      	b.n	8004eee <_malloc_r+0x1e>
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	1b5b      	subs	r3, r3, r5
 8004f2a:	d417      	bmi.n	8004f5c <_malloc_r+0x8c>
 8004f2c:	2b0b      	cmp	r3, #11
 8004f2e:	d903      	bls.n	8004f38 <_malloc_r+0x68>
 8004f30:	6023      	str	r3, [r4, #0]
 8004f32:	441c      	add	r4, r3
 8004f34:	6025      	str	r5, [r4, #0]
 8004f36:	e004      	b.n	8004f42 <_malloc_r+0x72>
 8004f38:	6863      	ldr	r3, [r4, #4]
 8004f3a:	42a2      	cmp	r2, r4
 8004f3c:	bf0c      	ite	eq
 8004f3e:	600b      	streq	r3, [r1, #0]
 8004f40:	6053      	strne	r3, [r2, #4]
 8004f42:	4630      	mov	r0, r6
 8004f44:	f000 f85a 	bl	8004ffc <__malloc_unlock>
 8004f48:	f104 000b 	add.w	r0, r4, #11
 8004f4c:	1d23      	adds	r3, r4, #4
 8004f4e:	f020 0007 	bic.w	r0, r0, #7
 8004f52:	1ac2      	subs	r2, r0, r3
 8004f54:	d0cc      	beq.n	8004ef0 <_malloc_r+0x20>
 8004f56:	1a1b      	subs	r3, r3, r0
 8004f58:	50a3      	str	r3, [r4, r2]
 8004f5a:	e7c9      	b.n	8004ef0 <_malloc_r+0x20>
 8004f5c:	4622      	mov	r2, r4
 8004f5e:	6864      	ldr	r4, [r4, #4]
 8004f60:	e7cc      	b.n	8004efc <_malloc_r+0x2c>
 8004f62:	1cc4      	adds	r4, r0, #3
 8004f64:	f024 0403 	bic.w	r4, r4, #3
 8004f68:	42a0      	cmp	r0, r4
 8004f6a:	d0e3      	beq.n	8004f34 <_malloc_r+0x64>
 8004f6c:	1a21      	subs	r1, r4, r0
 8004f6e:	4630      	mov	r0, r6
 8004f70:	f000 f82e 	bl	8004fd0 <_sbrk_r>
 8004f74:	3001      	adds	r0, #1
 8004f76:	d1dd      	bne.n	8004f34 <_malloc_r+0x64>
 8004f78:	e7cf      	b.n	8004f1a <_malloc_r+0x4a>
 8004f7a:	bf00      	nop
 8004f7c:	2400009c 	.word	0x2400009c
 8004f80:	240000a0 	.word	0x240000a0

08004f84 <_realloc_r>:
 8004f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f86:	4607      	mov	r7, r0
 8004f88:	4614      	mov	r4, r2
 8004f8a:	460e      	mov	r6, r1
 8004f8c:	b921      	cbnz	r1, 8004f98 <_realloc_r+0x14>
 8004f8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004f92:	4611      	mov	r1, r2
 8004f94:	f7ff bf9c 	b.w	8004ed0 <_malloc_r>
 8004f98:	b922      	cbnz	r2, 8004fa4 <_realloc_r+0x20>
 8004f9a:	f7ff ff49 	bl	8004e30 <_free_r>
 8004f9e:	4625      	mov	r5, r4
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fa4:	f000 f830 	bl	8005008 <_malloc_usable_size_r>
 8004fa8:	42a0      	cmp	r0, r4
 8004faa:	d20f      	bcs.n	8004fcc <_realloc_r+0x48>
 8004fac:	4621      	mov	r1, r4
 8004fae:	4638      	mov	r0, r7
 8004fb0:	f7ff ff8e 	bl	8004ed0 <_malloc_r>
 8004fb4:	4605      	mov	r5, r0
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d0f2      	beq.n	8004fa0 <_realloc_r+0x1c>
 8004fba:	4631      	mov	r1, r6
 8004fbc:	4622      	mov	r2, r4
 8004fbe:	f7ff fbf7 	bl	80047b0 <memcpy>
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f7ff ff33 	bl	8004e30 <_free_r>
 8004fca:	e7e9      	b.n	8004fa0 <_realloc_r+0x1c>
 8004fcc:	4635      	mov	r5, r6
 8004fce:	e7e7      	b.n	8004fa0 <_realloc_r+0x1c>

08004fd0 <_sbrk_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4d06      	ldr	r5, [pc, #24]	; (8004fec <_sbrk_r+0x1c>)
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	4608      	mov	r0, r1
 8004fda:	602b      	str	r3, [r5, #0]
 8004fdc:	f7fb fdaa 	bl	8000b34 <_sbrk>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d102      	bne.n	8004fea <_sbrk_r+0x1a>
 8004fe4:	682b      	ldr	r3, [r5, #0]
 8004fe6:	b103      	cbz	r3, 8004fea <_sbrk_r+0x1a>
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	240002b0 	.word	0x240002b0

08004ff0 <__malloc_lock>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	; (8004ff8 <__malloc_lock+0x8>)
 8004ff2:	f000 b811 	b.w	8005018 <__retarget_lock_acquire_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	240002b8 	.word	0x240002b8

08004ffc <__malloc_unlock>:
 8004ffc:	4801      	ldr	r0, [pc, #4]	; (8005004 <__malloc_unlock+0x8>)
 8004ffe:	f000 b80c 	b.w	800501a <__retarget_lock_release_recursive>
 8005002:	bf00      	nop
 8005004:	240002b8 	.word	0x240002b8

08005008 <_malloc_usable_size_r>:
 8005008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800500c:	1f18      	subs	r0, r3, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	bfbc      	itt	lt
 8005012:	580b      	ldrlt	r3, [r1, r0]
 8005014:	18c0      	addlt	r0, r0, r3
 8005016:	4770      	bx	lr

08005018 <__retarget_lock_acquire_recursive>:
 8005018:	4770      	bx	lr

0800501a <__retarget_lock_release_recursive>:
 800501a:	4770      	bx	lr

0800501c <_init>:
 800501c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501e:	bf00      	nop
 8005020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005022:	bc08      	pop	{r3}
 8005024:	469e      	mov	lr, r3
 8005026:	4770      	bx	lr

08005028 <_fini>:
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	bf00      	nop
 800502c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800502e:	bc08      	pop	{r3}
 8005030:	469e      	mov	lr, r3
 8005032:	4770      	bx	lr
