-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Wed Sep 28 16:46:39 2022
-- Host        : pinceta-MS-7B98 running 64-bit Ubuntu 20.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_rp_dac_0_sim_netlist.vhdl
-- Design      : system_rp_dac_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite is
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal axi_aresetn_d1 : STD_LOGIC;
  signal axi_aresetn_d2 : STD_LOGIC;
  signal bram_en_a_INST_0_i_1_n_0 : STD_LOGIC;
  signal bvalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bvalid_cnt_dec2_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_reg_aresetn\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]\ : label is "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of bram_en_a_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bram_we_a[0]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram_we_a[1]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram_we_a[2]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram_we_a[3]_INST_0\ : label is "soft_lutpair3";
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_reg_aresetn <= \^s_axi_reg_aresetn\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC4CFFEEFF4C"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000800080"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF5D0000"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => p_0_in,
      I2 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I4 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I5 => s_axi_arvalid,
      O => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0\,
      Q => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      S => \^s_axi_reg_aresetn\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0\,
      Q => p_0_in,
      R => \^s_axi_reg_aresetn\
    );
\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0\,
      Q => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA22A222A2"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\,
      I2 => axi_aresetn_d1,
      I3 => axi_aresetn_d2,
      I4 => s_axi_arvalid,
      I5 => \^s_axi_arready\,
      O => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      O => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0\,
      Q => \^s_axi_arready\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA88808880"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => s_axi_rready,
      I5 => \^s_axi_rvalid\,
      O => \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0\,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => axi_aresetn_d1,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_aresetn_d1,
      Q => axi_aresetn_d2,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88AAA8AAA8AAA8"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => bvalid_cnt(1),
      I2 => bvalid_cnt(0),
      I3 => bvalid_cnt(2),
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0\,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.axi_wready_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => bram_en_a_INST_0_i_1_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_aresetn,
      O => \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.axi_wready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0\,
      Q => s_axi_wready,
      R => '0'
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => bram_en_a_INST_0_i_1_n_0,
      I2 => bvalid_cnt_dec2_out,
      I3 => bvalid_cnt(0),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBD4442"
    )
        port map (
      I0 => bvalid_cnt(0),
      I1 => bvalid_cnt_dec2_out,
      I2 => bram_en_a_INST_0_i_1_n_0,
      I3 => s_axi_arvalid,
      I4 => bvalid_cnt(1),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFF710101008"
    )
        port map (
      I0 => bvalid_cnt(1),
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt_dec2_out,
      I3 => bram_en_a_INST_0_i_1_n_0,
      I4 => s_axi_arvalid,
      I5 => bvalid_cnt(2),
      O => \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => bvalid_cnt(2),
      I3 => bvalid_cnt(1),
      I4 => bvalid_cnt(0),
      O => bvalid_cnt_dec2_out
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0\,
      Q => bvalid_cnt(0),
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0\,
      Q => bvalid_cnt(1),
      R => \^s_axi_reg_aresetn\
    );
\GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0\,
      Q => bvalid_cnt(2),
      R => \^s_axi_reg_aresetn\
    );
\bram_addr_a[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(8),
      O => bram_addr_a(8)
    );
\bram_addr_a[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(9),
      O => bram_addr_a(9)
    );
\bram_addr_a[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(0),
      O => bram_addr_a(0)
    );
\bram_addr_a[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(1),
      O => bram_addr_a(1)
    );
\bram_addr_a[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(2),
      O => bram_addr_a(2)
    );
\bram_addr_a[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(3),
      O => bram_addr_a(3)
    );
\bram_addr_a[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(4),
      O => bram_addr_a(4)
    );
\bram_addr_a[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(5),
      O => bram_addr_a(5)
    );
\bram_addr_a[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(6),
      O => bram_addr_a(6)
    );
\bram_addr_a[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBFAAAA8880"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_arvalid,
      I2 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I3 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => s_axi_awaddr(7),
      O => bram_addr_a(7)
    );
bram_en_a_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FF0000"
    )
        port map (
      I0 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I1 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5]\,
      I2 => s_axi_arvalid,
      I3 => bram_en_a_INST_0_i_1_n_0,
      I4 => s_axi_aresetn,
      O => bram_en_a
    );
bram_en_a_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0]\,
      I1 => bvalid_cnt(0),
      I2 => bvalid_cnt(1),
      I3 => bvalid_cnt(2),
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => bram_en_a_INST_0_i_1_n_0
    );
bram_rst_a_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_reg_aresetn\
    );
\bram_we_a[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(0),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(0)
    );
\bram_we_a[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(1),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(1)
    );
\bram_we_a[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(2),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(2)
    );
\bram_we_a[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_wstrb(3),
      I1 => s_axi_arvalid,
      I2 => bram_en_a_INST_0_i_1_n_0,
      O => bram_we_a(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib is
  port (
    \cfg_chb_outshift_reg[2]\ : out STD_LOGIC;
    \dac_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_loopback_chb : in STD_LOGIC;
    \dac_b_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_b_diff_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_mult_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal dac_mult_reg_n_100 : STD_LOGIC;
  signal dac_mult_reg_n_101 : STD_LOGIC;
  signal dac_mult_reg_n_102 : STD_LOGIC;
  signal dac_mult_reg_n_103 : STD_LOGIC;
  signal dac_mult_reg_n_104 : STD_LOGIC;
  signal dac_mult_reg_n_105 : STD_LOGIC;
  signal dac_mult_reg_n_91 : STD_LOGIC;
  signal dac_mult_reg_n_92 : STD_LOGIC;
  signal dac_mult_reg_n_93 : STD_LOGIC;
  signal dac_mult_reg_n_94 : STD_LOGIC;
  signal dac_mult_reg_n_95 : STD_LOGIC;
  signal dac_mult_reg_n_96 : STD_LOGIC;
  signal dac_mult_reg_n_97 : STD_LOGIC;
  signal dac_mult_reg_n_98 : STD_LOGIC;
  signal dac_mult_reg_n_99 : STD_LOGIC;
  signal \dac_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[9]_i_1_n_0\ : STD_LOGIC;
  signal dac_sum_r : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dac_sum_r0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_1\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_4\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_7\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_1\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_4\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_7\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_7\ : STD_LOGIC;
  signal \dac_sum_r0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal dac_sum_r0_carry_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_n_1 : STD_LOGIC;
  signal dac_sum_r0_carry_n_2 : STD_LOGIC;
  signal dac_sum_r0_carry_n_3 : STD_LOGIC;
  signal dac_sum_r0_carry_n_4 : STD_LOGIC;
  signal dac_sum_r0_carry_n_5 : STD_LOGIC;
  signal dac_sum_r0_carry_n_6 : STD_LOGIC;
  signal \dac_sum_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dac_mult_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dac_mult_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dac_mult_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_dac_mult_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_dac_sum_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dac_sum_r0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dac_sum_r0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dac_mult_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_o[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \dac_o[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac_o[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac_o[13]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_o[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_o[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_o[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_o[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_o[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_o[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac_o[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac_o[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dac_o[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dac_o[9]_i_1\ : label is "soft_lutpair103";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of dac_sum_r0_carry : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__2\ : label is 35;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\dac_b_diff[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(11),
      I3 => \dac_b_diff_reg[15]_0\(11),
      O => \dac_o_reg[11]_0\(3)
    );
\dac_b_diff[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(10),
      I3 => \dac_b_diff_reg[15]_0\(10),
      O => \dac_o_reg[11]_0\(2)
    );
\dac_b_diff[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(9),
      I3 => \dac_b_diff_reg[15]_0\(9),
      O => \dac_o_reg[11]_0\(1)
    );
\dac_b_diff[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(8),
      I3 => \dac_b_diff_reg[15]_0\(8),
      O => \dac_o_reg[11]_0\(0)
    );
\dac_b_diff[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(15),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(15),
      I3 => \dac_b_diff_reg[15]_0\(15),
      O => \dac_o_reg[15]_0\(3)
    );
\dac_b_diff[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(14),
      I3 => \dac_b_diff_reg[15]_0\(14),
      O => \dac_o_reg[15]_0\(2)
    );
\dac_b_diff[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(13),
      I3 => \dac_b_diff_reg[15]_0\(13),
      O => \dac_o_reg[15]_0\(1)
    );
\dac_b_diff[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(12),
      I3 => \dac_b_diff_reg[15]_0\(12),
      O => \dac_o_reg[15]_0\(0)
    );
\dac_b_diff[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(3),
      I3 => \dac_b_diff_reg[15]_0\(3),
      O => S(3)
    );
\dac_b_diff[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(2),
      I3 => \dac_b_diff_reg[15]_0\(2),
      O => S(2)
    );
\dac_b_diff[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(1),
      I3 => \dac_b_diff_reg[15]_0\(1),
      O => S(1)
    );
\dac_b_diff[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(0),
      I3 => \dac_b_diff_reg[15]_0\(0),
      O => S(0)
    );
\dac_b_diff[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(7),
      I3 => \dac_b_diff_reg[15]_0\(7),
      O => \dac_o_reg[7]_0\(3)
    );
\dac_b_diff[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(6),
      I3 => \dac_b_diff_reg[15]_0\(6),
      O => \dac_o_reg[7]_0\(2)
    );
\dac_b_diff[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(5),
      I3 => \dac_b_diff_reg[15]_0\(5),
      O => \dac_o_reg[7]_0\(1)
    );
\dac_b_diff[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_diff_reg[15]\(4),
      I3 => \dac_b_diff_reg[15]_0\(4),
      O => \dac_o_reg[7]_0\(0)
    );
dac_mult_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 2) => p_8_in(13 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dac_mult_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dac_mult_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dac_mult_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dac_mult_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_dac_mult_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 15) => \dac_mult_reg__0\(31 downto 15),
      P(14) => dac_mult_reg_n_91,
      P(13) => dac_mult_reg_n_92,
      P(12) => dac_mult_reg_n_93,
      P(11) => dac_mult_reg_n_94,
      P(10) => dac_mult_reg_n_95,
      P(9) => dac_mult_reg_n_96,
      P(8) => dac_mult_reg_n_97,
      P(7) => dac_mult_reg_n_98,
      P(6) => dac_mult_reg_n_99,
      P(5) => dac_mult_reg_n_100,
      P(4) => dac_mult_reg_n_101,
      P(3) => dac_mult_reg_n_102,
      P(2) => dac_mult_reg_n_103,
      P(1) => dac_mult_reg_n_104,
      P(0) => dac_mult_reg_n_105,
      PATTERNBDETECT => NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dac_mult_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED
    );
\dac_mult_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_mult_reg_0(0),
      I1 => dac_mult_reg_0(1),
      O => \cfg_chb_outshift_reg[2]\
    );
\dac_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[0]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[0]_i_1_n_0\
    );
\dac_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[10]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[10]_i_1_n_0\
    );
\dac_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[11]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[11]_i_1_n_0\
    );
\dac_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[12]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[12]_i_1_n_0\
    );
\dac_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[13]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[13]_i_1_n_0\
    );
\dac_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[14]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[14]_i_1_n_0\
    );
\dac_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[1]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[1]_i_1_n_0\
    );
\dac_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[2]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[2]_i_1_n_0\
    );
\dac_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[3]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[3]_i_1_n_0\
    );
\dac_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[4]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[4]_i_1_n_0\
    );
\dac_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[5]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[5]_i_1_n_0\
    );
\dac_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[6]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[6]_i_1_n_0\
    );
\dac_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[7]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[7]_i_1_n_0\
    );
\dac_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[8]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[8]_i_1_n_0\
    );
\dac_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[9]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[9]_i_1_n_0\
    );
\dac_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[13]_i_1_n_0\,
      Q => \^q\(13),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[14]_i_1_n_0\,
      Q => \^q\(14),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in0,
      Q => \^q\(15),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \dac_o_reg[0]_0\(0)
    );
\dac_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \dac_o_reg[0]_0\(0)
    );
dac_sum_r0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_sum_r0_carry_n_0,
      CO(2) => dac_sum_r0_carry_n_1,
      CO(1) => dac_sum_r0_carry_n_2,
      CO(0) => dac_sum_r0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(20 downto 17),
      O(3) => dac_sum_r0_carry_n_4,
      O(2) => dac_sum_r0_carry_n_5,
      O(1) => dac_sum_r0_carry_n_6,
      O(0) => NLW_dac_sum_r0_carry_O_UNCONNECTED(0),
      S(3) => \dac_sum_r0_carry_i_1__0_n_0\,
      S(2) => \dac_sum_r0_carry_i_2__0_n_0\,
      S(1) => \dac_sum_r0_carry_i_3__0_n_0\,
      S(0) => \dac_sum_r0_carry_i_4__0_n_0\
    );
\dac_sum_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_sum_r0_carry_n_0,
      CO(3) => \dac_sum_r0_carry__0_n_0\,
      CO(2) => \dac_sum_r0_carry__0_n_1\,
      CO(1) => \dac_sum_r0_carry__0_n_2\,
      CO(0) => \dac_sum_r0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(24 downto 21),
      O(3) => \dac_sum_r0_carry__0_n_4\,
      O(2) => \dac_sum_r0_carry__0_n_5\,
      O(1) => \dac_sum_r0_carry__0_n_6\,
      O(0) => \dac_sum_r0_carry__0_n_7\,
      S(3) => \dac_sum_r0_carry__0_i_1__0_n_0\,
      S(2) => \dac_sum_r0_carry__0_i_2__0_n_0\,
      S(1) => \dac_sum_r0_carry__0_i_3__0_n_0\,
      S(0) => \dac_sum_r0_carry__0_i_4__0_n_0\
    );
\dac_sum_r0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(24),
      I1 => p_8_in(21),
      O => \dac_sum_r0_carry__0_i_1__0_n_0\
    );
\dac_sum_r0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(23),
      I1 => p_8_in(20),
      O => \dac_sum_r0_carry__0_i_2__0_n_0\
    );
\dac_sum_r0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(22),
      I1 => p_8_in(19),
      O => \dac_sum_r0_carry__0_i_3__0_n_0\
    );
\dac_sum_r0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(21),
      I1 => p_8_in(18),
      O => \dac_sum_r0_carry__0_i_4__0_n_0\
    );
\dac_sum_r0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_sum_r0_carry__0_n_0\,
      CO(3) => \dac_sum_r0_carry__1_n_0\,
      CO(2) => \dac_sum_r0_carry__1_n_1\,
      CO(1) => \dac_sum_r0_carry__1_n_2\,
      CO(0) => \dac_sum_r0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(28 downto 25),
      O(3) => \dac_sum_r0_carry__1_n_4\,
      O(2) => \dac_sum_r0_carry__1_n_5\,
      O(1) => \dac_sum_r0_carry__1_n_6\,
      O(0) => \dac_sum_r0_carry__1_n_7\,
      S(3) => \dac_sum_r0_carry__1_i_1__0_n_0\,
      S(2) => \dac_sum_r0_carry__1_i_2__0_n_0\,
      S(1) => \dac_sum_r0_carry__1_i_3__0_n_0\,
      S(0) => \dac_sum_r0_carry__1_i_4__0_n_0\
    );
\dac_sum_r0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(28),
      I1 => p_8_in(25),
      O => \dac_sum_r0_carry__1_i_1__0_n_0\
    );
\dac_sum_r0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(27),
      I1 => p_8_in(24),
      O => \dac_sum_r0_carry__1_i_2__0_n_0\
    );
\dac_sum_r0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(26),
      I1 => p_8_in(23),
      O => \dac_sum_r0_carry__1_i_3__0_n_0\
    );
\dac_sum_r0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(25),
      I1 => p_8_in(22),
      O => \dac_sum_r0_carry__1_i_4__0_n_0\
    );
\dac_sum_r0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_sum_r0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_dac_sum_r0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dac_sum_r0_carry__2_n_2\,
      CO(0) => \dac_sum_r0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_8_in(27),
      DI(0) => \dac_mult_reg__0\(29),
      O(3) => \NLW_dac_sum_r0_carry__2_O_UNCONNECTED\(3),
      O(2) => \dac_sum_r0_carry__2_n_5\,
      O(1) => \dac_sum_r0_carry__2_n_6\,
      O(0) => \dac_sum_r0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \dac_sum_r0_carry__2_i_1__0_n_0\,
      S(1) => \dac_sum_r0_carry__2_i_2__0_n_0\,
      S(0) => \dac_sum_r0_carry__2_i_3__0_n_0\
    );
\dac_sum_r0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(31),
      I1 => p_8_in(27),
      O => \dac_sum_r0_carry__2_i_1__0_n_0\
    );
\dac_sum_r0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in(27),
      I1 => \dac_mult_reg__0\(30),
      O => \dac_sum_r0_carry__2_i_2__0_n_0\
    );
\dac_sum_r0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(29),
      I1 => p_8_in(26),
      O => \dac_sum_r0_carry__2_i_3__0_n_0\
    );
\dac_sum_r0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(20),
      I1 => p_8_in(17),
      O => \dac_sum_r0_carry_i_1__0_n_0\
    );
\dac_sum_r0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(19),
      I1 => p_8_in(16),
      O => \dac_sum_r0_carry_i_2__0_n_0\
    );
\dac_sum_r0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(18),
      I1 => p_8_in(15),
      O => \dac_sum_r0_carry_i_3__0_n_0\
    );
\dac_sum_r0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(17),
      I1 => p_8_in(14),
      O => \dac_sum_r0_carry_i_4__0_n_0\
    );
\dac_sum_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(17),
      I1 => p_8_in(14),
      O => \dac_sum_r[2]_i_1__0_n_0\
    );
\dac_sum_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_mult_reg__0\(15),
      Q => dac_sum_r(0),
      R => '0'
    );
\dac_sum_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_7\,
      Q => dac_sum_r(10),
      R => '0'
    );
\dac_sum_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_6\,
      Q => dac_sum_r(11),
      R => '0'
    );
\dac_sum_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_5\,
      Q => dac_sum_r(12),
      R => '0'
    );
\dac_sum_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_4\,
      Q => dac_sum_r(13),
      R => '0'
    );
\dac_sum_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_7\,
      Q => dac_sum_r(14),
      R => '0'
    );
\dac_sum_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_6\,
      Q => dac_sum_r(15),
      R => '0'
    );
\dac_sum_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_5\,
      Q => dac_sum_r(16),
      R => '0'
    );
\dac_sum_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_mult_reg__0\(16),
      Q => dac_sum_r(1),
      R => '0'
    );
\dac_sum_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r[2]_i_1__0_n_0\,
      Q => dac_sum_r(2),
      R => '0'
    );
\dac_sum_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_6,
      Q => dac_sum_r(3),
      R => '0'
    );
\dac_sum_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_5,
      Q => dac_sum_r(4),
      R => '0'
    );
\dac_sum_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_4,
      Q => dac_sum_r(5),
      R => '0'
    );
\dac_sum_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_7\,
      Q => dac_sum_r(6),
      R => '0'
    );
\dac_sum_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_6\,
      Q => dac_sum_r(7),
      R => '0'
    );
\dac_sum_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_5\,
      Q => dac_sum_r(8),
      R => '0'
    );
\dac_sum_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_4\,
      Q => dac_sum_r(9),
      R => '0'
    );
\dac_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(0),
      Q => \dac_sum_reg_n_0_[0]\,
      R => '0'
    );
\dac_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(10),
      Q => \dac_sum_reg_n_0_[10]\,
      R => '0'
    );
\dac_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(11),
      Q => \dac_sum_reg_n_0_[11]\,
      R => '0'
    );
\dac_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(12),
      Q => \dac_sum_reg_n_0_[12]\,
      R => '0'
    );
\dac_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(13),
      Q => \dac_sum_reg_n_0_[13]\,
      R => '0'
    );
\dac_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(14),
      Q => \dac_sum_reg_n_0_[14]\,
      R => '0'
    );
\dac_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(15),
      Q => \dac_sum_reg_n_0_[15]\,
      R => '0'
    );
\dac_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(16),
      Q => p_1_in0,
      R => '0'
    );
\dac_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(1),
      Q => \dac_sum_reg_n_0_[1]\,
      R => '0'
    );
\dac_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(2),
      Q => \dac_sum_reg_n_0_[2]\,
      R => '0'
    );
\dac_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(3),
      Q => \dac_sum_reg_n_0_[3]\,
      R => '0'
    );
\dac_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(4),
      Q => \dac_sum_reg_n_0_[4]\,
      R => '0'
    );
\dac_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(5),
      Q => \dac_sum_reg_n_0_[5]\,
      R => '0'
    );
\dac_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(6),
      Q => \dac_sum_reg_n_0_[6]\,
      R => '0'
    );
\dac_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(7),
      Q => \dac_sum_reg_n_0_[7]\,
      R => '0'
    );
\dac_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(8),
      Q => \dac_sum_reg_n_0_[8]\,
      R => '0'
    );
\dac_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(9),
      Q => \dac_sum_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3 is
  port (
    \cfg_cha_outshift_reg[2]\ : out STD_LOGIC;
    \dac_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_loopback_cha : in STD_LOGIC;
    \dac_a_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_a_diff_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_10_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3 : entity is "dac_calib";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_mult_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal dac_mult_reg_n_100 : STD_LOGIC;
  signal dac_mult_reg_n_101 : STD_LOGIC;
  signal dac_mult_reg_n_102 : STD_LOGIC;
  signal dac_mult_reg_n_103 : STD_LOGIC;
  signal dac_mult_reg_n_104 : STD_LOGIC;
  signal dac_mult_reg_n_105 : STD_LOGIC;
  signal dac_mult_reg_n_91 : STD_LOGIC;
  signal dac_mult_reg_n_92 : STD_LOGIC;
  signal dac_mult_reg_n_93 : STD_LOGIC;
  signal dac_mult_reg_n_94 : STD_LOGIC;
  signal dac_mult_reg_n_95 : STD_LOGIC;
  signal dac_mult_reg_n_96 : STD_LOGIC;
  signal dac_mult_reg_n_97 : STD_LOGIC;
  signal dac_mult_reg_n_98 : STD_LOGIC;
  signal dac_mult_reg_n_99 : STD_LOGIC;
  signal \dac_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_o[9]_i_1_n_0\ : STD_LOGIC;
  signal dac_sum_r : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dac_sum_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_1\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_4\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__0_n_7\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_1\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_4\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__1_n_7\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_2\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_3\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_5\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_6\ : STD_LOGIC;
  signal \dac_sum_r0_carry__2_n_7\ : STD_LOGIC;
  signal dac_sum_r0_carry_i_1_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_i_2_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_i_3_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_i_4_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_n_0 : STD_LOGIC;
  signal dac_sum_r0_carry_n_1 : STD_LOGIC;
  signal dac_sum_r0_carry_n_2 : STD_LOGIC;
  signal dac_sum_r0_carry_n_3 : STD_LOGIC;
  signal dac_sum_r0_carry_n_4 : STD_LOGIC;
  signal dac_sum_r0_carry_n_5 : STD_LOGIC;
  signal dac_sum_r0_carry_n_6 : STD_LOGIC;
  signal \dac_sum_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_sum_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_mult_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dac_mult_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dac_mult_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dac_mult_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_dac_mult_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_dac_sum_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dac_sum_r0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dac_sum_r0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dac_mult_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_o[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dac_o[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dac_o[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dac_o[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dac_o[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dac_o[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dac_o[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dac_o[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dac_o[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dac_o[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dac_o[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dac_o[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dac_o[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dac_o[9]_i_1\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of dac_sum_r0_carry : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_sum_r0_carry__2\ : label is 35;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\dac_a_diff[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(11),
      I3 => \dac_a_diff_reg[15]_0\(11),
      O => \dac_o_reg[11]_0\(3)
    );
\dac_a_diff[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(10),
      I3 => \dac_a_diff_reg[15]_0\(10),
      O => \dac_o_reg[11]_0\(2)
    );
\dac_a_diff[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(9),
      I3 => \dac_a_diff_reg[15]_0\(9),
      O => \dac_o_reg[11]_0\(1)
    );
\dac_a_diff[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(8),
      I3 => \dac_a_diff_reg[15]_0\(8),
      O => \dac_o_reg[11]_0\(0)
    );
\dac_a_diff[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(15),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(15),
      I3 => \dac_a_diff_reg[15]_0\(15),
      O => \dac_o_reg[15]_0\(3)
    );
\dac_a_diff[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(14),
      I3 => \dac_a_diff_reg[15]_0\(14),
      O => \dac_o_reg[15]_0\(2)
    );
\dac_a_diff[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(13),
      I3 => \dac_a_diff_reg[15]_0\(13),
      O => \dac_o_reg[15]_0\(1)
    );
\dac_a_diff[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(12),
      I3 => \dac_a_diff_reg[15]_0\(12),
      O => \dac_o_reg[15]_0\(0)
    );
\dac_a_diff[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(3),
      I3 => \dac_a_diff_reg[15]_0\(3),
      O => S(3)
    );
\dac_a_diff[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(2),
      I3 => \dac_a_diff_reg[15]_0\(2),
      O => S(2)
    );
\dac_a_diff[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(1),
      I3 => \dac_a_diff_reg[15]_0\(1),
      O => S(1)
    );
\dac_a_diff[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(0),
      I3 => \dac_a_diff_reg[15]_0\(0),
      O => S(0)
    );
\dac_a_diff[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(7),
      I3 => \dac_a_diff_reg[15]_0\(7),
      O => \dac_o_reg[7]_0\(3)
    );
\dac_a_diff[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(6),
      I3 => \dac_a_diff_reg[15]_0\(6),
      O => \dac_o_reg[7]_0\(2)
    );
\dac_a_diff[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(5),
      I3 => \dac_a_diff_reg[15]_0\(5),
      O => \dac_o_reg[7]_0\(1)
    );
\dac_a_diff[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_diff_reg[15]\(4),
      I3 => \dac_a_diff_reg[15]_0\(4),
      O => \dac_o_reg[7]_0\(0)
    );
dac_mult_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 2) => p_9_in(13 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dac_mult_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dac_mult_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dac_mult_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dac_mult_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_dac_mult_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 15) => \dac_mult_reg__0\(31 downto 15),
      P(14) => dac_mult_reg_n_91,
      P(13) => dac_mult_reg_n_92,
      P(12) => dac_mult_reg_n_93,
      P(11) => dac_mult_reg_n_94,
      P(10) => dac_mult_reg_n_95,
      P(9) => dac_mult_reg_n_96,
      P(8) => dac_mult_reg_n_97,
      P(7) => dac_mult_reg_n_98,
      P(6) => dac_mult_reg_n_99,
      P(5) => dac_mult_reg_n_100,
      P(4) => dac_mult_reg_n_101,
      P(3) => dac_mult_reg_n_102,
      P(2) => dac_mult_reg_n_103,
      P(1) => dac_mult_reg_n_104,
      P(0) => dac_mult_reg_n_105,
      PATTERNBDETECT => NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dac_mult_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED
    );
dac_mult_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_mult_reg_0(0),
      I1 => dac_mult_reg_0(1),
      O => \cfg_cha_outshift_reg[2]\
    );
\dac_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[0]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[0]_i_1_n_0\
    );
\dac_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[10]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[10]_i_1_n_0\
    );
\dac_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[11]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[11]_i_1_n_0\
    );
\dac_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[12]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[12]_i_1_n_0\
    );
\dac_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[13]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[13]_i_1_n_0\
    );
\dac_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[14]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[14]_i_1_n_0\
    );
\dac_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[1]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[1]_i_1_n_0\
    );
\dac_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[2]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[2]_i_1_n_0\
    );
\dac_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[3]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[3]_i_1_n_0\
    );
\dac_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[4]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[4]_i_1_n_0\
    );
\dac_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[5]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[5]_i_1_n_0\
    );
\dac_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[6]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[6]_i_1_n_0\
    );
\dac_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[7]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[7]_i_1_n_0\
    );
\dac_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[8]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[8]_i_1_n_0\
    );
\dac_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \dac_sum_reg_n_0_[9]\,
      I1 => p_1_in0,
      I2 => \dac_sum_reg_n_0_[15]\,
      O => \dac_o[9]_i_1_n_0\
    );
\dac_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[0]_i_1_n_0\,
      Q => \^q\(0),
      R => p_10_in(0)
    );
\dac_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[10]_i_1_n_0\,
      Q => \^q\(10),
      R => p_10_in(0)
    );
\dac_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[11]_i_1_n_0\,
      Q => \^q\(11),
      R => p_10_in(0)
    );
\dac_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[12]_i_1_n_0\,
      Q => \^q\(12),
      R => p_10_in(0)
    );
\dac_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[13]_i_1_n_0\,
      Q => \^q\(13),
      R => p_10_in(0)
    );
\dac_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[14]_i_1_n_0\,
      Q => \^q\(14),
      R => p_10_in(0)
    );
\dac_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in0,
      Q => \^q\(15),
      R => p_10_in(0)
    );
\dac_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[1]_i_1_n_0\,
      Q => \^q\(1),
      R => p_10_in(0)
    );
\dac_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[2]_i_1_n_0\,
      Q => \^q\(2),
      R => p_10_in(0)
    );
\dac_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[3]_i_1_n_0\,
      Q => \^q\(3),
      R => p_10_in(0)
    );
\dac_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[4]_i_1_n_0\,
      Q => \^q\(4),
      R => p_10_in(0)
    );
\dac_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[5]_i_1_n_0\,
      Q => \^q\(5),
      R => p_10_in(0)
    );
\dac_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[6]_i_1_n_0\,
      Q => \^q\(6),
      R => p_10_in(0)
    );
\dac_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[7]_i_1_n_0\,
      Q => \^q\(7),
      R => p_10_in(0)
    );
\dac_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[8]_i_1_n_0\,
      Q => \^q\(8),
      R => p_10_in(0)
    );
\dac_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_o[9]_i_1_n_0\,
      Q => \^q\(9),
      R => p_10_in(0)
    );
dac_sum_r0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_sum_r0_carry_n_0,
      CO(2) => dac_sum_r0_carry_n_1,
      CO(1) => dac_sum_r0_carry_n_2,
      CO(0) => dac_sum_r0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(20 downto 17),
      O(3) => dac_sum_r0_carry_n_4,
      O(2) => dac_sum_r0_carry_n_5,
      O(1) => dac_sum_r0_carry_n_6,
      O(0) => NLW_dac_sum_r0_carry_O_UNCONNECTED(0),
      S(3) => dac_sum_r0_carry_i_1_n_0,
      S(2) => dac_sum_r0_carry_i_2_n_0,
      S(1) => dac_sum_r0_carry_i_3_n_0,
      S(0) => dac_sum_r0_carry_i_4_n_0
    );
\dac_sum_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_sum_r0_carry_n_0,
      CO(3) => \dac_sum_r0_carry__0_n_0\,
      CO(2) => \dac_sum_r0_carry__0_n_1\,
      CO(1) => \dac_sum_r0_carry__0_n_2\,
      CO(0) => \dac_sum_r0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(24 downto 21),
      O(3) => \dac_sum_r0_carry__0_n_4\,
      O(2) => \dac_sum_r0_carry__0_n_5\,
      O(1) => \dac_sum_r0_carry__0_n_6\,
      O(0) => \dac_sum_r0_carry__0_n_7\,
      S(3) => \dac_sum_r0_carry__0_i_1_n_0\,
      S(2) => \dac_sum_r0_carry__0_i_2_n_0\,
      S(1) => \dac_sum_r0_carry__0_i_3_n_0\,
      S(0) => \dac_sum_r0_carry__0_i_4_n_0\
    );
\dac_sum_r0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(24),
      I1 => p_9_in(21),
      O => \dac_sum_r0_carry__0_i_1_n_0\
    );
\dac_sum_r0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(23),
      I1 => p_9_in(20),
      O => \dac_sum_r0_carry__0_i_2_n_0\
    );
\dac_sum_r0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(22),
      I1 => p_9_in(19),
      O => \dac_sum_r0_carry__0_i_3_n_0\
    );
\dac_sum_r0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(21),
      I1 => p_9_in(18),
      O => \dac_sum_r0_carry__0_i_4_n_0\
    );
\dac_sum_r0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_sum_r0_carry__0_n_0\,
      CO(3) => \dac_sum_r0_carry__1_n_0\,
      CO(2) => \dac_sum_r0_carry__1_n_1\,
      CO(1) => \dac_sum_r0_carry__1_n_2\,
      CO(0) => \dac_sum_r0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_mult_reg__0\(28 downto 25),
      O(3) => \dac_sum_r0_carry__1_n_4\,
      O(2) => \dac_sum_r0_carry__1_n_5\,
      O(1) => \dac_sum_r0_carry__1_n_6\,
      O(0) => \dac_sum_r0_carry__1_n_7\,
      S(3) => \dac_sum_r0_carry__1_i_1_n_0\,
      S(2) => \dac_sum_r0_carry__1_i_2_n_0\,
      S(1) => \dac_sum_r0_carry__1_i_3_n_0\,
      S(0) => \dac_sum_r0_carry__1_i_4_n_0\
    );
\dac_sum_r0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(28),
      I1 => p_9_in(25),
      O => \dac_sum_r0_carry__1_i_1_n_0\
    );
\dac_sum_r0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(27),
      I1 => p_9_in(24),
      O => \dac_sum_r0_carry__1_i_2_n_0\
    );
\dac_sum_r0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(26),
      I1 => p_9_in(23),
      O => \dac_sum_r0_carry__1_i_3_n_0\
    );
\dac_sum_r0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(25),
      I1 => p_9_in(22),
      O => \dac_sum_r0_carry__1_i_4_n_0\
    );
\dac_sum_r0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_sum_r0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_dac_sum_r0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dac_sum_r0_carry__2_n_2\,
      CO(0) => \dac_sum_r0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_9_in(27),
      DI(0) => \dac_mult_reg__0\(29),
      O(3) => \NLW_dac_sum_r0_carry__2_O_UNCONNECTED\(3),
      O(2) => \dac_sum_r0_carry__2_n_5\,
      O(1) => \dac_sum_r0_carry__2_n_6\,
      O(0) => \dac_sum_r0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \dac_sum_r0_carry__2_i_1_n_0\,
      S(1) => \dac_sum_r0_carry__2_i_2_n_0\,
      S(0) => \dac_sum_r0_carry__2_i_3_n_0\
    );
\dac_sum_r0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(31),
      I1 => p_9_in(27),
      O => \dac_sum_r0_carry__2_i_1_n_0\
    );
\dac_sum_r0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in(27),
      I1 => \dac_mult_reg__0\(30),
      O => \dac_sum_r0_carry__2_i_2_n_0\
    );
\dac_sum_r0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(29),
      I1 => p_9_in(26),
      O => \dac_sum_r0_carry__2_i_3_n_0\
    );
dac_sum_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(20),
      I1 => p_9_in(17),
      O => dac_sum_r0_carry_i_1_n_0
    );
dac_sum_r0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(19),
      I1 => p_9_in(16),
      O => dac_sum_r0_carry_i_2_n_0
    );
dac_sum_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(18),
      I1 => p_9_in(15),
      O => dac_sum_r0_carry_i_3_n_0
    );
dac_sum_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(17),
      I1 => p_9_in(14),
      O => dac_sum_r0_carry_i_4_n_0
    );
\dac_sum_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_mult_reg__0\(17),
      I1 => p_9_in(14),
      O => \dac_sum_r[2]_i_1_n_0\
    );
\dac_sum_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_mult_reg__0\(15),
      Q => dac_sum_r(0),
      R => '0'
    );
\dac_sum_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_7\,
      Q => dac_sum_r(10),
      R => '0'
    );
\dac_sum_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_6\,
      Q => dac_sum_r(11),
      R => '0'
    );
\dac_sum_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_5\,
      Q => dac_sum_r(12),
      R => '0'
    );
\dac_sum_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__1_n_4\,
      Q => dac_sum_r(13),
      R => '0'
    );
\dac_sum_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_7\,
      Q => dac_sum_r(14),
      R => '0'
    );
\dac_sum_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_6\,
      Q => dac_sum_r(15),
      R => '0'
    );
\dac_sum_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__2_n_5\,
      Q => dac_sum_r(16),
      R => '0'
    );
\dac_sum_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_mult_reg__0\(16),
      Q => dac_sum_r(1),
      R => '0'
    );
\dac_sum_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r[2]_i_1_n_0\,
      Q => dac_sum_r(2),
      R => '0'
    );
\dac_sum_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_6,
      Q => dac_sum_r(3),
      R => '0'
    );
\dac_sum_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_5,
      Q => dac_sum_r(4),
      R => '0'
    );
\dac_sum_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r0_carry_n_4,
      Q => dac_sum_r(5),
      R => '0'
    );
\dac_sum_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_7\,
      Q => dac_sum_r(6),
      R => '0'
    );
\dac_sum_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_6\,
      Q => dac_sum_r(7),
      R => '0'
    );
\dac_sum_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_5\,
      Q => dac_sum_r(8),
      R => '0'
    );
\dac_sum_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dac_sum_r0_carry__0_n_4\,
      Q => dac_sum_r(9),
      R => '0'
    );
\dac_sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(0),
      Q => \dac_sum_reg_n_0_[0]\,
      R => '0'
    );
\dac_sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(10),
      Q => \dac_sum_reg_n_0_[10]\,
      R => '0'
    );
\dac_sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(11),
      Q => \dac_sum_reg_n_0_[11]\,
      R => '0'
    );
\dac_sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(12),
      Q => \dac_sum_reg_n_0_[12]\,
      R => '0'
    );
\dac_sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(13),
      Q => \dac_sum_reg_n_0_[13]\,
      R => '0'
    );
\dac_sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(14),
      Q => \dac_sum_reg_n_0_[14]\,
      R => '0'
    );
\dac_sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(15),
      Q => \dac_sum_reg_n_0_[15]\,
      R => '0'
    );
\dac_sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(16),
      Q => p_1_in0,
      R => '0'
    );
\dac_sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(1),
      Q => \dac_sum_reg_n_0_[1]\,
      R => '0'
    );
\dac_sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(2),
      Q => \dac_sum_reg_n_0_[2]\,
      R => '0'
    );
\dac_sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(3),
      Q => \dac_sum_reg_n_0_[3]\,
      R => '0'
    );
\dac_sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(4),
      Q => \dac_sum_reg_n_0_[4]\,
      R => '0'
    );
\dac_sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(5),
      Q => \dac_sum_reg_n_0_[5]\,
      R => '0'
    );
\dac_sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(6),
      Q => \dac_sum_reg_n_0_[6]\,
      R => '0'
    );
\dac_sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(7),
      Q => \dac_sum_reg_n_0_[7]\,
      R => '0'
    );
\dac_sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(8),
      Q => \dac_sum_reg_n_0_[8]\,
      R => '0'
    );
\dac_sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_sum_r(9),
      Q => \dac_sum_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl is
  port (
    m_axi_rready_reg_0 : out STD_LOGIC;
    \full_cnt_reg[3]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    \FSM_sequential_state_cs_reg[0]_0\ : in STD_LOGIC;
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rlast_i : in STD_LOGIC;
    m_axi_dac2_arready_i : in STD_LOGIC;
    req_st_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl is
  signal \FSM_sequential_state_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^full_cnt_reg[3]\ : STD_LOGIC;
  signal \m_axi_dac_arvalid_o_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axi_rready_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axi_rready_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axi_rready_i_3__0_n_0\ : STD_LOGIC;
  signal \^m_axi_rready_reg_0\ : STD_LOGIC;
  signal \req_st_i_1__0_n_0\ : STD_LOGIC;
  signal req_st_reg_n_0 : STD_LOGIC;
  signal req_xfer_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \req_xfer_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal req_xfer_cnt_0 : STD_LOGIC;
  signal state_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[1]_i_2__0\ : label is "soft_lutpair67";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[0]\ : label is "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[1]\ : label is "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10";
  attribute SOFT_HLUTNM of \m_axi_rready_i_3__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \req_st_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \req_xfer_cnt[0]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \req_xfer_cnt[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \req_xfer_cnt[2]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \req_xfer_cnt[6]_i_2__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \req_xfer_cnt[7]_i_1__0\ : label is "soft_lutpair68";
begin
  \full_cnt_reg[3]\ <= \^full_cnt_reg[3]\;
  m_axi_rready_reg_0 <= \^m_axi_rready_reg_0\;
  wr_en <= \^wr_en\;
\FSM_sequential_state_cs[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B535B525B525B52"
    )
        port map (
      I0 => \FSM_sequential_state_cs[0]_i_2__0_n_0\,
      I1 => state_cs(1),
      I2 => state_cs(0),
      I3 => req_st_reg_n_0,
      I4 => req_st_reg_0,
      I5 => m_axi_dac2_arready_i,
      O => \FSM_sequential_state_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_state_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF80800000"
    )
        port map (
      I0 => m_axi_dac2_rvalid_i,
      I1 => \^m_axi_rready_reg_0\,
      I2 => m_axi_dac2_rlast_i,
      I3 => \^full_cnt_reg[3]\,
      I4 => state_cs(0),
      I5 => state_cs(1),
      O => \FSM_sequential_state_cs[0]_i_2__0_n_0\
    );
\FSM_sequential_state_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040E8A8A8A8"
    )
        port map (
      I0 => state_cs(1),
      I1 => state_cs(0),
      I2 => \^full_cnt_reg[3]\,
      I3 => m_axi_dac2_rlast_i,
      I4 => \^wr_en\,
      I5 => \FSM_sequential_state_cs[1]_i_2__0_n_0\,
      O => \FSM_sequential_state_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_state_cs[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => m_axi_dac2_arready_i,
      I1 => req_st_reg_0,
      I2 => req_st_reg_n_0,
      I3 => state_cs(0),
      I4 => state_cs(1),
      O => \FSM_sequential_state_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[0]_i_1__0_n_0\,
      Q => state_cs(0),
      R => \FSM_sequential_state_cs_reg[0]_0\
    );
\FSM_sequential_state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[1]_i_1__0_n_0\,
      Q => state_cs(1),
      R => \FSM_sequential_state_cs_reg[0]_0\
    );
\U_fifo_axi_data_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_dac2_rvalid_i,
      I1 => \^m_axi_rready_reg_0\,
      O => \^wr_en\
    );
\m_axi_dac_arvalid_o_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \m_axi_dac_arvalid_o_i_3__0_n_0\,
      O => \^full_cnt_reg[3]\
    );
\m_axi_dac_arvalid_o_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(6),
      I3 => Q(5),
      O => \m_axi_dac_arvalid_o_i_3__0_n_0\
    );
\m_axi_rready_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF00000D000000"
    )
        port map (
      I0 => \m_axi_rready_i_2__0_n_0\,
      I1 => \m_axi_rready_i_3__0_n_0\,
      I2 => state_cs(1),
      I3 => m_axi_dac2_rvalid_i,
      I4 => state_cs(0),
      I5 => \^m_axi_rready_reg_0\,
      O => \m_axi_rready_i_1__0_n_0\
    );
\m_axi_rready_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => req_xfer_cnt(5),
      I1 => req_xfer_cnt(6),
      I2 => req_xfer_cnt(3),
      I3 => req_xfer_cnt(4),
      I4 => req_xfer_cnt(8),
      I5 => req_xfer_cnt(7),
      O => \m_axi_rready_i_2__0_n_0\
    );
\m_axi_rready_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => req_xfer_cnt(2),
      I1 => req_xfer_cnt(1),
      I2 => req_xfer_cnt(0),
      O => \m_axi_rready_i_3__0_n_0\
    );
m_axi_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \m_axi_rready_i_1__0_n_0\,
      Q => \^m_axi_rready_reg_0\,
      R => \FSM_sequential_state_cs_reg[0]_0\
    );
\req_st_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000800"
    )
        port map (
      I0 => m_axi_dac2_arready_i,
      I1 => req_st_reg_0,
      I2 => state_cs(0),
      I3 => state_cs(1),
      I4 => req_st_reg_n_0,
      O => \req_st_i_1__0_n_0\
    );
req_st_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \req_st_i_1__0_n_0\,
      Q => req_st_reg_n_0,
      R => '0'
    );
\req_xfer_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_cs(0),
      I1 => m_axi_dac2_rlast_i,
      I2 => req_xfer_cnt(0),
      O => \req_xfer_cnt[0]_i_1__0_n_0\
    );
\req_xfer_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => m_axi_dac2_rlast_i,
      I1 => state_cs(0),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(0),
      O => \req_xfer_cnt[1]_i_1__0_n_0\
    );
\req_xfer_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBBBBF"
    )
        port map (
      I0 => m_axi_dac2_rlast_i,
      I1 => state_cs(0),
      I2 => req_xfer_cnt(0),
      I3 => req_xfer_cnt(1),
      I4 => req_xfer_cnt(2),
      O => \req_xfer_cnt[2]_i_1__0_n_0\
    );
\req_xfer_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA9FFFF"
    )
        port map (
      I0 => req_xfer_cnt(3),
      I1 => req_xfer_cnt(2),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(0),
      I4 => state_cs(0),
      I5 => m_axi_dac2_rlast_i,
      O => \req_xfer_cnt[3]_i_1__0_n_0\
    );
\req_xfer_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => req_xfer_cnt(0),
      I1 => req_xfer_cnt(1),
      I2 => req_xfer_cnt(2),
      I3 => req_xfer_cnt(3),
      I4 => \req_xfer_cnt[6]_i_2__0_n_0\,
      I5 => req_xfer_cnt(4),
      O => \req_xfer_cnt[4]_i_1__0_n_0\
    );
\req_xfer_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000100"
    )
        port map (
      I0 => req_xfer_cnt(3),
      I1 => \m_axi_rready_i_3__0_n_0\,
      I2 => req_xfer_cnt(4),
      I3 => state_cs(0),
      I4 => m_axi_dac2_rlast_i,
      I5 => req_xfer_cnt(5),
      O => \req_xfer_cnt[5]_i_1__0_n_0\
    );
\req_xfer_cnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => req_xfer_cnt(4),
      I1 => \m_axi_rready_i_3__0_n_0\,
      I2 => req_xfer_cnt(3),
      I3 => req_xfer_cnt(5),
      I4 => \req_xfer_cnt[6]_i_2__0_n_0\,
      I5 => req_xfer_cnt(6),
      O => \req_xfer_cnt[6]_i_1__0_n_0\
    );
\req_xfer_cnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_dac2_rlast_i,
      I1 => state_cs(0),
      O => \req_xfer_cnt[6]_i_2__0_n_0\
    );
\req_xfer_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00010"
    )
        port map (
      I0 => \req_xfer_cnt[8]_i_3__0_n_0\,
      I1 => req_xfer_cnt(6),
      I2 => state_cs(0),
      I3 => m_axi_dac2_rlast_i,
      I4 => req_xfer_cnt(7),
      O => \req_xfer_cnt[7]_i_1__0_n_0\
    );
\req_xfer_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => state_cs(0),
      I1 => state_cs(1),
      I2 => m_axi_dac2_rvalid_i,
      I3 => \^m_axi_rready_reg_0\,
      O => req_xfer_cnt_0
    );
\req_xfer_cnt[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000100"
    )
        port map (
      I0 => req_xfer_cnt(6),
      I1 => \req_xfer_cnt[8]_i_3__0_n_0\,
      I2 => req_xfer_cnt(7),
      I3 => state_cs(0),
      I4 => m_axi_dac2_rlast_i,
      I5 => req_xfer_cnt(8),
      O => \req_xfer_cnt[8]_i_2__0_n_0\
    );
\req_xfer_cnt[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => req_xfer_cnt(4),
      I1 => req_xfer_cnt(0),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(2),
      I4 => req_xfer_cnt(3),
      I5 => req_xfer_cnt(5),
      O => \req_xfer_cnt[8]_i_3__0_n_0\
    );
\req_xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[0]_i_1__0_n_0\,
      Q => req_xfer_cnt(0),
      R => '0'
    );
\req_xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[1]_i_1__0_n_0\,
      Q => req_xfer_cnt(1),
      R => '0'
    );
\req_xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[2]_i_1__0_n_0\,
      Q => req_xfer_cnt(2),
      R => '0'
    );
\req_xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[3]_i_1__0_n_0\,
      Q => req_xfer_cnt(3),
      R => '0'
    );
\req_xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[4]_i_1__0_n_0\,
      Q => req_xfer_cnt(4),
      R => '0'
    );
\req_xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[5]_i_1__0_n_0\,
      Q => req_xfer_cnt(5),
      R => '0'
    );
\req_xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[6]_i_1__0_n_0\,
      Q => req_xfer_cnt(6),
      R => '0'
    );
\req_xfer_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[7]_i_1__0_n_0\,
      Q => req_xfer_cnt(7),
      R => '0'
    );
\req_xfer_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[8]_i_2__0_n_0\,
      Q => req_xfer_cnt(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6 is
  port (
    m_axi_rready_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \full_cnt_reg[3]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rlast_i : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    m_axi_dac1_arready_i : in STD_LOGIC;
    req_st_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6 : entity is "rp_dma_mm2s_data_ctrl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6 is
  signal \FSM_sequential_state_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^full_cnt_reg[3]\ : STD_LOGIC;
  signal m_axi_dac_arvalid_o_i_3_n_0 : STD_LOGIC;
  signal m_axi_rready_i_1_n_0 : STD_LOGIC;
  signal m_axi_rready_i_2_n_0 : STD_LOGIC;
  signal m_axi_rready_i_3_n_0 : STD_LOGIC;
  signal \^m_axi_rready_reg_0\ : STD_LOGIC;
  signal req_st_i_1_n_0 : STD_LOGIC;
  signal req_st_reg_n_0 : STD_LOGIC;
  signal req_xfer_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \req_xfer_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \req_xfer_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal req_xfer_cnt_0 : STD_LOGIC;
  signal state_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_cs[1]_i_2\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[0]\ : label is "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_cs_reg[1]\ : label is "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10";
  attribute SOFT_HLUTNM of m_axi_rready_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of req_st_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \req_xfer_cnt[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \req_xfer_cnt[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \req_xfer_cnt[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \req_xfer_cnt[6]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \req_xfer_cnt[7]_i_1\ : label is "soft_lutpair15";
begin
  SR(0) <= \^sr\(0);
  \full_cnt_reg[3]\ <= \^full_cnt_reg[3]\;
  m_axi_rready_reg_0 <= \^m_axi_rready_reg_0\;
  wr_en <= \^wr_en\;
\FSM_sequential_state_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B535B525B525B52"
    )
        port map (
      I0 => \FSM_sequential_state_cs[0]_i_2_n_0\,
      I1 => state_cs(1),
      I2 => state_cs(0),
      I3 => req_st_reg_n_0,
      I4 => req_st_reg_0,
      I5 => m_axi_dac1_arready_i,
      O => \FSM_sequential_state_cs[0]_i_1_n_0\
    );
\FSM_sequential_state_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF80800000"
    )
        port map (
      I0 => m_axi_dac1_rvalid_i,
      I1 => \^m_axi_rready_reg_0\,
      I2 => m_axi_dac1_rlast_i,
      I3 => \^full_cnt_reg[3]\,
      I4 => state_cs(0),
      I5 => state_cs(1),
      O => \FSM_sequential_state_cs[0]_i_2_n_0\
    );
\FSM_sequential_state_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040E8A8A8A8"
    )
        port map (
      I0 => state_cs(1),
      I1 => state_cs(0),
      I2 => \^full_cnt_reg[3]\,
      I3 => m_axi_dac1_rlast_i,
      I4 => \^wr_en\,
      I5 => \FSM_sequential_state_cs[1]_i_2_n_0\,
      O => \FSM_sequential_state_cs[1]_i_1_n_0\
    );
\FSM_sequential_state_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => m_axi_dac1_arready_i,
      I1 => req_st_reg_0,
      I2 => req_st_reg_n_0,
      I3 => state_cs(0),
      I4 => state_cs(1),
      O => \FSM_sequential_state_cs[1]_i_2_n_0\
    );
\FSM_sequential_state_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[0]_i_1_n_0\,
      Q => state_cs(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_sequential_state_cs[1]_i_1_n_0\,
      Q => state_cs(1),
      R => \^sr\(0)
    );
U_fifo_axi_data_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_dac1_rvalid_i,
      I1 => \^m_axi_rready_reg_0\,
      O => \^wr_en\
    );
event_op_reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^sr\(0)
    );
m_axi_dac_arvalid_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(2),
      I4 => m_axi_dac_arvalid_o_i_3_n_0,
      O => \^full_cnt_reg[3]\
    );
m_axi_dac_arvalid_o_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(6),
      I3 => Q(5),
      O => m_axi_dac_arvalid_o_i_3_n_0
    );
m_axi_rready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF00000D000000"
    )
        port map (
      I0 => m_axi_rready_i_2_n_0,
      I1 => m_axi_rready_i_3_n_0,
      I2 => state_cs(1),
      I3 => m_axi_dac1_rvalid_i,
      I4 => state_cs(0),
      I5 => \^m_axi_rready_reg_0\,
      O => m_axi_rready_i_1_n_0
    );
m_axi_rready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => req_xfer_cnt(5),
      I1 => req_xfer_cnt(6),
      I2 => req_xfer_cnt(3),
      I3 => req_xfer_cnt(4),
      I4 => req_xfer_cnt(8),
      I5 => req_xfer_cnt(7),
      O => m_axi_rready_i_2_n_0
    );
m_axi_rready_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => req_xfer_cnt(2),
      I1 => req_xfer_cnt(1),
      I2 => req_xfer_cnt(0),
      O => m_axi_rready_i_3_n_0
    );
m_axi_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => m_axi_rready_i_1_n_0,
      Q => \^m_axi_rready_reg_0\,
      R => \^sr\(0)
    );
req_st_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000800"
    )
        port map (
      I0 => m_axi_dac1_arready_i,
      I1 => req_st_reg_0,
      I2 => state_cs(0),
      I3 => state_cs(1),
      I4 => req_st_reg_n_0,
      O => req_st_i_1_n_0
    );
req_st_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => req_st_i_1_n_0,
      Q => req_st_reg_n_0,
      R => '0'
    );
\req_xfer_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_cs(0),
      I1 => m_axi_dac1_rlast_i,
      I2 => req_xfer_cnt(0),
      O => \req_xfer_cnt[0]_i_1_n_0\
    );
\req_xfer_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBF"
    )
        port map (
      I0 => m_axi_dac1_rlast_i,
      I1 => state_cs(0),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(0),
      O => \req_xfer_cnt[1]_i_1_n_0\
    );
\req_xfer_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBBBBF"
    )
        port map (
      I0 => m_axi_dac1_rlast_i,
      I1 => state_cs(0),
      I2 => req_xfer_cnt(0),
      I3 => req_xfer_cnt(1),
      I4 => req_xfer_cnt(2),
      O => \req_xfer_cnt[2]_i_1_n_0\
    );
\req_xfer_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA9FFFF"
    )
        port map (
      I0 => req_xfer_cnt(3),
      I1 => req_xfer_cnt(2),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(0),
      I4 => state_cs(0),
      I5 => m_axi_dac1_rlast_i,
      O => \req_xfer_cnt[3]_i_1_n_0\
    );
\req_xfer_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => req_xfer_cnt(0),
      I1 => req_xfer_cnt(1),
      I2 => req_xfer_cnt(2),
      I3 => req_xfer_cnt(3),
      I4 => \req_xfer_cnt[6]_i_2_n_0\,
      I5 => req_xfer_cnt(4),
      O => \req_xfer_cnt[4]_i_1_n_0\
    );
\req_xfer_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000100"
    )
        port map (
      I0 => req_xfer_cnt(3),
      I1 => m_axi_rready_i_3_n_0,
      I2 => req_xfer_cnt(4),
      I3 => state_cs(0),
      I4 => m_axi_dac1_rlast_i,
      I5 => req_xfer_cnt(5),
      O => \req_xfer_cnt[5]_i_1_n_0\
    );
\req_xfer_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => req_xfer_cnt(4),
      I1 => m_axi_rready_i_3_n_0,
      I2 => req_xfer_cnt(3),
      I3 => req_xfer_cnt(5),
      I4 => \req_xfer_cnt[6]_i_2_n_0\,
      I5 => req_xfer_cnt(6),
      O => \req_xfer_cnt[6]_i_1_n_0\
    );
\req_xfer_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_dac1_rlast_i,
      I1 => state_cs(0),
      O => \req_xfer_cnt[6]_i_2_n_0\
    );
\req_xfer_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00010"
    )
        port map (
      I0 => \req_xfer_cnt[8]_i_3_n_0\,
      I1 => req_xfer_cnt(6),
      I2 => state_cs(0),
      I3 => m_axi_dac1_rlast_i,
      I4 => req_xfer_cnt(7),
      O => \req_xfer_cnt[7]_i_1_n_0\
    );
\req_xfer_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => state_cs(0),
      I1 => state_cs(1),
      I2 => m_axi_dac1_rvalid_i,
      I3 => \^m_axi_rready_reg_0\,
      O => req_xfer_cnt_0
    );
\req_xfer_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000100"
    )
        port map (
      I0 => req_xfer_cnt(6),
      I1 => \req_xfer_cnt[8]_i_3_n_0\,
      I2 => req_xfer_cnt(7),
      I3 => state_cs(0),
      I4 => m_axi_dac1_rlast_i,
      I5 => req_xfer_cnt(8),
      O => \req_xfer_cnt[8]_i_2_n_0\
    );
\req_xfer_cnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => req_xfer_cnt(4),
      I1 => req_xfer_cnt(0),
      I2 => req_xfer_cnt(1),
      I3 => req_xfer_cnt(2),
      I4 => req_xfer_cnt(3),
      I5 => req_xfer_cnt(5),
      O => \req_xfer_cnt[8]_i_3_n_0\
    );
\req_xfer_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[0]_i_1_n_0\,
      Q => req_xfer_cnt(0),
      R => '0'
    );
\req_xfer_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[1]_i_1_n_0\,
      Q => req_xfer_cnt(1),
      R => '0'
    );
\req_xfer_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[2]_i_1_n_0\,
      Q => req_xfer_cnt(2),
      R => '0'
    );
\req_xfer_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[3]_i_1_n_0\,
      Q => req_xfer_cnt(3),
      R => '0'
    );
\req_xfer_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[4]_i_1_n_0\,
      Q => req_xfer_cnt(4),
      R => '0'
    );
\req_xfer_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[5]_i_1_n_0\,
      Q => req_xfer_cnt(5),
      R => '0'
    );
\req_xfer_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[6]_i_1_n_0\,
      Q => req_xfer_cnt(6),
      R => '0'
    );
\req_xfer_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[7]_i_1_n_0\,
      Q => req_xfer_cnt(7),
      R => '0'
    );
\req_xfer_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_xfer_cnt_0,
      D => \req_xfer_cnt[8]_i_2_n_0\,
      Q => req_xfer_cnt(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize is
  port (
    fifo_re0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    dac_data_chb_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_full0__11\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[14]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : in STD_LOGIC;
    clk : in STD_LOGIC;
    first_full_reg_0 : in STD_LOGIC;
    \dac_rp_curr_reg[19]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_loopback_chb : in STD_LOGIC;
    \dac_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full : in STD_LOGIC;
    wr_data_count : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_b_diff[11]_i_2_n_0\ : STD_LOGIC;
  signal \dac_b_diff[11]_i_3_n_0\ : STD_LOGIC;
  signal \dac_b_diff[11]_i_4_n_0\ : STD_LOGIC;
  signal \dac_b_diff[11]_i_5_n_0\ : STD_LOGIC;
  signal \dac_b_diff[15]_i_2_n_0\ : STD_LOGIC;
  signal \dac_b_diff[15]_i_3_n_0\ : STD_LOGIC;
  signal \dac_b_diff[15]_i_4_n_0\ : STD_LOGIC;
  signal \dac_b_diff[3]_i_2_n_0\ : STD_LOGIC;
  signal \dac_b_diff[3]_i_3_n_0\ : STD_LOGIC;
  signal \dac_b_diff[3]_i_4_n_0\ : STD_LOGIC;
  signal \dac_b_diff[3]_i_5_n_0\ : STD_LOGIC;
  signal \dac_b_diff[7]_i_2_n_0\ : STD_LOGIC;
  signal \dac_b_diff[7]_i_3_n_0\ : STD_LOGIC;
  signal \dac_b_diff[7]_i_4_n_0\ : STD_LOGIC;
  signal \dac_b_diff[7]_i_5_n_0\ : STD_LOGIC;
  signal \dac_b_diff_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_b_diff_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dac_b_diff_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dac_b_diff_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dac_b_diff_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dac_b_diff_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dac_b_diff_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dac_b_diff_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_b_diff_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dac_b_diff_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dac_b_diff_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dac_b_diff_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_b_diff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dac_b_diff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dac_b_diff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dac_mult_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \dac_mult_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_5__0_n_0\ : STD_LOGIC;
  signal dac_rp_curr_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \dac_rp_curr_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal dac_rp_next : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \dac_rp_next_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry_i_3__0_n_0\ : STD_LOGIC;
  signal dac_rp_next_carry_n_0 : STD_LOGIC;
  signal dac_rp_next_carry_n_1 : STD_LOGIC;
  signal dac_rp_next_carry_n_2 : STD_LOGIC;
  signal dac_rp_next_carry_n_3 : STD_LOGIC;
  signal dac_rp_next_carry_n_4 : STD_LOGIC;
  signal dac_rp_next_carry_n_5 : STD_LOGIC;
  signal dac_rp_next_carry_n_6 : STD_LOGIC;
  signal dac_rp_next_next : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \dac_rp_next_next_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry_i_3__0_n_0\ : STD_LOGIC;
  signal dac_rp_next_next_carry_n_0 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_1 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_2 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_3 : STD_LOGIC;
  signal fifo_empty_r : STD_LOGIC;
  signal \^fifo_full0__11\ : STD_LOGIC;
  signal first_full : STD_LOGIC;
  signal \first_full_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \read_decoder[0].samp_buf_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[1].samp_buf_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[2].samp_buf_reg[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[3].samp_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_dac_b_diff_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_rp_curr_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dac_rp_next_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dac_rp_next_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dac_rp_next_next_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_rp_next_next_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_fifo_axi_data_i_2__0\ : label is "soft_lutpair89";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dac_b_diff_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_b_diff_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_b_diff_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_b_diff_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \dac_data_chb_o[0]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_data_chb_o[10]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_data_chb_o[11]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_data_chb_o[12]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_data_chb_o[13]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_data_chb_o[14]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dac_data_chb_o[15]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dac_data_chb_o[1]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_data_chb_o[2]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dac_data_chb_o[3]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dac_data_chb_o[4]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_data_chb_o[5]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_data_chb_o[6]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_data_chb_o[7]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_data_chb_o[8]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_data_chb_o[9]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_28__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_29__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_31__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_33__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_34__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dac_mult_reg_i_36__0\ : label is "soft_lutpair90";
  attribute ADDER_THRESHOLD of dac_rp_next_next_carry : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \fifo_re_r_i_1__0\ : label is "soft_lutpair89";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \fifo_full0__11\ <= \^fifo_full0__11\;
\U_fifo_axi_data_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => fifo_empty_r,
      I1 => first_full,
      I2 => dac_rp_next_next(19),
      I3 => dac_rp_next(19),
      O => rd_en
    );
\dac_b_diff[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(11),
      O => \dac_b_diff[11]_i_2_n_0\
    );
\dac_b_diff[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(10),
      O => \dac_b_diff[11]_i_3_n_0\
    );
\dac_b_diff[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(9),
      O => \dac_b_diff[11]_i_4_n_0\
    );
\dac_b_diff[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(8),
      O => \dac_b_diff[11]_i_5_n_0\
    );
\dac_b_diff[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(14),
      O => \dac_b_diff[15]_i_2_n_0\
    );
\dac_b_diff[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(13),
      O => \dac_b_diff[15]_i_3_n_0\
    );
\dac_b_diff[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(12),
      O => \dac_b_diff[15]_i_4_n_0\
    );
\dac_b_diff[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(3),
      O => \dac_b_diff[3]_i_2_n_0\
    );
\dac_b_diff[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(2),
      O => \dac_b_diff[3]_i_3_n_0\
    );
\dac_b_diff[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(1),
      O => \dac_b_diff[3]_i_4_n_0\
    );
\dac_b_diff[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(0),
      O => \dac_b_diff[3]_i_5_n_0\
    );
\dac_b_diff[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(7),
      O => \dac_b_diff[7]_i_2_n_0\
    );
\dac_b_diff[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(6),
      O => \dac_b_diff[7]_i_3_n_0\
    );
\dac_b_diff[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(5),
      O => \dac_b_diff[7]_i_4_n_0\
    );
\dac_b_diff[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(4),
      O => \dac_b_diff[7]_i_5_n_0\
    );
\dac_b_diff_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_b_diff_reg[7]_i_1_n_0\,
      CO(3) => \dac_b_diff_reg[11]_i_1_n_0\,
      CO(2) => \dac_b_diff_reg[11]_i_1_n_1\,
      CO(1) => \dac_b_diff_reg[11]_i_1_n_2\,
      CO(0) => \dac_b_diff_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_b_diff[11]_i_2_n_0\,
      DI(2) => \dac_b_diff[11]_i_3_n_0\,
      DI(1) => \dac_b_diff[11]_i_4_n_0\,
      DI(0) => \dac_b_diff[11]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(11 downto 8),
      S(3 downto 0) => \dac_b_diff_reg[11]\(3 downto 0)
    );
\dac_b_diff_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_b_diff_reg[11]_i_1_n_0\,
      CO(3) => \NLW_dac_b_diff_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dac_b_diff_reg[15]_i_1_n_1\,
      CO(1) => \dac_b_diff_reg[15]_i_1_n_2\,
      CO(0) => \dac_b_diff_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dac_b_diff[15]_i_2_n_0\,
      DI(1) => \dac_b_diff[15]_i_3_n_0\,
      DI(0) => \dac_b_diff[15]_i_4_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(15 downto 12),
      S(3 downto 0) => \dac_b_diff_reg[15]\(3 downto 0)
    );
\dac_b_diff_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_b_diff_reg[3]_i_1_n_0\,
      CO(2) => \dac_b_diff_reg[3]_i_1_n_1\,
      CO(1) => \dac_b_diff_reg[3]_i_1_n_2\,
      CO(0) => \dac_b_diff_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \dac_b_diff[3]_i_2_n_0\,
      DI(2) => \dac_b_diff[3]_i_3_n_0\,
      DI(1) => \dac_b_diff[3]_i_4_n_0\,
      DI(0) => \dac_b_diff[3]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\dac_b_diff_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_b_diff_reg[3]_i_1_n_0\,
      CO(3) => \dac_b_diff_reg[7]_i_1_n_0\,
      CO(2) => \dac_b_diff_reg[7]_i_1_n_1\,
      CO(1) => \dac_b_diff_reg[7]_i_1_n_2\,
      CO(0) => \dac_b_diff_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_b_diff[7]_i_2_n_0\,
      DI(2) => \dac_b_diff[7]_i_3_n_0\,
      DI(1) => \dac_b_diff[7]_i_4_n_0\,
      DI(0) => \dac_b_diff[7]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(7 downto 4),
      S(3 downto 0) => \dac_b_diff_reg[7]\(3 downto 0)
    );
\dac_data_chb_o[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(0),
      O => dac_data_chb_o(0)
    );
\dac_data_chb_o[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(10),
      O => dac_data_chb_o(10)
    );
\dac_data_chb_o[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(11),
      O => dac_data_chb_o(11)
    );
\dac_data_chb_o[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(12),
      O => dac_data_chb_o(12)
    );
\dac_data_chb_o[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(13),
      O => dac_data_chb_o(13)
    );
\dac_data_chb_o[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(14),
      O => dac_data_chb_o(14)
    );
\dac_data_chb_o[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(15),
      O => dac_data_chb_o(15)
    );
\dac_data_chb_o[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(1),
      O => dac_data_chb_o(1)
    );
\dac_data_chb_o[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(2),
      O => dac_data_chb_o(2)
    );
\dac_data_chb_o[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(3),
      O => dac_data_chb_o(3)
    );
\dac_data_chb_o[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(4),
      O => dac_data_chb_o(4)
    );
\dac_data_chb_o[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(5),
      O => dac_data_chb_o(5)
    );
\dac_data_chb_o[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(6),
      O => dac_data_chb_o(6)
    );
\dac_data_chb_o[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(7),
      O => dac_data_chb_o(7)
    );
\dac_data_chb_o[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(8),
      O => dac_data_chb_o(8)
    );
\dac_data_chb_o[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_chb,
      I2 => \dac_b_r_reg[15]\(9),
      O => dac_data_chb_o(9)
    );
\dac_mult_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_25__0_n_0\,
      I1 => \dac_mult_reg_i_24__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(6)
    );
\dac_mult_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_26__0_n_0\,
      I1 => \dac_mult_reg_i_25__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(5)
    );
\dac_mult_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \dac_mult_reg_i_27__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_28__0_n_0\,
      I3 => \dac_mult_reg_i_26__0_n_0\,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(4)
    );
\dac_mult_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \dac_mult_reg_i_27__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_28__0_n_0\,
      I3 => \dac_mult_reg_i_29__0_n_0\,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(3)
    );
\dac_mult_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => \dac_mult_reg_i_28__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_30__0_n_0\,
      I3 => \dac_mult_reg_i_29__0_n_0\,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(2)
    );
\dac_mult_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \dac_mult_reg_i_28__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_30__0_n_0\,
      I3 => \dac_mult_reg_i_31__0_n_0\,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(1)
    );
\dac_mult_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8BB88"
    )
        port map (
      I0 => \dac_mult_reg_i_31__0_n_0\,
      I1 => dac_mult_reg(0),
      I2 => \dac_mult_reg_i_30__0_n_0\,
      I3 => \dac_mult_reg_i_32__0_n_0\,
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg(4),
      O => B(0)
    );
\dac_mult_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020300"
    )
        port map (
      I0 => \^q\(15),
      I1 => dac_mult_reg(2),
      I2 => dac_mult_reg(3),
      I3 => \^q\(13),
      I4 => dac_mult_reg(1),
      O => \dac_mult_reg_i_18__0_n_0\
    );
\dac_mult_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020300"
    )
        port map (
      I0 => \^q\(14),
      I1 => dac_mult_reg(2),
      I2 => dac_mult_reg(3),
      I3 => \^q\(12),
      I4 => dac_mult_reg(1),
      O => \dac_mult_reg_i_19__0_n_0\
    );
\dac_mult_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => dac_mult_reg(1),
      I1 => dac_mult_reg(0),
      I2 => dac_mult_reg(4),
      I3 => \^q\(15),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => B(15)
    );
\dac_mult_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003300B8B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => dac_mult_reg(1),
      I2 => \^q\(11),
      I3 => \^q\(15),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => \dac_mult_reg_i_20__0_n_0\
    );
\dac_mult_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003300B8B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => dac_mult_reg(1),
      I2 => \^q\(10),
      I3 => \^q\(14),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => \dac_mult_reg_i_21__0_n_0\
    );
\dac_mult_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(15),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => \dac_mult_reg_i_33__0_n_0\,
      O => \dac_mult_reg_i_22__0_n_0\
    );
\dac_mult_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(14),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => \dac_mult_reg_i_34__0_n_0\,
      O => \dac_mult_reg_i_23__0_n_0\
    );
\dac_mult_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => \dac_mult_reg_i_35__0_n_0\,
      O => \dac_mult_reg_i_24__0_n_0\
    );
\dac_mult_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(12),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => \dac_mult_reg_i_27__0_n_0\,
      O => \dac_mult_reg_i_25__0_n_0\
    );
\dac_mult_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_mult_reg_i_35__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_36__0_n_0\,
      O => \dac_mult_reg_i_26__0_n_0\
    );
\dac_mult_reg_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => \dac_mult_reg_i_27__0_n_0\
    );
\dac_mult_reg_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(8),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => \dac_mult_reg_i_28__0_n_0\
    );
\dac_mult_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_mult_reg_i_36__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_37__0_n_0\,
      O => \dac_mult_reg_i_29__0_n_0\
    );
\dac_mult_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C00088"
    )
        port map (
      I0 => \^q\(14),
      I1 => dac_mult_reg_0,
      I2 => \^q\(15),
      I3 => dac_mult_reg(4),
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(1),
      O => B(14)
    );
\dac_mult_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(2),
      I2 => dac_mult_reg(2),
      I3 => \^q\(14),
      I4 => dac_mult_reg(3),
      I5 => \^q\(6),
      O => \dac_mult_reg_i_30__0_n_0\
    );
\dac_mult_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dac_mult_reg_i_37__0_n_0\,
      I1 => dac_mult_reg(1),
      I2 => \dac_mult_reg_i_38__0_n_0\,
      O => \dac_mult_reg_i_31__0_n_0\
    );
\dac_mult_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(0),
      I2 => dac_mult_reg(2),
      I3 => \^q\(12),
      I4 => dac_mult_reg(3),
      I5 => \^q\(4),
      O => \dac_mult_reg_i_32__0_n_0\
    );
\dac_mult_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      O => \dac_mult_reg_i_33__0_n_0\
    );
\dac_mult_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(12),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      O => \dac_mult_reg_i_34__0_n_0\
    );
\dac_mult_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(7),
      I2 => \^q\(11),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => \dac_mult_reg_i_35__0_n_0\
    );
\dac_mult_reg_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(5),
      I2 => \^q\(9),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => \dac_mult_reg_i_36__0_n_0\
    );
\dac_mult_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(3),
      I2 => dac_mult_reg(2),
      I3 => \^q\(15),
      I4 => dac_mult_reg(3),
      I5 => \^q\(7),
      O => \dac_mult_reg_i_37__0_n_0\
    );
\dac_mult_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => dac_mult_reg(2),
      I3 => \^q\(13),
      I4 => dac_mult_reg(3),
      I5 => \^q\(5),
      O => \dac_mult_reg_i_38__0_n_0\
    );
\dac_mult_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000808FF00"
    )
        port map (
      I0 => dac_mult_reg_0,
      I1 => \^q\(14),
      I2 => dac_mult_reg(1),
      I3 => \dac_mult_reg_i_18__0_n_0\,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(13)
    );
\dac_mult_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_19__0_n_0\,
      I1 => \dac_mult_reg_i_18__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(12)
    );
\dac_mult_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_20__0_n_0\,
      I1 => \dac_mult_reg_i_19__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(11)
    );
\dac_mult_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_21__0_n_0\,
      I1 => \dac_mult_reg_i_20__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(10)
    );
\dac_mult_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_22__0_n_0\,
      I1 => \dac_mult_reg_i_21__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(9)
    );
\dac_mult_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_23__0_n_0\,
      I1 => \dac_mult_reg_i_22__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(8)
    );
\dac_mult_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \dac_mult_reg_i_24__0_n_0\,
      I1 => \dac_mult_reg_i_23__0_n_0\,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(7)
    );
\dac_rp_curr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => first_full,
      I1 => fifo_empty_r,
      O => p_0_in
    );
\dac_rp_curr[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(2),
      I1 => dac_rp_curr_reg(3),
      O => \dac_rp_curr[0]_i_3__0_n_0\
    );
\dac_rp_curr[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(1),
      I1 => dac_rp_curr_reg(2),
      O => \dac_rp_curr[0]_i_4__0_n_0\
    );
\dac_rp_curr[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(0),
      I1 => dac_rp_curr_reg(1),
      O => \dac_rp_curr[0]_i_5__0_n_0\
    );
\dac_rp_curr[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(14),
      I1 => dac_rp_curr_reg(15),
      O => \dac_rp_curr[12]_i_2__2_n_0\
    );
\dac_rp_curr[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(13),
      I1 => dac_rp_curr_reg(14),
      O => \dac_rp_curr[12]_i_3__0_n_0\
    );
\dac_rp_curr[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(12),
      I1 => dac_rp_curr_reg(13),
      O => \dac_rp_curr[12]_i_4__0_n_0\
    );
\dac_rp_curr[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(11),
      I1 => dac_rp_curr_reg(12),
      O => \dac_rp_curr[12]_i_5__0_n_0\
    );
\dac_rp_curr[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(18),
      I1 => dac_rp_curr_reg(19),
      O => \dac_rp_curr[16]_i_2__2_n_0\
    );
\dac_rp_curr[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(17),
      I1 => dac_rp_curr_reg(18),
      O => \dac_rp_curr[16]_i_3__0_n_0\
    );
\dac_rp_curr[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(16),
      I1 => dac_rp_curr_reg(17),
      O => \dac_rp_curr[16]_i_4__0_n_0\
    );
\dac_rp_curr[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(15),
      I1 => dac_rp_curr_reg(16),
      O => \dac_rp_curr[16]_i_5__0_n_0\
    );
\dac_rp_curr[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(6),
      I1 => dac_rp_curr_reg(7),
      O => \dac_rp_curr[4]_i_2__2_n_0\
    );
\dac_rp_curr[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(5),
      I1 => dac_rp_curr_reg(6),
      O => \dac_rp_curr[4]_i_3__0_n_0\
    );
\dac_rp_curr[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(4),
      I1 => dac_rp_curr_reg(5),
      O => \dac_rp_curr[4]_i_4__0_n_0\
    );
\dac_rp_curr[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(3),
      I1 => dac_rp_curr_reg(4),
      O => \dac_rp_curr[4]_i_5__0_n_0\
    );
\dac_rp_curr[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(10),
      I1 => dac_rp_curr_reg(11),
      O => \dac_rp_curr[8]_i_2__2_n_0\
    );
\dac_rp_curr[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(9),
      I1 => dac_rp_curr_reg(10),
      O => \dac_rp_curr[8]_i_3__0_n_0\
    );
\dac_rp_curr[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(8),
      I1 => dac_rp_curr_reg(9),
      O => \dac_rp_curr[8]_i_4__0_n_0\
    );
\dac_rp_curr[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(7),
      I1 => dac_rp_curr_reg(8),
      O => \dac_rp_curr[8]_i_5__0_n_0\
    );
\dac_rp_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2__0_n_7\,
      Q => dac_rp_curr_reg(0),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_rp_curr_reg[0]_i_2__0_n_0\,
      CO(2) => \dac_rp_curr_reg[0]_i_2__0_n_1\,
      CO(1) => \dac_rp_curr_reg[0]_i_2__0_n_2\,
      CO(0) => \dac_rp_curr_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \dac_rp_curr_reg[19]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \dac_rp_curr_reg[0]_i_2__0_n_4\,
      O(2) => \dac_rp_curr_reg[0]_i_2__0_n_5\,
      O(1) => \dac_rp_curr_reg[0]_i_2__0_n_6\,
      O(0) => \dac_rp_curr_reg[0]_i_2__0_n_7\,
      S(3) => \dac_rp_curr[0]_i_3__0_n_0\,
      S(2) => \dac_rp_curr[0]_i_4__0_n_0\,
      S(1) => \dac_rp_curr[0]_i_5__0_n_0\,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1__0_n_5\,
      Q => dac_rp_curr_reg(10),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1__0_n_4\,
      Q => dac_rp_curr_reg(11),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1__0_n_7\,
      Q => dac_rp_curr_reg(12),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[8]_i_1__0_n_0\,
      CO(3) => \dac_rp_curr_reg[12]_i_1__0_n_0\,
      CO(2) => \dac_rp_curr_reg[12]_i_1__0_n_1\,
      CO(1) => \dac_rp_curr_reg[12]_i_1__0_n_2\,
      CO(0) => \dac_rp_curr_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(14 downto 11),
      O(3) => \dac_rp_curr_reg[12]_i_1__0_n_4\,
      O(2) => \dac_rp_curr_reg[12]_i_1__0_n_5\,
      O(1) => \dac_rp_curr_reg[12]_i_1__0_n_6\,
      O(0) => \dac_rp_curr_reg[12]_i_1__0_n_7\,
      S(3) => \dac_rp_curr[12]_i_2__2_n_0\,
      S(2) => \dac_rp_curr[12]_i_3__0_n_0\,
      S(1) => \dac_rp_curr[12]_i_4__0_n_0\,
      S(0) => \dac_rp_curr[12]_i_5__0_n_0\
    );
\dac_rp_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1__0_n_6\,
      Q => dac_rp_curr_reg(13),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1__0_n_5\,
      Q => dac_rp_curr_reg(14),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1__0_n_4\,
      Q => dac_rp_curr_reg(15),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1__0_n_7\,
      Q => dac_rp_curr_reg(16),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_dac_rp_curr_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_curr_reg[16]_i_1__0_n_1\,
      CO(1) => \dac_rp_curr_reg[16]_i_1__0_n_2\,
      CO(0) => \dac_rp_curr_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \dac_rp_curr_reg[19]_0\(17 downto 15),
      O(3) => \dac_rp_curr_reg[16]_i_1__0_n_4\,
      O(2) => \dac_rp_curr_reg[16]_i_1__0_n_5\,
      O(1) => \dac_rp_curr_reg[16]_i_1__0_n_6\,
      O(0) => \dac_rp_curr_reg[16]_i_1__0_n_7\,
      S(3) => \dac_rp_curr[16]_i_2__2_n_0\,
      S(2) => \dac_rp_curr[16]_i_3__0_n_0\,
      S(1) => \dac_rp_curr[16]_i_4__0_n_0\,
      S(0) => \dac_rp_curr[16]_i_5__0_n_0\
    );
\dac_rp_curr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1__0_n_6\,
      Q => dac_rp_curr_reg(17),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1__0_n_5\,
      Q => dac_rp_curr_reg(18),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1__0_n_4\,
      Q => dac_rp_curr_reg(19),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2__0_n_6\,
      Q => dac_rp_curr_reg(1),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2__0_n_5\,
      Q => dac_rp_curr_reg(2),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2__0_n_4\,
      Q => dac_rp_curr_reg(3),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1__0_n_7\,
      Q => dac_rp_curr_reg(4),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[0]_i_2__0_n_0\,
      CO(3) => \dac_rp_curr_reg[4]_i_1__0_n_0\,
      CO(2) => \dac_rp_curr_reg[4]_i_1__0_n_1\,
      CO(1) => \dac_rp_curr_reg[4]_i_1__0_n_2\,
      CO(0) => \dac_rp_curr_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(6 downto 3),
      O(3) => \dac_rp_curr_reg[4]_i_1__0_n_4\,
      O(2) => \dac_rp_curr_reg[4]_i_1__0_n_5\,
      O(1) => \dac_rp_curr_reg[4]_i_1__0_n_6\,
      O(0) => \dac_rp_curr_reg[4]_i_1__0_n_7\,
      S(3) => \dac_rp_curr[4]_i_2__2_n_0\,
      S(2) => \dac_rp_curr[4]_i_3__0_n_0\,
      S(1) => \dac_rp_curr[4]_i_4__0_n_0\,
      S(0) => \dac_rp_curr[4]_i_5__0_n_0\
    );
\dac_rp_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1__0_n_6\,
      Q => dac_rp_curr_reg(5),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1__0_n_5\,
      Q => dac_rp_curr_reg(6),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1__0_n_4\,
      Q => dac_rp_curr_reg(7),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1__0_n_7\,
      Q => dac_rp_curr_reg(8),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[4]_i_1__0_n_0\,
      CO(3) => \dac_rp_curr_reg[8]_i_1__0_n_0\,
      CO(2) => \dac_rp_curr_reg[8]_i_1__0_n_1\,
      CO(1) => \dac_rp_curr_reg[8]_i_1__0_n_2\,
      CO(0) => \dac_rp_curr_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(10 downto 7),
      O(3) => \dac_rp_curr_reg[8]_i_1__0_n_4\,
      O(2) => \dac_rp_curr_reg[8]_i_1__0_n_5\,
      O(1) => \dac_rp_curr_reg[8]_i_1__0_n_6\,
      O(0) => \dac_rp_curr_reg[8]_i_1__0_n_7\,
      S(3) => \dac_rp_curr[8]_i_2__2_n_0\,
      S(2) => \dac_rp_curr[8]_i_3__0_n_0\,
      S(1) => \dac_rp_curr[8]_i_4__0_n_0\,
      S(0) => \dac_rp_curr[8]_i_5__0_n_0\
    );
\dac_rp_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1__0_n_6\,
      Q => dac_rp_curr_reg(9),
      R => first_full_reg_0
    );
dac_rp_next_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_rp_next_carry_n_0,
      CO(2) => dac_rp_next_carry_n_1,
      CO(1) => dac_rp_next_carry_n_2,
      CO(0) => dac_rp_next_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => dac_rp_curr_reg(3 downto 1),
      DI(0) => '0',
      O(3) => dac_rp_next_carry_n_4,
      O(2) => dac_rp_next_carry_n_5,
      O(1) => dac_rp_next_carry_n_6,
      O(0) => NLW_dac_rp_next_carry_O_UNCONNECTED(0),
      S(3) => \dac_rp_next_carry_i_1__0_n_0\,
      S(2) => \dac_rp_next_carry_i_2__0_n_0\,
      S(1) => \dac_rp_next_carry_i_3__0_n_0\,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_next_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_rp_next_carry_n_0,
      CO(3) => \dac_rp_next_carry__0_n_0\,
      CO(2) => \dac_rp_next_carry__0_n_1\,
      CO(1) => \dac_rp_next_carry__0_n_2\,
      CO(0) => \dac_rp_next_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(7 downto 4),
      O(3) => \dac_rp_next_carry__0_n_4\,
      O(2) => \dac_rp_next_carry__0_n_5\,
      O(1) => \dac_rp_next_carry__0_n_6\,
      O(0) => \dac_rp_next_carry__0_n_7\,
      S(3) => \dac_rp_next_carry__0_i_1__0_n_0\,
      S(2) => \dac_rp_next_carry__0_i_2__0_n_0\,
      S(1) => \dac_rp_next_carry__0_i_3__0_n_0\,
      S(0) => \dac_rp_next_carry__0_i_4__0_n_0\
    );
\dac_rp_next_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(7),
      I1 => \dac_rp_curr_reg[19]_0\(6),
      O => \dac_rp_next_carry__0_i_1__0_n_0\
    );
\dac_rp_next_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(6),
      I1 => \dac_rp_curr_reg[19]_0\(5),
      O => \dac_rp_next_carry__0_i_2__0_n_0\
    );
\dac_rp_next_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(5),
      I1 => \dac_rp_curr_reg[19]_0\(4),
      O => \dac_rp_next_carry__0_i_3__0_n_0\
    );
\dac_rp_next_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(4),
      I1 => \dac_rp_curr_reg[19]_0\(3),
      O => \dac_rp_next_carry__0_i_4__0_n_0\
    );
\dac_rp_next_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__0_n_0\,
      CO(3) => \dac_rp_next_carry__1_n_0\,
      CO(2) => \dac_rp_next_carry__1_n_1\,
      CO(1) => \dac_rp_next_carry__1_n_2\,
      CO(0) => \dac_rp_next_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(11 downto 8),
      O(3) => \dac_rp_next_carry__1_n_4\,
      O(2) => \dac_rp_next_carry__1_n_5\,
      O(1) => \dac_rp_next_carry__1_n_6\,
      O(0) => \dac_rp_next_carry__1_n_7\,
      S(3) => \dac_rp_next_carry__1_i_1__0_n_0\,
      S(2) => \dac_rp_next_carry__1_i_2__0_n_0\,
      S(1) => \dac_rp_next_carry__1_i_3__0_n_0\,
      S(0) => \dac_rp_next_carry__1_i_4__0_n_0\
    );
\dac_rp_next_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(11),
      I1 => \dac_rp_curr_reg[19]_0\(10),
      O => \dac_rp_next_carry__1_i_1__0_n_0\
    );
\dac_rp_next_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(10),
      I1 => \dac_rp_curr_reg[19]_0\(9),
      O => \dac_rp_next_carry__1_i_2__0_n_0\
    );
\dac_rp_next_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(9),
      I1 => \dac_rp_curr_reg[19]_0\(8),
      O => \dac_rp_next_carry__1_i_3__0_n_0\
    );
\dac_rp_next_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(8),
      I1 => \dac_rp_curr_reg[19]_0\(7),
      O => \dac_rp_next_carry__1_i_4__0_n_0\
    );
\dac_rp_next_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__1_n_0\,
      CO(3) => \dac_rp_next_carry__2_n_0\,
      CO(2) => \dac_rp_next_carry__2_n_1\,
      CO(1) => \dac_rp_next_carry__2_n_2\,
      CO(0) => \dac_rp_next_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(15 downto 12),
      O(3) => \dac_rp_next_carry__2_n_4\,
      O(2) => \dac_rp_next_carry__2_n_5\,
      O(1) => \dac_rp_next_carry__2_n_6\,
      O(0) => \dac_rp_next_carry__2_n_7\,
      S(3) => \dac_rp_next_carry__2_i_1__0_n_0\,
      S(2) => \dac_rp_next_carry__2_i_2__0_n_0\,
      S(1) => \dac_rp_next_carry__2_i_3__0_n_0\,
      S(0) => \dac_rp_next_carry__2_i_4__0_n_0\
    );
\dac_rp_next_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(15),
      I1 => \dac_rp_curr_reg[19]_0\(14),
      O => \dac_rp_next_carry__2_i_1__0_n_0\
    );
\dac_rp_next_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(14),
      I1 => \dac_rp_curr_reg[19]_0\(13),
      O => \dac_rp_next_carry__2_i_2__0_n_0\
    );
\dac_rp_next_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(13),
      I1 => \dac_rp_curr_reg[19]_0\(12),
      O => \dac_rp_next_carry__2_i_3__0_n_0\
    );
\dac_rp_next_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(12),
      I1 => \dac_rp_curr_reg[19]_0\(11),
      O => \dac_rp_next_carry__2_i_4__0_n_0\
    );
\dac_rp_next_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__2_n_0\,
      CO(3) => \NLW_dac_rp_next_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_next_carry__3_n_1\,
      CO(1) => \dac_rp_next_carry__3_n_2\,
      CO(0) => \dac_rp_next_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dac_rp_curr_reg(18 downto 16),
      O(3) => dac_rp_next(19),
      O(2) => \dac_rp_next_carry__3_n_5\,
      O(1) => \dac_rp_next_carry__3_n_6\,
      O(0) => \dac_rp_next_carry__3_n_7\,
      S(3) => \dac_rp_next_carry__3_i_1__0_n_0\,
      S(2) => \dac_rp_next_carry__3_i_2__0_n_0\,
      S(1) => \dac_rp_next_carry__3_i_3__0_n_0\,
      S(0) => \dac_rp_next_carry__3_i_4__0_n_0\
    );
\dac_rp_next_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(18),
      I1 => dac_rp_curr_reg(19),
      O => \dac_rp_next_carry__3_i_1__0_n_0\
    );
\dac_rp_next_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(18),
      I1 => \dac_rp_curr_reg[19]_0\(17),
      O => \dac_rp_next_carry__3_i_2__0_n_0\
    );
\dac_rp_next_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(17),
      I1 => \dac_rp_curr_reg[19]_0\(16),
      O => \dac_rp_next_carry__3_i_3__0_n_0\
    );
\dac_rp_next_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(16),
      I1 => \dac_rp_curr_reg[19]_0\(15),
      O => \dac_rp_next_carry__3_i_4__0_n_0\
    );
\dac_rp_next_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(3),
      I1 => \dac_rp_curr_reg[19]_0\(2),
      O => \dac_rp_next_carry_i_1__0_n_0\
    );
\dac_rp_next_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(2),
      I1 => \dac_rp_curr_reg[19]_0\(1),
      O => \dac_rp_next_carry_i_2__0_n_0\
    );
\dac_rp_next_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(1),
      I1 => \dac_rp_curr_reg[19]_0\(0),
      O => \dac_rp_next_carry_i_3__0_n_0\
    );
dac_rp_next_next_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_rp_next_next_carry_n_0,
      CO(2) => dac_rp_next_next_carry_n_1,
      CO(1) => dac_rp_next_next_carry_n_2,
      CO(0) => dac_rp_next_next_carry_n_3,
      CYINIT => '0',
      DI(3) => dac_rp_next_carry_n_4,
      DI(2) => dac_rp_next_carry_n_5,
      DI(1) => dac_rp_next_carry_n_6,
      DI(0) => '0',
      O(3 downto 0) => NLW_dac_rp_next_next_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \dac_rp_next_next_carry_i_1__0_n_0\,
      S(2) => \dac_rp_next_next_carry_i_2__0_n_0\,
      S(1) => \dac_rp_next_next_carry_i_3__0_n_0\,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_next_next_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_rp_next_next_carry_n_0,
      CO(3) => \dac_rp_next_next_carry__0_n_0\,
      CO(2) => \dac_rp_next_next_carry__0_n_1\,
      CO(1) => \dac_rp_next_next_carry__0_n_2\,
      CO(0) => \dac_rp_next_next_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__0_n_4\,
      DI(2) => \dac_rp_next_carry__0_n_5\,
      DI(1) => \dac_rp_next_carry__0_n_6\,
      DI(0) => \dac_rp_next_carry__0_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__0_i_1__0_n_0\,
      S(2) => \dac_rp_next_next_carry__0_i_2__0_n_0\,
      S(1) => \dac_rp_next_next_carry__0_i_3__0_n_0\,
      S(0) => \dac_rp_next_next_carry__0_i_4__0_n_0\
    );
\dac_rp_next_next_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(6),
      O => \dac_rp_next_next_carry__0_i_1__0_n_0\
    );
\dac_rp_next_next_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(5),
      O => \dac_rp_next_next_carry__0_i_2__0_n_0\
    );
\dac_rp_next_next_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(4),
      O => \dac_rp_next_next_carry__0_i_3__0_n_0\
    );
\dac_rp_next_next_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(3),
      O => \dac_rp_next_next_carry__0_i_4__0_n_0\
    );
\dac_rp_next_next_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__0_n_0\,
      CO(3) => \dac_rp_next_next_carry__1_n_0\,
      CO(2) => \dac_rp_next_next_carry__1_n_1\,
      CO(1) => \dac_rp_next_next_carry__1_n_2\,
      CO(0) => \dac_rp_next_next_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__1_n_4\,
      DI(2) => \dac_rp_next_carry__1_n_5\,
      DI(1) => \dac_rp_next_carry__1_n_6\,
      DI(0) => \dac_rp_next_carry__1_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__1_i_1__0_n_0\,
      S(2) => \dac_rp_next_next_carry__1_i_2__0_n_0\,
      S(1) => \dac_rp_next_next_carry__1_i_3__0_n_0\,
      S(0) => \dac_rp_next_next_carry__1_i_4__0_n_0\
    );
\dac_rp_next_next_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(10),
      O => \dac_rp_next_next_carry__1_i_1__0_n_0\
    );
\dac_rp_next_next_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(9),
      O => \dac_rp_next_next_carry__1_i_2__0_n_0\
    );
\dac_rp_next_next_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(8),
      O => \dac_rp_next_next_carry__1_i_3__0_n_0\
    );
\dac_rp_next_next_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(7),
      O => \dac_rp_next_next_carry__1_i_4__0_n_0\
    );
\dac_rp_next_next_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__1_n_0\,
      CO(3) => \dac_rp_next_next_carry__2_n_0\,
      CO(2) => \dac_rp_next_next_carry__2_n_1\,
      CO(1) => \dac_rp_next_next_carry__2_n_2\,
      CO(0) => \dac_rp_next_next_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__2_n_4\,
      DI(2) => \dac_rp_next_carry__2_n_5\,
      DI(1) => \dac_rp_next_carry__2_n_6\,
      DI(0) => \dac_rp_next_carry__2_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__2_i_1__0_n_0\,
      S(2) => \dac_rp_next_next_carry__2_i_2__0_n_0\,
      S(1) => \dac_rp_next_next_carry__2_i_3__0_n_0\,
      S(0) => \dac_rp_next_next_carry__2_i_4__0_n_0\
    );
\dac_rp_next_next_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(14),
      O => \dac_rp_next_next_carry__2_i_1__0_n_0\
    );
\dac_rp_next_next_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(13),
      O => \dac_rp_next_next_carry__2_i_2__0_n_0\
    );
\dac_rp_next_next_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(12),
      O => \dac_rp_next_next_carry__2_i_3__0_n_0\
    );
\dac_rp_next_next_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(11),
      O => \dac_rp_next_next_carry__2_i_4__0_n_0\
    );
\dac_rp_next_next_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__2_n_0\,
      CO(3) => \NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_next_next_carry__3_n_1\,
      CO(1) => \dac_rp_next_next_carry__3_n_2\,
      CO(0) => \dac_rp_next_next_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dac_rp_next_carry__3_n_5\,
      DI(1) => \dac_rp_next_carry__3_n_6\,
      DI(0) => \dac_rp_next_carry__3_n_7\,
      O(3) => dac_rp_next_next(19),
      O(2 downto 0) => \NLW_dac_rp_next_next_carry__3_O_UNCONNECTED\(2 downto 0),
      S(3) => \dac_rp_next_next_carry__3_i_1__0_n_0\,
      S(2) => \dac_rp_next_next_carry__3_i_2__0_n_0\,
      S(1) => \dac_rp_next_next_carry__3_i_3__0_n_0\,
      S(0) => \dac_rp_next_next_carry__3_i_4__0_n_0\
    );
\dac_rp_next_next_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next(19),
      I1 => \dac_rp_curr_reg[19]_0\(18),
      O => \dac_rp_next_next_carry__3_i_1__0_n_0\
    );
\dac_rp_next_next_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(17),
      O => \dac_rp_next_next_carry__3_i_2__0_n_0\
    );
\dac_rp_next_next_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(16),
      O => \dac_rp_next_next_carry__3_i_3__0_n_0\
    );
\dac_rp_next_next_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(15),
      O => \dac_rp_next_next_carry__3_i_4__0_n_0\
    );
\dac_rp_next_next_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_4,
      I1 => \dac_rp_curr_reg[19]_0\(2),
      O => \dac_rp_next_next_carry_i_1__0_n_0\
    );
\dac_rp_next_next_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_5,
      I1 => \dac_rp_curr_reg[19]_0\(1),
      O => \dac_rp_next_next_carry_i_2__0_n_0\
    );
\dac_rp_next_next_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_6,
      I1 => \dac_rp_curr_reg[19]_0\(0),
      O => \dac_rp_next_next_carry_i_3__0_n_0\
    );
fifo_empty_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => empty,
      Q => fifo_empty_r,
      R => '0'
    );
\fifo_re_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0060"
    )
        port map (
      I0 => dac_rp_next(19),
      I1 => dac_rp_next_next(19),
      I2 => first_full,
      I3 => fifo_empty_r,
      I4 => empty,
      O => fifo_re0
    );
\first_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^fifo_full0__11\,
      I1 => empty,
      I2 => first_full,
      O => \first_full_i_1__0_n_0\
    );
first_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \first_full_i_1__0_n_0\,
      Q => first_full,
      R => first_full_reg_0
    );
\full_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => full,
      I1 => wr_data_count(8),
      I2 => wr_data_count(11),
      I3 => wr_data_count(10),
      I4 => wr_data_count(9),
      I5 => \full_cnt[7]_i_7__0_n_0\,
      O => \^fifo_full0__11\
    );
\full_cnt[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wr_data_count(4),
      I1 => wr_data_count(5),
      I2 => wr_data_count(6),
      I3 => wr_data_count(7),
      I4 => \full_cnt[7]_i_8__0_n_0\,
      O => \full_cnt[7]_i_7__0_n_0\
    );
\full_cnt[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_data_count(1),
      I1 => wr_data_count(0),
      I2 => wr_data_count(3),
      I3 => wr_data_count(2),
      O => \full_cnt[7]_i_8__0_n_0\
    );
\m_axis_tdata[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(0),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(0),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(0),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(0),
      O => \m_axis_tdata[0]_i_1__0_n_0\
    );
\m_axis_tdata[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(10),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(10),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(10),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(10),
      O => \m_axis_tdata[10]_i_1__0_n_0\
    );
\m_axis_tdata[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(11),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(11),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(11),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(11),
      O => \m_axis_tdata[11]_i_1__0_n_0\
    );
\m_axis_tdata[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(12),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(12),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(12),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(12),
      O => \m_axis_tdata[12]_i_1__0_n_0\
    );
\m_axis_tdata[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(13),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(13),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(13),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(13),
      O => \m_axis_tdata[13]_i_1__0_n_0\
    );
\m_axis_tdata[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(14),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(14),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(14),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(14),
      O => \m_axis_tdata[14]_i_1__0_n_0\
    );
\m_axis_tdata[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(15),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(15),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(15),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(15),
      O => \m_axis_tdata[15]_i_1__0_n_0\
    );
\m_axis_tdata[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(1),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(1),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(1),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(1),
      O => \m_axis_tdata[1]_i_1__0_n_0\
    );
\m_axis_tdata[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(2),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(2),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(2),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(2),
      O => \m_axis_tdata[2]_i_1__0_n_0\
    );
\m_axis_tdata[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(3),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(3),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(3),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(3),
      O => \m_axis_tdata[3]_i_1__0_n_0\
    );
\m_axis_tdata[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(4),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(4),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(4),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(4),
      O => \m_axis_tdata[4]_i_1__0_n_0\
    );
\m_axis_tdata[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(5),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(5),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(5),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(5),
      O => \m_axis_tdata[5]_i_1__0_n_0\
    );
\m_axis_tdata[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(6),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(6),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(6),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(6),
      O => \m_axis_tdata[6]_i_1__0_n_0\
    );
\m_axis_tdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(7),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(7),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(7),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(7),
      O => \m_axis_tdata[7]_i_1__0_n_0\
    );
\m_axis_tdata[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(8),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(8),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(8),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(8),
      O => \m_axis_tdata[8]_i_1__0_n_0\
    );
\m_axis_tdata[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(9),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(9),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(9),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(9),
      O => \m_axis_tdata[9]_i_1__0_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[13]_i_1__0_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[14]_i_1__0_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[15]_i_1__0_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(0),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(0),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(10),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(10),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(11),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(11),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(12),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(12),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(13),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(13),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(14),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(14),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(15),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(15),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(1),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(1),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(2),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(2),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(3),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(3),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(4),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(4),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(5),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(5),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(6),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(6),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(7),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(7),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(8),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(8),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(9),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(9),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(16),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(0),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(26),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(10),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(27),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(11),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(28),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(12),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(29),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(13),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(30),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(14),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(31),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(15),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(17),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(1),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(18),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(2),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(19),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(3),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(20),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(4),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(21),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(5),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(22),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(6),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(23),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(7),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(24),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(8),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(25),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(9),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(32),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(0),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(42),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(10),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(43),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(11),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(44),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(12),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(45),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(13),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(46),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(14),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(47),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(15),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(33),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(1),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(34),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(2),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(35),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(3),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(36),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(4),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(37),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(5),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(38),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(6),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(39),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(7),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(40),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(8),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(41),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(9),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(48),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(0),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(58),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(10),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(59),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(11),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(60),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(12),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(61),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(13),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(62),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(14),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(63),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(15),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(49),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(1),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(50),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(2),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(51),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(3),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(52),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(4),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(53),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(5),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(54),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(6),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(55),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(7),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(56),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(8),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(57),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5 is
  port (
    fifo_re0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    dac_data_cha_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fifo_full0__11\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[14]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : in STD_LOGIC;
    clk : in STD_LOGIC;
    first_full_reg_0 : in STD_LOGIC;
    \dac_rp_curr_reg[19]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_loopback_cha : in STD_LOGIC;
    \dac_a_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    full : in STD_LOGIC;
    wr_data_count : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5 : entity is "rp_dma_mm2s_downsize";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_a_diff[11]_i_2_n_0\ : STD_LOGIC;
  signal \dac_a_diff[11]_i_3_n_0\ : STD_LOGIC;
  signal \dac_a_diff[11]_i_4_n_0\ : STD_LOGIC;
  signal \dac_a_diff[11]_i_5_n_0\ : STD_LOGIC;
  signal \dac_a_diff[15]_i_2_n_0\ : STD_LOGIC;
  signal \dac_a_diff[15]_i_3_n_0\ : STD_LOGIC;
  signal \dac_a_diff[15]_i_4_n_0\ : STD_LOGIC;
  signal \dac_a_diff[3]_i_2_n_0\ : STD_LOGIC;
  signal \dac_a_diff[3]_i_3_n_0\ : STD_LOGIC;
  signal \dac_a_diff[3]_i_4_n_0\ : STD_LOGIC;
  signal \dac_a_diff[3]_i_5_n_0\ : STD_LOGIC;
  signal \dac_a_diff[7]_i_2_n_0\ : STD_LOGIC;
  signal \dac_a_diff[7]_i_3_n_0\ : STD_LOGIC;
  signal \dac_a_diff[7]_i_4_n_0\ : STD_LOGIC;
  signal \dac_a_diff[7]_i_5_n_0\ : STD_LOGIC;
  signal \dac_a_diff_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_a_diff_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \dac_a_diff_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dac_a_diff_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dac_a_diff_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \dac_a_diff_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dac_a_diff_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dac_a_diff_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_a_diff_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \dac_a_diff_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dac_a_diff_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dac_a_diff_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_a_diff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \dac_a_diff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dac_a_diff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal dac_mult_reg_i_18_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_19_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_20_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_21_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_22_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_23_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_24_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_25_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_26_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_27_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_28_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_29_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_30_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_31_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_32_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_33_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_34_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_35_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_36_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_37_n_0 : STD_LOGIC;
  signal dac_mult_reg_i_38_n_0 : STD_LOGIC;
  signal \dac_rp_curr[0]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[0]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[0]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_5_n_0\ : STD_LOGIC;
  signal dac_rp_curr_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \dac_rp_curr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dac_rp_curr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dac_rp_next : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \dac_rp_next_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__0_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__1_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_4\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__2_n_7\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_1\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_2\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_3\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_5\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_6\ : STD_LOGIC;
  signal \dac_rp_next_carry__3_n_7\ : STD_LOGIC;
  signal dac_rp_next_carry_i_1_n_0 : STD_LOGIC;
  signal dac_rp_next_carry_i_2_n_0 : STD_LOGIC;
  signal dac_rp_next_carry_i_3_n_0 : STD_LOGIC;
  signal dac_rp_next_carry_n_0 : STD_LOGIC;
  signal dac_rp_next_carry_n_1 : STD_LOGIC;
  signal dac_rp_next_carry_n_2 : STD_LOGIC;
  signal dac_rp_next_carry_n_3 : STD_LOGIC;
  signal dac_rp_next_carry_n_4 : STD_LOGIC;
  signal dac_rp_next_carry_n_5 : STD_LOGIC;
  signal dac_rp_next_carry_n_6 : STD_LOGIC;
  signal dac_rp_next_next : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \dac_rp_next_next_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__0_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__1_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__2_n_3\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_1\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_2\ : STD_LOGIC;
  signal \dac_rp_next_next_carry__3_n_3\ : STD_LOGIC;
  signal dac_rp_next_next_carry_i_1_n_0 : STD_LOGIC;
  signal dac_rp_next_next_carry_i_2_n_0 : STD_LOGIC;
  signal dac_rp_next_next_carry_i_3_n_0 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_0 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_1 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_2 : STD_LOGIC;
  signal dac_rp_next_next_carry_n_3 : STD_LOGIC;
  signal fifo_empty_r : STD_LOGIC;
  signal \^fifo_full0__11\ : STD_LOGIC;
  signal first_full : STD_LOGIC;
  signal first_full_i_1_n_0 : STD_LOGIC;
  signal \full_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \read_decoder[0].samp_buf_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[1].samp_buf_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[2].samp_buf_reg[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \read_decoder[3].samp_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_dac_a_diff_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_rp_curr_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dac_rp_next_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dac_rp_next_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dac_rp_next_next_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_rp_next_next_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_fifo_axi_data_i_2 : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dac_a_diff_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_a_diff_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_a_diff_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_a_diff_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \dac_data_cha_o[0]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dac_data_cha_o[10]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dac_data_cha_o[11]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dac_data_cha_o[12]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dac_data_cha_o[13]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dac_data_cha_o[14]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dac_data_cha_o[15]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dac_data_cha_o[1]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dac_data_cha_o[2]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dac_data_cha_o[3]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dac_data_cha_o[4]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dac_data_cha_o[5]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \dac_data_cha_o[6]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dac_data_cha_o[7]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dac_data_cha_o[8]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dac_data_cha_o[9]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of dac_mult_reg_i_28 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dac_mult_reg_i_29 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of dac_mult_reg_i_31 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of dac_mult_reg_i_33 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of dac_mult_reg_i_34 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dac_mult_reg_i_36 : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD of dac_rp_next_next_carry : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \dac_rp_next_next_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of fifo_re_r_i_1 : label is "soft_lutpair36";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \fifo_full0__11\ <= \^fifo_full0__11\;
U_fifo_axi_data_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => fifo_empty_r,
      I1 => first_full,
      I2 => dac_rp_next_next(19),
      I3 => dac_rp_next(19),
      O => rd_en
    );
\dac_a_diff[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(11),
      O => \dac_a_diff[11]_i_2_n_0\
    );
\dac_a_diff[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(10),
      O => \dac_a_diff[11]_i_3_n_0\
    );
\dac_a_diff[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(9),
      O => \dac_a_diff[11]_i_4_n_0\
    );
\dac_a_diff[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(8),
      O => \dac_a_diff[11]_i_5_n_0\
    );
\dac_a_diff[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(14),
      O => \dac_a_diff[15]_i_2_n_0\
    );
\dac_a_diff[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(13),
      O => \dac_a_diff[15]_i_3_n_0\
    );
\dac_a_diff[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(12),
      O => \dac_a_diff[15]_i_4_n_0\
    );
\dac_a_diff[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(3),
      O => \dac_a_diff[3]_i_2_n_0\
    );
\dac_a_diff[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(2),
      O => \dac_a_diff[3]_i_3_n_0\
    );
\dac_a_diff[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(1),
      O => \dac_a_diff[3]_i_4_n_0\
    );
\dac_a_diff[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(0),
      O => \dac_a_diff[3]_i_5_n_0\
    );
\dac_a_diff[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(7),
      O => \dac_a_diff[7]_i_2_n_0\
    );
\dac_a_diff[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(6),
      O => \dac_a_diff[7]_i_3_n_0\
    );
\dac_a_diff[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(5),
      O => \dac_a_diff[7]_i_4_n_0\
    );
\dac_a_diff[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(4),
      O => \dac_a_diff[7]_i_5_n_0\
    );
\dac_a_diff_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_a_diff_reg[7]_i_1_n_0\,
      CO(3) => \dac_a_diff_reg[11]_i_1_n_0\,
      CO(2) => \dac_a_diff_reg[11]_i_1_n_1\,
      CO(1) => \dac_a_diff_reg[11]_i_1_n_2\,
      CO(0) => \dac_a_diff_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_a_diff[11]_i_2_n_0\,
      DI(2) => \dac_a_diff[11]_i_3_n_0\,
      DI(1) => \dac_a_diff[11]_i_4_n_0\,
      DI(0) => \dac_a_diff[11]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(11 downto 8),
      S(3 downto 0) => \dac_a_diff_reg[11]\(3 downto 0)
    );
\dac_a_diff_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_a_diff_reg[11]_i_1_n_0\,
      CO(3) => \NLW_dac_a_diff_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dac_a_diff_reg[15]_i_1_n_1\,
      CO(1) => \dac_a_diff_reg[15]_i_1_n_2\,
      CO(0) => \dac_a_diff_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dac_a_diff[15]_i_2_n_0\,
      DI(1) => \dac_a_diff[15]_i_3_n_0\,
      DI(0) => \dac_a_diff[15]_i_4_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(15 downto 12),
      S(3 downto 0) => \dac_a_diff_reg[15]\(3 downto 0)
    );
\dac_a_diff_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_a_diff_reg[3]_i_1_n_0\,
      CO(2) => \dac_a_diff_reg[3]_i_1_n_1\,
      CO(1) => \dac_a_diff_reg[3]_i_1_n_2\,
      CO(0) => \dac_a_diff_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \dac_a_diff[3]_i_2_n_0\,
      DI(2) => \dac_a_diff[3]_i_3_n_0\,
      DI(1) => \dac_a_diff[3]_i_4_n_0\,
      DI(0) => \dac_a_diff[3]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\dac_a_diff_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_a_diff_reg[3]_i_1_n_0\,
      CO(3) => \dac_a_diff_reg[7]_i_1_n_0\,
      CO(2) => \dac_a_diff_reg[7]_i_1_n_1\,
      CO(1) => \dac_a_diff_reg[7]_i_1_n_2\,
      CO(0) => \dac_a_diff_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_a_diff[7]_i_2_n_0\,
      DI(2) => \dac_a_diff[7]_i_3_n_0\,
      DI(1) => \dac_a_diff[7]_i_4_n_0\,
      DI(0) => \dac_a_diff[7]_i_5_n_0\,
      O(3 downto 0) => \m_axis_tdata_reg[14]_0\(7 downto 4),
      S(3 downto 0) => \dac_a_diff_reg[7]\(3 downto 0)
    );
\dac_data_cha_o[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(0),
      O => dac_data_cha_o(0)
    );
\dac_data_cha_o[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(10),
      O => dac_data_cha_o(10)
    );
\dac_data_cha_o[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(11),
      O => dac_data_cha_o(11)
    );
\dac_data_cha_o[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(12),
      O => dac_data_cha_o(12)
    );
\dac_data_cha_o[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(13),
      O => dac_data_cha_o(13)
    );
\dac_data_cha_o[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(14),
      O => dac_data_cha_o(14)
    );
\dac_data_cha_o[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(15),
      O => dac_data_cha_o(15)
    );
\dac_data_cha_o[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(1),
      O => dac_data_cha_o(1)
    );
\dac_data_cha_o[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(2),
      O => dac_data_cha_o(2)
    );
\dac_data_cha_o[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(3),
      O => dac_data_cha_o(3)
    );
\dac_data_cha_o[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(4),
      O => dac_data_cha_o(4)
    );
\dac_data_cha_o[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(5),
      O => dac_data_cha_o(5)
    );
\dac_data_cha_o[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(6),
      O => dac_data_cha_o(6)
    );
\dac_data_cha_o[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(7),
      O => dac_data_cha_o(7)
    );
\dac_data_cha_o[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(8),
      O => dac_data_cha_o(8)
    );
\dac_data_cha_o[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => cfg_loopback_cha,
      I2 => \dac_a_r_reg[15]\(9),
      O => dac_data_cha_o(9)
    );
dac_mult_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => dac_mult_reg(1),
      I1 => dac_mult_reg(0),
      I2 => dac_mult_reg(4),
      I3 => \^q\(15),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => B(15)
    );
dac_mult_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_25_n_0,
      I1 => dac_mult_reg_i_24_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(6)
    );
dac_mult_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_26_n_0,
      I1 => dac_mult_reg_i_25_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(5)
    );
dac_mult_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => dac_mult_reg_i_27_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_28_n_0,
      I3 => dac_mult_reg_i_26_n_0,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(4)
    );
dac_mult_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => dac_mult_reg_i_27_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_28_n_0,
      I3 => dac_mult_reg_i_29_n_0,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(3)
    );
dac_mult_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00B8B8"
    )
        port map (
      I0 => dac_mult_reg_i_28_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_30_n_0,
      I3 => dac_mult_reg_i_29_n_0,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(2)
    );
dac_mult_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => dac_mult_reg_i_28_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_30_n_0,
      I3 => dac_mult_reg_i_31_n_0,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(1)
    );
dac_mult_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8BB88"
    )
        port map (
      I0 => dac_mult_reg_i_31_n_0,
      I1 => dac_mult_reg(0),
      I2 => dac_mult_reg_i_30_n_0,
      I3 => dac_mult_reg_i_32_n_0,
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg(4),
      O => B(0)
    );
dac_mult_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020300"
    )
        port map (
      I0 => \^q\(15),
      I1 => dac_mult_reg(2),
      I2 => dac_mult_reg(3),
      I3 => \^q\(13),
      I4 => dac_mult_reg(1),
      O => dac_mult_reg_i_18_n_0
    );
dac_mult_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020300"
    )
        port map (
      I0 => \^q\(14),
      I1 => dac_mult_reg(2),
      I2 => dac_mult_reg(3),
      I3 => \^q\(12),
      I4 => dac_mult_reg(1),
      O => dac_mult_reg_i_19_n_0
    );
dac_mult_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C00088"
    )
        port map (
      I0 => \^q\(14),
      I1 => dac_mult_reg_0,
      I2 => \^q\(15),
      I3 => dac_mult_reg(4),
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(1),
      O => B(14)
    );
dac_mult_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003300B8B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => dac_mult_reg(1),
      I2 => \^q\(11),
      I3 => \^q\(15),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => dac_mult_reg_i_20_n_0
    );
dac_mult_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003300B8B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => dac_mult_reg(1),
      I2 => \^q\(10),
      I3 => \^q\(14),
      I4 => dac_mult_reg(2),
      I5 => dac_mult_reg(3),
      O => dac_mult_reg_i_21_n_0
    );
dac_mult_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(15),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg_i_33_n_0,
      O => dac_mult_reg_i_22_n_0
    );
dac_mult_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(14),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg_i_34_n_0,
      O => dac_mult_reg_i_23_n_0
    );
dac_mult_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg_i_35_n_0,
      O => dac_mult_reg_i_24_n_0
    );
dac_mult_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CAFFFF00CA0000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(12),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      I4 => dac_mult_reg(1),
      I5 => dac_mult_reg_i_27_n_0,
      O => dac_mult_reg_i_25_n_0
    );
dac_mult_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_mult_reg_i_35_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_36_n_0,
      O => dac_mult_reg_i_26_n_0
    );
dac_mult_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => dac_mult_reg_i_27_n_0
    );
dac_mult_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(8),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => dac_mult_reg_i_28_n_0
    );
dac_mult_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_mult_reg_i_36_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_37_n_0,
      O => dac_mult_reg_i_29_n_0
    );
dac_mult_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000808FF00"
    )
        port map (
      I0 => dac_mult_reg_0,
      I1 => \^q\(14),
      I2 => dac_mult_reg(1),
      I3 => dac_mult_reg_i_18_n_0,
      I4 => dac_mult_reg(0),
      I5 => dac_mult_reg(4),
      O => B(13)
    );
dac_mult_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(2),
      I2 => dac_mult_reg(2),
      I3 => \^q\(14),
      I4 => dac_mult_reg(3),
      I5 => \^q\(6),
      O => dac_mult_reg_i_30_n_0
    );
dac_mult_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_mult_reg_i_37_n_0,
      I1 => dac_mult_reg(1),
      I2 => dac_mult_reg_i_38_n_0,
      O => dac_mult_reg_i_31_n_0
    );
dac_mult_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(0),
      I2 => dac_mult_reg(2),
      I3 => \^q\(12),
      I4 => dac_mult_reg(3),
      I5 => \^q\(4),
      O => dac_mult_reg_i_32_n_0
    );
dac_mult_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      O => dac_mult_reg_i_33_n_0
    );
dac_mult_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(12),
      I2 => dac_mult_reg(2),
      I3 => dac_mult_reg(3),
      O => dac_mult_reg_i_34_n_0
    );
dac_mult_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(7),
      I2 => \^q\(11),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => dac_mult_reg_i_35_n_0
    );
dac_mult_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(5),
      I2 => \^q\(9),
      I3 => dac_mult_reg(2),
      I4 => dac_mult_reg(3),
      O => dac_mult_reg_i_36_n_0
    );
dac_mult_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(3),
      I2 => dac_mult_reg(2),
      I3 => \^q\(15),
      I4 => dac_mult_reg(3),
      I5 => \^q\(7),
      O => dac_mult_reg_i_37_n_0
    );
dac_mult_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => dac_mult_reg(2),
      I3 => \^q\(13),
      I4 => dac_mult_reg(3),
      I5 => \^q\(5),
      O => dac_mult_reg_i_38_n_0
    );
dac_mult_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_19_n_0,
      I1 => dac_mult_reg_i_18_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(12)
    );
dac_mult_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_20_n_0,
      I1 => dac_mult_reg_i_19_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(11)
    );
dac_mult_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_21_n_0,
      I1 => dac_mult_reg_i_20_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(10)
    );
dac_mult_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_22_n_0,
      I1 => dac_mult_reg_i_21_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(9)
    );
dac_mult_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_23_n_0,
      I1 => dac_mult_reg_i_22_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(8)
    );
dac_mult_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => dac_mult_reg_i_24_n_0,
      I1 => dac_mult_reg_i_23_n_0,
      I2 => dac_mult_reg(0),
      I3 => dac_mult_reg(4),
      O => B(7)
    );
\dac_rp_curr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => first_full,
      I1 => fifo_empty_r,
      O => p_0_in
    );
\dac_rp_curr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(2),
      I1 => dac_rp_curr_reg(3),
      O => \dac_rp_curr[0]_i_3_n_0\
    );
\dac_rp_curr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(1),
      I1 => dac_rp_curr_reg(2),
      O => \dac_rp_curr[0]_i_4_n_0\
    );
\dac_rp_curr[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(0),
      I1 => dac_rp_curr_reg(1),
      O => \dac_rp_curr[0]_i_5_n_0\
    );
\dac_rp_curr[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(14),
      I1 => dac_rp_curr_reg(15),
      O => \dac_rp_curr[12]_i_2__1_n_0\
    );
\dac_rp_curr[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(13),
      I1 => dac_rp_curr_reg(14),
      O => \dac_rp_curr[12]_i_3_n_0\
    );
\dac_rp_curr[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(12),
      I1 => dac_rp_curr_reg(13),
      O => \dac_rp_curr[12]_i_4_n_0\
    );
\dac_rp_curr[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(11),
      I1 => dac_rp_curr_reg(12),
      O => \dac_rp_curr[12]_i_5_n_0\
    );
\dac_rp_curr[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(18),
      I1 => dac_rp_curr_reg(19),
      O => \dac_rp_curr[16]_i_2__1_n_0\
    );
\dac_rp_curr[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(17),
      I1 => dac_rp_curr_reg(18),
      O => \dac_rp_curr[16]_i_3_n_0\
    );
\dac_rp_curr[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(16),
      I1 => dac_rp_curr_reg(17),
      O => \dac_rp_curr[16]_i_4_n_0\
    );
\dac_rp_curr[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(15),
      I1 => dac_rp_curr_reg(16),
      O => \dac_rp_curr[16]_i_5_n_0\
    );
\dac_rp_curr[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(6),
      I1 => dac_rp_curr_reg(7),
      O => \dac_rp_curr[4]_i_2__1_n_0\
    );
\dac_rp_curr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(5),
      I1 => dac_rp_curr_reg(6),
      O => \dac_rp_curr[4]_i_3_n_0\
    );
\dac_rp_curr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(4),
      I1 => dac_rp_curr_reg(5),
      O => \dac_rp_curr[4]_i_4_n_0\
    );
\dac_rp_curr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(3),
      I1 => dac_rp_curr_reg(4),
      O => \dac_rp_curr[4]_i_5_n_0\
    );
\dac_rp_curr[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(10),
      I1 => dac_rp_curr_reg(11),
      O => \dac_rp_curr[8]_i_2__1_n_0\
    );
\dac_rp_curr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(9),
      I1 => dac_rp_curr_reg(10),
      O => \dac_rp_curr[8]_i_3_n_0\
    );
\dac_rp_curr[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(8),
      I1 => dac_rp_curr_reg(9),
      O => \dac_rp_curr[8]_i_4_n_0\
    );
\dac_rp_curr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(7),
      I1 => dac_rp_curr_reg(8),
      O => \dac_rp_curr[8]_i_5_n_0\
    );
\dac_rp_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2_n_7\,
      Q => dac_rp_curr_reg(0),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_rp_curr_reg[0]_i_2_n_0\,
      CO(2) => \dac_rp_curr_reg[0]_i_2_n_1\,
      CO(1) => \dac_rp_curr_reg[0]_i_2_n_2\,
      CO(0) => \dac_rp_curr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \dac_rp_curr_reg[19]_0\(2 downto 0),
      DI(0) => '0',
      O(3) => \dac_rp_curr_reg[0]_i_2_n_4\,
      O(2) => \dac_rp_curr_reg[0]_i_2_n_5\,
      O(1) => \dac_rp_curr_reg[0]_i_2_n_6\,
      O(0) => \dac_rp_curr_reg[0]_i_2_n_7\,
      S(3) => \dac_rp_curr[0]_i_3_n_0\,
      S(2) => \dac_rp_curr[0]_i_4_n_0\,
      S(1) => \dac_rp_curr[0]_i_5_n_0\,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1_n_5\,
      Q => dac_rp_curr_reg(10),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1_n_4\,
      Q => dac_rp_curr_reg(11),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1_n_7\,
      Q => dac_rp_curr_reg(12),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[8]_i_1_n_0\,
      CO(3) => \dac_rp_curr_reg[12]_i_1_n_0\,
      CO(2) => \dac_rp_curr_reg[12]_i_1_n_1\,
      CO(1) => \dac_rp_curr_reg[12]_i_1_n_2\,
      CO(0) => \dac_rp_curr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(14 downto 11),
      O(3) => \dac_rp_curr_reg[12]_i_1_n_4\,
      O(2) => \dac_rp_curr_reg[12]_i_1_n_5\,
      O(1) => \dac_rp_curr_reg[12]_i_1_n_6\,
      O(0) => \dac_rp_curr_reg[12]_i_1_n_7\,
      S(3) => \dac_rp_curr[12]_i_2__1_n_0\,
      S(2) => \dac_rp_curr[12]_i_3_n_0\,
      S(1) => \dac_rp_curr[12]_i_4_n_0\,
      S(0) => \dac_rp_curr[12]_i_5_n_0\
    );
\dac_rp_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1_n_6\,
      Q => dac_rp_curr_reg(13),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1_n_5\,
      Q => dac_rp_curr_reg(14),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[12]_i_1_n_4\,
      Q => dac_rp_curr_reg(15),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1_n_7\,
      Q => dac_rp_curr_reg(16),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[12]_i_1_n_0\,
      CO(3) => \NLW_dac_rp_curr_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_curr_reg[16]_i_1_n_1\,
      CO(1) => \dac_rp_curr_reg[16]_i_1_n_2\,
      CO(0) => \dac_rp_curr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \dac_rp_curr_reg[19]_0\(17 downto 15),
      O(3) => \dac_rp_curr_reg[16]_i_1_n_4\,
      O(2) => \dac_rp_curr_reg[16]_i_1_n_5\,
      O(1) => \dac_rp_curr_reg[16]_i_1_n_6\,
      O(0) => \dac_rp_curr_reg[16]_i_1_n_7\,
      S(3) => \dac_rp_curr[16]_i_2__1_n_0\,
      S(2) => \dac_rp_curr[16]_i_3_n_0\,
      S(1) => \dac_rp_curr[16]_i_4_n_0\,
      S(0) => \dac_rp_curr[16]_i_5_n_0\
    );
\dac_rp_curr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1_n_6\,
      Q => dac_rp_curr_reg(17),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1_n_5\,
      Q => dac_rp_curr_reg(18),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[16]_i_1_n_4\,
      Q => dac_rp_curr_reg(19),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2_n_6\,
      Q => dac_rp_curr_reg(1),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2_n_5\,
      Q => dac_rp_curr_reg(2),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[0]_i_2_n_4\,
      Q => dac_rp_curr_reg(3),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1_n_7\,
      Q => dac_rp_curr_reg(4),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[0]_i_2_n_0\,
      CO(3) => \dac_rp_curr_reg[4]_i_1_n_0\,
      CO(2) => \dac_rp_curr_reg[4]_i_1_n_1\,
      CO(1) => \dac_rp_curr_reg[4]_i_1_n_2\,
      CO(0) => \dac_rp_curr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(6 downto 3),
      O(3) => \dac_rp_curr_reg[4]_i_1_n_4\,
      O(2) => \dac_rp_curr_reg[4]_i_1_n_5\,
      O(1) => \dac_rp_curr_reg[4]_i_1_n_6\,
      O(0) => \dac_rp_curr_reg[4]_i_1_n_7\,
      S(3) => \dac_rp_curr[4]_i_2__1_n_0\,
      S(2) => \dac_rp_curr[4]_i_3_n_0\,
      S(1) => \dac_rp_curr[4]_i_4_n_0\,
      S(0) => \dac_rp_curr[4]_i_5_n_0\
    );
\dac_rp_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1_n_6\,
      Q => dac_rp_curr_reg(5),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1_n_5\,
      Q => dac_rp_curr_reg(6),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[4]_i_1_n_4\,
      Q => dac_rp_curr_reg(7),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1_n_7\,
      Q => dac_rp_curr_reg(8),
      R => first_full_reg_0
    );
\dac_rp_curr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_curr_reg[4]_i_1_n_0\,
      CO(3) => \dac_rp_curr_reg[8]_i_1_n_0\,
      CO(2) => \dac_rp_curr_reg[8]_i_1_n_1\,
      CO(1) => \dac_rp_curr_reg[8]_i_1_n_2\,
      CO(0) => \dac_rp_curr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dac_rp_curr_reg[19]_0\(10 downto 7),
      O(3) => \dac_rp_curr_reg[8]_i_1_n_4\,
      O(2) => \dac_rp_curr_reg[8]_i_1_n_5\,
      O(1) => \dac_rp_curr_reg[8]_i_1_n_6\,
      O(0) => \dac_rp_curr_reg[8]_i_1_n_7\,
      S(3) => \dac_rp_curr[8]_i_2__1_n_0\,
      S(2) => \dac_rp_curr[8]_i_3_n_0\,
      S(1) => \dac_rp_curr[8]_i_4_n_0\,
      S(0) => \dac_rp_curr[8]_i_5_n_0\
    );
\dac_rp_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \dac_rp_curr_reg[8]_i_1_n_6\,
      Q => dac_rp_curr_reg(9),
      R => first_full_reg_0
    );
dac_rp_next_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_rp_next_carry_n_0,
      CO(2) => dac_rp_next_carry_n_1,
      CO(1) => dac_rp_next_carry_n_2,
      CO(0) => dac_rp_next_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => dac_rp_curr_reg(3 downto 1),
      DI(0) => '0',
      O(3) => dac_rp_next_carry_n_4,
      O(2) => dac_rp_next_carry_n_5,
      O(1) => dac_rp_next_carry_n_6,
      O(0) => NLW_dac_rp_next_carry_O_UNCONNECTED(0),
      S(3) => dac_rp_next_carry_i_1_n_0,
      S(2) => dac_rp_next_carry_i_2_n_0,
      S(1) => dac_rp_next_carry_i_3_n_0,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_next_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_rp_next_carry_n_0,
      CO(3) => \dac_rp_next_carry__0_n_0\,
      CO(2) => \dac_rp_next_carry__0_n_1\,
      CO(1) => \dac_rp_next_carry__0_n_2\,
      CO(0) => \dac_rp_next_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(7 downto 4),
      O(3) => \dac_rp_next_carry__0_n_4\,
      O(2) => \dac_rp_next_carry__0_n_5\,
      O(1) => \dac_rp_next_carry__0_n_6\,
      O(0) => \dac_rp_next_carry__0_n_7\,
      S(3) => \dac_rp_next_carry__0_i_1_n_0\,
      S(2) => \dac_rp_next_carry__0_i_2_n_0\,
      S(1) => \dac_rp_next_carry__0_i_3_n_0\,
      S(0) => \dac_rp_next_carry__0_i_4_n_0\
    );
\dac_rp_next_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(7),
      I1 => \dac_rp_curr_reg[19]_0\(6),
      O => \dac_rp_next_carry__0_i_1_n_0\
    );
\dac_rp_next_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(6),
      I1 => \dac_rp_curr_reg[19]_0\(5),
      O => \dac_rp_next_carry__0_i_2_n_0\
    );
\dac_rp_next_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(5),
      I1 => \dac_rp_curr_reg[19]_0\(4),
      O => \dac_rp_next_carry__0_i_3_n_0\
    );
\dac_rp_next_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(4),
      I1 => \dac_rp_curr_reg[19]_0\(3),
      O => \dac_rp_next_carry__0_i_4_n_0\
    );
\dac_rp_next_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__0_n_0\,
      CO(3) => \dac_rp_next_carry__1_n_0\,
      CO(2) => \dac_rp_next_carry__1_n_1\,
      CO(1) => \dac_rp_next_carry__1_n_2\,
      CO(0) => \dac_rp_next_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(11 downto 8),
      O(3) => \dac_rp_next_carry__1_n_4\,
      O(2) => \dac_rp_next_carry__1_n_5\,
      O(1) => \dac_rp_next_carry__1_n_6\,
      O(0) => \dac_rp_next_carry__1_n_7\,
      S(3) => \dac_rp_next_carry__1_i_1_n_0\,
      S(2) => \dac_rp_next_carry__1_i_2_n_0\,
      S(1) => \dac_rp_next_carry__1_i_3_n_0\,
      S(0) => \dac_rp_next_carry__1_i_4_n_0\
    );
\dac_rp_next_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(11),
      I1 => \dac_rp_curr_reg[19]_0\(10),
      O => \dac_rp_next_carry__1_i_1_n_0\
    );
\dac_rp_next_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(10),
      I1 => \dac_rp_curr_reg[19]_0\(9),
      O => \dac_rp_next_carry__1_i_2_n_0\
    );
\dac_rp_next_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(9),
      I1 => \dac_rp_curr_reg[19]_0\(8),
      O => \dac_rp_next_carry__1_i_3_n_0\
    );
\dac_rp_next_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(8),
      I1 => \dac_rp_curr_reg[19]_0\(7),
      O => \dac_rp_next_carry__1_i_4_n_0\
    );
\dac_rp_next_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__1_n_0\,
      CO(3) => \dac_rp_next_carry__2_n_0\,
      CO(2) => \dac_rp_next_carry__2_n_1\,
      CO(1) => \dac_rp_next_carry__2_n_2\,
      CO(0) => \dac_rp_next_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_rp_curr_reg(15 downto 12),
      O(3) => \dac_rp_next_carry__2_n_4\,
      O(2) => \dac_rp_next_carry__2_n_5\,
      O(1) => \dac_rp_next_carry__2_n_6\,
      O(0) => \dac_rp_next_carry__2_n_7\,
      S(3) => \dac_rp_next_carry__2_i_1_n_0\,
      S(2) => \dac_rp_next_carry__2_i_2_n_0\,
      S(1) => \dac_rp_next_carry__2_i_3_n_0\,
      S(0) => \dac_rp_next_carry__2_i_4_n_0\
    );
\dac_rp_next_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(15),
      I1 => \dac_rp_curr_reg[19]_0\(14),
      O => \dac_rp_next_carry__2_i_1_n_0\
    );
\dac_rp_next_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(14),
      I1 => \dac_rp_curr_reg[19]_0\(13),
      O => \dac_rp_next_carry__2_i_2_n_0\
    );
\dac_rp_next_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(13),
      I1 => \dac_rp_curr_reg[19]_0\(12),
      O => \dac_rp_next_carry__2_i_3_n_0\
    );
\dac_rp_next_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(12),
      I1 => \dac_rp_curr_reg[19]_0\(11),
      O => \dac_rp_next_carry__2_i_4_n_0\
    );
\dac_rp_next_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_carry__2_n_0\,
      CO(3) => \NLW_dac_rp_next_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_next_carry__3_n_1\,
      CO(1) => \dac_rp_next_carry__3_n_2\,
      CO(0) => \dac_rp_next_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dac_rp_curr_reg(18 downto 16),
      O(3) => dac_rp_next(19),
      O(2) => \dac_rp_next_carry__3_n_5\,
      O(1) => \dac_rp_next_carry__3_n_6\,
      O(0) => \dac_rp_next_carry__3_n_7\,
      S(3) => \dac_rp_next_carry__3_i_1_n_0\,
      S(2) => \dac_rp_next_carry__3_i_2_n_0\,
      S(1) => \dac_rp_next_carry__3_i_3_n_0\,
      S(0) => \dac_rp_next_carry__3_i_4_n_0\
    );
\dac_rp_next_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_curr_reg[19]_0\(18),
      I1 => dac_rp_curr_reg(19),
      O => \dac_rp_next_carry__3_i_1_n_0\
    );
\dac_rp_next_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(18),
      I1 => \dac_rp_curr_reg[19]_0\(17),
      O => \dac_rp_next_carry__3_i_2_n_0\
    );
\dac_rp_next_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(17),
      I1 => \dac_rp_curr_reg[19]_0\(16),
      O => \dac_rp_next_carry__3_i_3_n_0\
    );
\dac_rp_next_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(16),
      I1 => \dac_rp_curr_reg[19]_0\(15),
      O => \dac_rp_next_carry__3_i_4_n_0\
    );
dac_rp_next_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(3),
      I1 => \dac_rp_curr_reg[19]_0\(2),
      O => dac_rp_next_carry_i_1_n_0
    );
dac_rp_next_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(2),
      I1 => \dac_rp_curr_reg[19]_0\(1),
      O => dac_rp_next_carry_i_2_n_0
    );
dac_rp_next_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_curr_reg(1),
      I1 => \dac_rp_curr_reg[19]_0\(0),
      O => dac_rp_next_carry_i_3_n_0
    );
dac_rp_next_next_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dac_rp_next_next_carry_n_0,
      CO(2) => dac_rp_next_next_carry_n_1,
      CO(1) => dac_rp_next_next_carry_n_2,
      CO(0) => dac_rp_next_next_carry_n_3,
      CYINIT => '0',
      DI(3) => dac_rp_next_carry_n_4,
      DI(2) => dac_rp_next_carry_n_5,
      DI(1) => dac_rp_next_carry_n_6,
      DI(0) => '0',
      O(3 downto 0) => NLW_dac_rp_next_next_carry_O_UNCONNECTED(3 downto 0),
      S(3) => dac_rp_next_next_carry_i_1_n_0,
      S(2) => dac_rp_next_next_carry_i_2_n_0,
      S(1) => dac_rp_next_next_carry_i_3_n_0,
      S(0) => dac_rp_curr_reg(0)
    );
\dac_rp_next_next_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dac_rp_next_next_carry_n_0,
      CO(3) => \dac_rp_next_next_carry__0_n_0\,
      CO(2) => \dac_rp_next_next_carry__0_n_1\,
      CO(1) => \dac_rp_next_next_carry__0_n_2\,
      CO(0) => \dac_rp_next_next_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__0_n_4\,
      DI(2) => \dac_rp_next_carry__0_n_5\,
      DI(1) => \dac_rp_next_carry__0_n_6\,
      DI(0) => \dac_rp_next_carry__0_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__0_i_1_n_0\,
      S(2) => \dac_rp_next_next_carry__0_i_2_n_0\,
      S(1) => \dac_rp_next_next_carry__0_i_3_n_0\,
      S(0) => \dac_rp_next_next_carry__0_i_4_n_0\
    );
\dac_rp_next_next_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(6),
      O => \dac_rp_next_next_carry__0_i_1_n_0\
    );
\dac_rp_next_next_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(5),
      O => \dac_rp_next_next_carry__0_i_2_n_0\
    );
\dac_rp_next_next_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(4),
      O => \dac_rp_next_next_carry__0_i_3_n_0\
    );
\dac_rp_next_next_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__0_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(3),
      O => \dac_rp_next_next_carry__0_i_4_n_0\
    );
\dac_rp_next_next_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__0_n_0\,
      CO(3) => \dac_rp_next_next_carry__1_n_0\,
      CO(2) => \dac_rp_next_next_carry__1_n_1\,
      CO(1) => \dac_rp_next_next_carry__1_n_2\,
      CO(0) => \dac_rp_next_next_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__1_n_4\,
      DI(2) => \dac_rp_next_carry__1_n_5\,
      DI(1) => \dac_rp_next_carry__1_n_6\,
      DI(0) => \dac_rp_next_carry__1_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__1_i_1_n_0\,
      S(2) => \dac_rp_next_next_carry__1_i_2_n_0\,
      S(1) => \dac_rp_next_next_carry__1_i_3_n_0\,
      S(0) => \dac_rp_next_next_carry__1_i_4_n_0\
    );
\dac_rp_next_next_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(10),
      O => \dac_rp_next_next_carry__1_i_1_n_0\
    );
\dac_rp_next_next_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(9),
      O => \dac_rp_next_next_carry__1_i_2_n_0\
    );
\dac_rp_next_next_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(8),
      O => \dac_rp_next_next_carry__1_i_3_n_0\
    );
\dac_rp_next_next_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__1_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(7),
      O => \dac_rp_next_next_carry__1_i_4_n_0\
    );
\dac_rp_next_next_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__1_n_0\,
      CO(3) => \dac_rp_next_next_carry__2_n_0\,
      CO(2) => \dac_rp_next_next_carry__2_n_1\,
      CO(1) => \dac_rp_next_next_carry__2_n_2\,
      CO(0) => \dac_rp_next_next_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \dac_rp_next_carry__2_n_4\,
      DI(2) => \dac_rp_next_carry__2_n_5\,
      DI(1) => \dac_rp_next_carry__2_n_6\,
      DI(0) => \dac_rp_next_carry__2_n_7\,
      O(3 downto 0) => \NLW_dac_rp_next_next_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \dac_rp_next_next_carry__2_i_1_n_0\,
      S(2) => \dac_rp_next_next_carry__2_i_2_n_0\,
      S(1) => \dac_rp_next_next_carry__2_i_3_n_0\,
      S(0) => \dac_rp_next_next_carry__2_i_4_n_0\
    );
\dac_rp_next_next_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_4\,
      I1 => \dac_rp_curr_reg[19]_0\(14),
      O => \dac_rp_next_next_carry__2_i_1_n_0\
    );
\dac_rp_next_next_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(13),
      O => \dac_rp_next_next_carry__2_i_2_n_0\
    );
\dac_rp_next_next_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(12),
      O => \dac_rp_next_next_carry__2_i_3_n_0\
    );
\dac_rp_next_next_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__2_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(11),
      O => \dac_rp_next_next_carry__2_i_4_n_0\
    );
\dac_rp_next_next_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_rp_next_next_carry__2_n_0\,
      CO(3) => \NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \dac_rp_next_next_carry__3_n_1\,
      CO(1) => \dac_rp_next_next_carry__3_n_2\,
      CO(0) => \dac_rp_next_next_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dac_rp_next_carry__3_n_5\,
      DI(1) => \dac_rp_next_carry__3_n_6\,
      DI(0) => \dac_rp_next_carry__3_n_7\,
      O(3) => dac_rp_next_next(19),
      O(2 downto 0) => \NLW_dac_rp_next_next_carry__3_O_UNCONNECTED\(2 downto 0),
      S(3) => \dac_rp_next_next_carry__3_i_1_n_0\,
      S(2) => \dac_rp_next_next_carry__3_i_2_n_0\,
      S(1) => \dac_rp_next_next_carry__3_i_3_n_0\,
      S(0) => \dac_rp_next_next_carry__3_i_4_n_0\
    );
\dac_rp_next_next_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next(19),
      I1 => \dac_rp_curr_reg[19]_0\(18),
      O => \dac_rp_next_next_carry__3_i_1_n_0\
    );
\dac_rp_next_next_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_5\,
      I1 => \dac_rp_curr_reg[19]_0\(17),
      O => \dac_rp_next_next_carry__3_i_2_n_0\
    );
\dac_rp_next_next_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_6\,
      I1 => \dac_rp_curr_reg[19]_0\(16),
      O => \dac_rp_next_next_carry__3_i_3_n_0\
    );
\dac_rp_next_next_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_rp_next_carry__3_n_7\,
      I1 => \dac_rp_curr_reg[19]_0\(15),
      O => \dac_rp_next_next_carry__3_i_4_n_0\
    );
dac_rp_next_next_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_4,
      I1 => \dac_rp_curr_reg[19]_0\(2),
      O => dac_rp_next_next_carry_i_1_n_0
    );
dac_rp_next_next_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_5,
      I1 => \dac_rp_curr_reg[19]_0\(1),
      O => dac_rp_next_next_carry_i_2_n_0
    );
dac_rp_next_next_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dac_rp_next_carry_n_6,
      I1 => \dac_rp_curr_reg[19]_0\(0),
      O => dac_rp_next_next_carry_i_3_n_0
    );
fifo_empty_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => empty,
      Q => fifo_empty_r,
      R => '0'
    );
fifo_re_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0060"
    )
        port map (
      I0 => dac_rp_next(19),
      I1 => dac_rp_next_next(19),
      I2 => first_full,
      I3 => fifo_empty_r,
      I4 => empty,
      O => fifo_re0
    );
first_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^fifo_full0__11\,
      I1 => empty,
      I2 => first_full,
      O => first_full_i_1_n_0
    );
first_full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => first_full_i_1_n_0,
      Q => first_full,
      R => first_full_reg_0
    );
\full_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => full,
      I1 => wr_data_count(8),
      I2 => wr_data_count(11),
      I3 => wr_data_count(10),
      I4 => wr_data_count(9),
      I5 => \full_cnt[7]_i_7_n_0\,
      O => \^fifo_full0__11\
    );
\full_cnt[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wr_data_count(4),
      I1 => wr_data_count(5),
      I2 => wr_data_count(6),
      I3 => wr_data_count(7),
      I4 => \full_cnt[7]_i_8_n_0\,
      O => \full_cnt[7]_i_7_n_0\
    );
\full_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_data_count(1),
      I1 => wr_data_count(0),
      I2 => wr_data_count(3),
      I3 => wr_data_count(2),
      O => \full_cnt[7]_i_8_n_0\
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(0),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(0),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(0),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(0),
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(10),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(10),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(10),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(10),
      O => \m_axis_tdata[10]_i_1_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(11),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(11),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(11),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(11),
      O => \m_axis_tdata[11]_i_1_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(12),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(12),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(12),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(12),
      O => \m_axis_tdata[12]_i_1_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(13),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(13),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(13),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(13),
      O => \m_axis_tdata[13]_i_1_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(14),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(14),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(14),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(14),
      O => \m_axis_tdata[14]_i_1_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(15),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(15),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(15),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(15),
      O => \m_axis_tdata[15]_i_1_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(1),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(1),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(1),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(1),
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(2),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(2),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(2),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(2),
      O => \m_axis_tdata[2]_i_1_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(3),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(3),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(3),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(3),
      O => \m_axis_tdata[3]_i_1_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(4),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(4),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(4),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(4),
      O => \m_axis_tdata[4]_i_1_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(5),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(5),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(5),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(5),
      O => \m_axis_tdata[5]_i_1_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(6),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(6),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(6),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(6),
      O => \m_axis_tdata[6]_i_1_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(7),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(7),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(7),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(7),
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(8),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(8),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(8),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(8),
      O => \m_axis_tdata[8]_i_1_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \read_decoder[1].samp_buf_reg[1]_2\(9),
      I1 => \read_decoder[0].samp_buf_reg[0]_3\(9),
      I2 => \read_decoder[3].samp_buf_reg[3]_0\(9),
      I3 => dac_rp_curr_reg(18),
      I4 => dac_rp_curr_reg(17),
      I5 => \read_decoder[2].samp_buf_reg[2]_1\(9),
      O => \m_axis_tdata[9]_i_1_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => rst_n,
      D => \m_axis_tdata[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(0),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(0),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(10),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(10),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(11),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(11),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(12),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(12),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(13),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(13),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(14),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(14),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(15),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(15),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(1),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(1),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(2),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(2),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(3),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(3),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(4),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(4),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(5),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(5),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(6),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(6),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(7),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(7),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(8),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(8),
      R => '0'
    );
\read_decoder[0].samp_buf_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(9),
      Q => \read_decoder[0].samp_buf_reg[0]_3\(9),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(16),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(0),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(26),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(10),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(27),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(11),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(28),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(12),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(29),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(13),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(30),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(14),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(31),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(15),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(17),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(1),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(18),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(2),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(19),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(3),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(20),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(4),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(21),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(5),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(22),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(6),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(23),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(7),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(24),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(8),
      R => '0'
    );
\read_decoder[1].samp_buf_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(25),
      Q => \read_decoder[1].samp_buf_reg[1]_2\(9),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(32),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(0),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(42),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(10),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(43),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(11),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(44),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(12),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(45),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(13),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(46),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(14),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(47),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(15),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(33),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(1),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(34),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(2),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(35),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(3),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(36),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(4),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(37),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(5),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(38),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(6),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(39),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(7),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(40),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(8),
      R => '0'
    );
\read_decoder[2].samp_buf_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(41),
      Q => \read_decoder[2].samp_buf_reg[2]_1\(9),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(48),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(0),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(58),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(10),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(59),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(11),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(60),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(12),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(61),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(13),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(62),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(14),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(63),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(15),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(49),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(1),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(50),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(2),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(51),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(3),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(52),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(4),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(53),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(5),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(54),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(6),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(55),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(7),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(56),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(8),
      R => '0'
    );
\read_decoder[3].samp_buf_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout(57),
      Q => \read_decoder[3].samp_buf_reg[3]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair66";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(10),
      I1 => \dest_graysync_ff[3]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(9),
      I5 => \dest_graysync_ff[3]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(11),
      I2 => \dest_graysync_ff[3]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair8";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(10),
      I1 => \dest_graysync_ff[3]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(9),
      I5 => \dest_graysync_ff[3]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(11),
      I2 => \dest_graysync_ff[3]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair13";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(10),
      I1 => \dest_graysync_ff[3]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(9),
      I5 => \dest_graysync_ff[3]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(11),
      I2 => \dest_graysync_ff[3]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair61";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(10),
      I1 => \dest_graysync_ff[3]\(11),
      O => binval(10)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => binval(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => binval(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => binval(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => binval(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \dest_graysync_ff[3]\(10),
      I3 => \dest_graysync_ff[3]\(11),
      I4 => \dest_graysync_ff[3]\(9),
      I5 => \dest_graysync_ff[3]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \dest_graysync_ff[3]\(9),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(10),
      I4 => \dest_graysync_ff[3]\(8),
      O => binval(7)
    );
\dest_out_bin_ff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \dest_graysync_ff[3]\(10),
      I2 => \dest_graysync_ff[3]\(11),
      I3 => \dest_graysync_ff[3]\(9),
      O => binval(8)
    );
\dest_out_bin_ff[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(9),
      I1 => \dest_graysync_ff[3]\(11),
      I2 => \dest_graysync_ff[3]\(10),
      O => binval(9)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(10),
      Q => dest_out_bin(10),
      R => '0'
    );
\dest_out_bin_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(11),
      Q => dest_out_bin(11),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\dest_out_bin_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(9),
      Q => dest_out_bin(9),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => dout(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29 : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29 is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => din(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => dout(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ENA_I : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \^ena_i\ : STD_LOGIC;
  signal \^enb_i\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ENA_I <= \^ena_i\;
  ENB_I <= \^enb_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(5 downto 0) => dout(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_i\,
      ENBWREN => \^enb_i\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => wr_en,
      O => \^ena_i\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I2 => rd_en,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \^enb_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ENA_I : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \^ena_i\ : STD_LOGIC;
  signal \^enb_i\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ENA_I <= \^ena_i\;
  ENB_I <= \^enb_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(5 downto 0) => dout(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_i\,
      ENBWREN => \^enb_i\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => wr_en,
      O => \^ena_i\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I2 => rd_en,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      O => \^enb_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  port (
    comp1 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => Q(0),
      I2 => RD_PNTR_WR(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => Q(2),
      I2 => RD_PNTR_WR(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => Q(4),
      I2 => RD_PNTR_WR(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => Q(6),
      I2 => RD_PNTR_WR(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => Q(8),
      I2 => RD_PNTR_WR(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => Q(10),
      I2 => RD_PNTR_WR(11),
      I3 => Q(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  port (
    comp2 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => D(0),
      I2 => RD_PNTR_WR(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => D(2),
      I2 => RD_PNTR_WR(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => D(4),
      I2 => RD_PNTR_WR(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => D(6),
      I2 => RD_PNTR_WR(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => D(8),
      I2 => RD_PNTR_WR(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => D(10),
      I2 => RD_PNTR_WR(11),
      I3 => D(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => Q(0),
      I2 => WR_PNTR_RD(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(2),
      I1 => Q(2),
      I2 => WR_PNTR_RD(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(4),
      I1 => Q(4),
      I2 => WR_PNTR_RD(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(6),
      I1 => Q(6),
      I2 => WR_PNTR_RD(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(8),
      I1 => Q(8),
      I2 => WR_PNTR_RD(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(10),
      I1 => Q(10),
      I2 => WR_PNTR_RD(11),
      I3 => Q(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(0),
      I1 => WR_PNTR_RD(0),
      I2 => D(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(2),
      I1 => WR_PNTR_RD(2),
      I2 => D(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(4),
      I1 => WR_PNTR_RD(4),
      I2 => D(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(6),
      I1 => WR_PNTR_RD(6),
      I2 => D(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(8),
      I1 => WR_PNTR_RD(8),
      I2 => D(9),
      I3 => WR_PNTR_RD(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(10),
      I1 => WR_PNTR_RD(10),
      I2 => D(11),
      I3 => WR_PNTR_RD(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33 is
  port (
    comp1 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => Q(0),
      I2 => RD_PNTR_WR(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => Q(2),
      I2 => RD_PNTR_WR(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => Q(4),
      I2 => RD_PNTR_WR(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => Q(6),
      I2 => RD_PNTR_WR(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => Q(8),
      I2 => RD_PNTR_WR(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => Q(10),
      I2 => RD_PNTR_WR(11),
      I3 => Q(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34 is
  port (
    comp2 : out STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => D(0),
      I2 => RD_PNTR_WR(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => D(2),
      I2 => RD_PNTR_WR(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(4),
      I1 => D(4),
      I2 => RD_PNTR_WR(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(6),
      I1 => D(6),
      I2 => RD_PNTR_WR(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(8),
      I1 => D(8),
      I2 => RD_PNTR_WR(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => RD_PNTR_WR(10),
      I1 => D(10),
      I2 => RD_PNTR_WR(11),
      I3 => D(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38 is
  port (
    comp0 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => Q(0),
      I2 => WR_PNTR_RD(1),
      I3 => Q(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(2),
      I1 => Q(2),
      I2 => WR_PNTR_RD(3),
      I3 => Q(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(4),
      I1 => Q(4),
      I2 => WR_PNTR_RD(5),
      I3 => Q(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(6),
      I1 => Q(6),
      I2 => WR_PNTR_RD(7),
      I3 => Q(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(8),
      I1 => Q(8),
      I2 => WR_PNTR_RD(9),
      I3 => Q(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(10),
      I1 => Q(10),
      I2 => WR_PNTR_RD(11),
      I3 => Q(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 is
  port (
    comp1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(0),
      I1 => WR_PNTR_RD(0),
      I2 => D(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(2),
      I1 => WR_PNTR_RD(2),
      I2 => D(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(4),
      I1 => WR_PNTR_RD(4),
      I2 => D(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(6),
      I1 => WR_PNTR_RD(6),
      I2 => D(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(8),
      I1 => WR_PNTR_RD(8),
      I2 => D(9),
      I3 => WR_PNTR_RD(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(10),
      I1 => WR_PNTR_RD(10),
      I2 => D(11),
      I3 => WR_PNTR_RD(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]_0\ : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gc0.count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gc0.count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gc0.count_reg[8]_i_1\ : label is 11;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(0),
      Q => Q(0),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(10),
      Q => Q(10),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(11),
      Q => Q(11),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(1),
      Q => Q(1),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(2),
      Q => Q(2),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(3),
      Q => Q(3),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(4),
      Q => Q(4),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(5),
      Q => Q(5),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(6),
      Q => Q(6),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(7),
      Q => Q(7),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(8),
      Q => Q(8),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(9),
      Q => Q(9),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \gc0.count_reg[11]_0\
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \gc0.count_reg[11]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gc0.count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gc0.count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gc0.count_reg[8]_i_1\ : label is 11;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(0),
      Q => Q(0),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(10),
      Q => Q(10),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(11),
      Q => Q(11),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(1),
      Q => Q(1),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(2),
      Q => Q(2),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(3),
      Q => Q(3),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(4),
      Q => Q(4),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(5),
      Q => Q(5),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(6),
      Q => Q(6),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(7),
      Q => Q(7),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(8),
      Q => Q(8),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \^d\(9),
      Q => Q(9),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \gc0.count_reg[0]_0\
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_rd_en,
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \gc0.count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as is
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => \rd_dc_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => WR_PNTR_RD(10 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3 downto 0) => \rd_dc_i_reg[11]_0\(3 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(0),
      Q => rd_data_count(0),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(10),
      Q => rd_data_count(10),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(11),
      Q => rd_data_count(11),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(1),
      Q => rd_data_count(1),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(2),
      Q => rd_data_count(2),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(3),
      Q => rd_data_count(3),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(4),
      Q => rd_data_count(4),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(5),
      Q => rd_data_count(5),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(6),
      Q => rd_data_count(6),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(7),
      Q => rd_data_count(7),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(8),
      Q => rd_data_count(8),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(9),
      Q => rd_data_count(9),
      R => \rd_dc_i_reg[11]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35 is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35 : entity is "rd_dc_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35 is
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => WR_PNTR_RD(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => WR_PNTR_RD(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => \rd_dc_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => WR_PNTR_RD(10 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3 downto 0) => \rd_dc_i_reg[11]_0\(3 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(0),
      Q => rd_data_count(0),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(10),
      Q => rd_data_count(10),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(11),
      Q => rd_data_count(11),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(1),
      Q => rd_data_count(1),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(2),
      Q => rd_data_count(2),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(3),
      Q => rd_data_count(3),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(4),
      Q => rd_data_count(4),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(5),
      Q => rd_data_count(5),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(6),
      Q => rd_data_count(6),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(7),
      Q => rd_data_count(7),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(8),
      Q => rd_data_count(8),
      R => \rd_dc_i_reg[11]_1\
    );
\rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(9),
      Q => rd_data_count(9),
      R => \rd_dc_i_reg[11]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    ram_wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[8]_i_1\ : label is 11;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) <= \^gic0.gc0.count_d1_reg[11]_0\(11 downto 0);
\gic0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(0),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(10),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(11),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(1),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(2),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(3),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(4),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(5),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(6),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(7),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(8),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(9),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(10),
      Q => \^q\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(11),
      Q => \^q\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(9),
      Q => \^q\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gic0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gic0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => RD_PNTR_WR(11),
      O => \gic0.gc0.count_d2_reg[11]_0\(3)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => RD_PNTR_WR(10),
      O => \gic0.gc0.count_d2_reg[11]_0\(2)
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => RD_PNTR_WR(9),
      O => \gic0.gc0.count_d2_reg[11]_0\(1)
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[11]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    ram_wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gic0.gc0.count_reg[8]_i_1\ : label is 11;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) <= \^gic0.gc0.count_d1_reg[11]_0\(11 downto 0);
\gic0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(0),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(10),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(11),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(1),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(2),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(3),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(4),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(5),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(6),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(7),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(8),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^d\(9),
      Q => \^gic0.gc0.count_d1_reg[11]_0\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(10),
      Q => \^q\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(11),
      Q => \^q\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^gic0.gc0.count_d1_reg[11]_0\(9),
      Q => \^q\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gic0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gic0.gc0.count[0]_i_2_n_0\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gic0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \gic0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => RD_PNTR_WR(11),
      O => \gic0.gc0.count_d2_reg[11]_0\(3)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => RD_PNTR_WR(10),
      O => \gic0.gc0.count_d2_reg[11]_0\(2)
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => RD_PNTR_WR(9),
      O => \gic0.gc0.count_d2_reg[11]_0\(1)
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[11]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[11]_0\(3 downto 0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_5\,
      Q => wr_data_count(10),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_4\,
      Q => wr_data_count(11),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_6,
      Q => wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_5,
      Q => wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_4,
      Q => wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_7\,
      Q => wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_6\,
      Q => wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_5\,
      Q => wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_4\,
      Q => wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_7\,
      Q => wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_6\,
      Q => wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30 is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30 : entity is "wr_dc_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30 is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[11]_0\(3 downto 0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_5\,
      Q => wr_data_count(10),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_4\,
      Q => wr_data_count(11),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_6,
      Q => wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_5,
      Q => wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_4,
      Q => wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_7\,
      Q => wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_6\,
      Q => wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_5\,
      Q => wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__0_n_4\,
      Q => wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_7\,
      Q => wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \minusOp_carry__1_n_6\,
      Q => wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top is
begin
\GEN_AXI4LITE.I_AXI_LITE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite
     port map (
      bram_addr_a(9 downto 0) => bram_addr_a(9 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl is
  port (
    m_axi_dac2_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : out STD_LOGIC;
    \FSM_sequential_state_cs_reg[0]\ : in STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    fifo_re0 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rlast_i : in STD_LOGIC;
    m_axi_dac2_arready_i : in STD_LOGIC;
    \fifo_full0__11\ : in STD_LOGIC;
    \ctl_trg__0\ : in STD_LOGIC;
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[22]_i_3_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[22]_i_3_1\ : in STD_LOGIC;
    \reg_rd_data[22]_i_3_2\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl is
  signal \FSM_onehot_state_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_cs_reg_n_0_[4]\ : STD_LOGIC;
  signal U_dma_mm2s_data_ctrl_n_1 : STD_LOGIC;
  signal buf1_rdy : STD_LOGIC;
  signal \buf1_rdy_i_1__0_n_0\ : STD_LOGIC;
  signal buf1_rdy_reg_n_0 : STD_LOGIC;
  signal buf2_rdy : STD_LOGIC;
  signal \buf2_rdy_i_1__0_n_0\ : STD_LOGIC;
  signal buf_ovr_limit : STD_LOGIC;
  signal buf_ovr_limit0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf_ovr_limit0_carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_0 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_1 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_2 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_3 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_4 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_5 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_6 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_7 : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry_i_8__0_n_0\ : STD_LOGIC;
  signal buf_ovr_limit_carry_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_1 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_2 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_3 : STD_LOGIC;
  signal dac_rp_curr : STD_LOGIC;
  signal \dac_rp_curr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_4_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_7_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal fifo_full_reg_reg_n_0 : STD_LOGIC;
  signal fifo_re_r : STD_LOGIC;
  signal fifo_re_r2 : STD_LOGIC;
  signal fifo_re_r3 : STD_LOGIC;
  signal \fifo_rst_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal fifo_rst_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fifo_rst_cntdwn_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_rst_cntdwn_i_2__0_n_0\ : STD_LOGIC;
  signal fifo_rst_cntdwn_reg_n_0 : STD_LOGIC;
  signal \final_transf_i_1__0_n_0\ : STD_LOGIC;
  signal final_transf_reg_n_0 : STD_LOGIC;
  signal full_cnt : STD_LOGIC;
  signal \full_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal in21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dac2_araddr_o\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_axi_dac_arvalid_o_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_axi_dac_arvalid_o_reg_0\ : STD_LOGIC;
  signal \next_buf_nfull_i_1__0_n_0\ : STD_LOGIC;
  signal \next_buf_nfull_i_2__0_n_0\ : STD_LOGIC;
  signal \next_buf_nfull_r_i_1__0_n_0\ : STD_LOGIC;
  signal next_buf_nfull_r_reg_n_0 : STD_LOGIC;
  signal next_buf_nfull_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal p_3_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \reg_ctrl[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_ctrl[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_3_n_0\ : STD_LOGIC;
  signal req_buf_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \req_buf_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal req_buf_addr_0 : STD_LOGIC;
  signal \req_buf_addr_sel_i_1__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr_sel_i_2__0_n_0\ : STD_LOGIC;
  signal \req_buf_addr_sel_i_3__0_n_0\ : STD_LOGIC;
  signal state_ns : STD_LOGIC;
  signal \state_ns1__0\ : STD_LOGIC;
  signal transf_end : STD_LOGIC;
  signal transf_end0 : STD_LOGIC;
  signal transf_end_r : STD_LOGIC;
  signal \NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buf_ovr_limit_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[0]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[2]_i_2__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[3]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[4]_i_4__0\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[0]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[1]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[2]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[3]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[4]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of buf_ovr_limit0_carry : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__6\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of buf_ovr_limit_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \dac_rp_curr[0]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dac_rp_curr[1]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dac_rp_curr[2]_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dac_rp_curr[31]_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dac_rp_curr[31]_i_5__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dac_rp_curr[3]_i_2__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dac_rp_curr[4]_i_2__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dac_rp_curr[5]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[0]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[1]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[2]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[3]_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fifo_rst_cntdwn_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \full_cnt[1]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \full_cnt[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \full_cnt[4]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \full_cnt[5]_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \full_cnt[6]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \full_cnt[7]_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_ctrl[0]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reg_ctrl[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \reg_ctrl[4]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \reg_ctrl[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \reg_ctrl[6]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \reg_ctrl[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \reg_sts[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg_sts[1]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \reg_sts[2]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \reg_sts[3]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_sts[5]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_sts[6]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \req_buf_addr_sel_i_2__0\ : label is "soft_lutpair72";
begin
  m_axi_dac2_araddr_o(31 downto 0) <= \^m_axi_dac2_araddr_o\(31 downto 0);
  m_axi_dac_arvalid_o_reg_0 <= \^m_axi_dac_arvalid_o_reg_0\;
\FSM_onehot_state_cs[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_4_in(17),
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => final_transf_reg_n_0,
      I3 => next_buf_nfull_reg_n_0,
      O => \FSM_onehot_state_cs[0]_i_1__0_n_0\
    );
\FSM_onehot_state_cs[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => p_4_in(17),
      I2 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I3 => p_1_in,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state_cs[1]_i_1__0_n_0\
    );
\FSM_onehot_state_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00AE00AE00AE"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => \state_ns1__0\,
      I3 => p_4_in(17),
      I4 => next_buf_nfull_r_reg_n_0,
      I5 => p_1_in,
      O => \FSM_onehot_state_cs[2]_i_1__0_n_0\
    );
\FSM_onehot_state_cs[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => next_buf_nfull_reg_n_0,
      I1 => final_transf_reg_n_0,
      O => \state_ns1__0\
    );
\FSM_onehot_state_cs[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => next_buf_nfull_r_reg_n_0,
      I1 => p_1_in,
      I2 => p_4_in(17),
      I3 => buf1_rdy,
      O => \FSM_onehot_state_cs[3]_i_1__0_n_0\
    );
\FSM_onehot_state_cs[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_cs[4]_i_3__0_n_0\,
      I1 => \FSM_onehot_state_cs[4]_i_4__0_n_0\,
      I2 => buf1_rdy,
      I3 => p_4_in(16),
      I4 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I5 => transf_end,
      O => state_ns
    );
\FSM_onehot_state_cs[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_4_in(17),
      O => \FSM_onehot_state_cs[4]_i_2__0_n_0\
    );
\FSM_onehot_state_cs[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFAFAAAFA"
    )
        port map (
      I0 => \fifo_rst_cntdwn_i_2__0_n_0\,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => p_0_in1_in,
      I3 => U_dma_mm2s_data_ctrl_n_1,
      I4 => fifo_full_reg_reg_n_0,
      I5 => p_4_in(17),
      O => \FSM_onehot_state_cs[4]_i_3__0_n_0\
    );
\FSM_onehot_state_cs[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_4_in(17),
      I1 => next_buf_nfull_r_reg_n_0,
      I2 => next_buf_nfull_reg_n_0,
      I3 => p_1_in,
      O => \FSM_onehot_state_cs[4]_i_4__0_n_0\
    );
\FSM_onehot_state_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[0]_i_1__0_n_0\,
      Q => p_1_in,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\FSM_onehot_state_cs_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[1]_i_1__0_n_0\,
      Q => buf1_rdy,
      S => \FSM_sequential_state_cs_reg[0]\
    );
\FSM_onehot_state_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[2]_i_1__0_n_0\,
      Q => p_0_in1_in,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\FSM_onehot_state_cs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_cs_reg_n_0_[3]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\FSM_onehot_state_cs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[4]_i_2__0_n_0\,
      Q => \FSM_onehot_state_cs_reg_n_0_[4]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
U_dma_mm2s_data_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl
     port map (
      \FSM_sequential_state_cs_reg[0]_0\ => \FSM_sequential_state_cs_reg[0]\,
      Q(7) => \full_cnt_reg_n_0_[7]\,
      Q(6) => \full_cnt_reg_n_0_[6]\,
      Q(5) => \full_cnt_reg_n_0_[5]\,
      Q(4) => \full_cnt_reg_n_0_[4]\,
      Q(3) => \full_cnt_reg_n_0_[3]\,
      Q(2) => \full_cnt_reg_n_0_[2]\,
      Q(1) => \full_cnt_reg_n_0_[1]\,
      Q(0) => \full_cnt_reg_n_0_[0]\,
      \full_cnt_reg[3]\ => U_dma_mm2s_data_ctrl_n_1,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac2_arready_i => m_axi_dac2_arready_i,
      m_axi_dac2_rlast_i => m_axi_dac2_rlast_i,
      m_axi_dac2_rvalid_i => m_axi_dac2_rvalid_i,
      m_axi_rready_reg_0 => m_axi_rready_reg,
      req_st_reg_0 => \^m_axi_dac_arvalid_o_reg_0\,
      wr_en => wr_en
    );
\buf1_rdy_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => final_transf_reg_n_0,
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => p_4_in(22),
      O => \buf1_rdy_i_1__0_n_0\
    );
buf1_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \buf1_rdy_i_1__0_n_0\,
      Q => buf1_rdy_reg_n_0,
      R => buf1_rdy
    );
\buf2_rdy_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => buf2_rdy,
      I1 => final_transf_reg_n_0,
      I2 => p_0_in5_in,
      I3 => p_4_in(23),
      O => \buf2_rdy_i_1__0_n_0\
    );
buf2_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \buf2_rdy_i_1__0_n_0\,
      Q => buf2_rdy,
      R => buf1_rdy
    );
buf_ovr_limit0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => buf_ovr_limit0_carry_n_0,
      CO(2) => buf_ovr_limit0_carry_n_1,
      CO(1) => buf_ovr_limit0_carry_n_2,
      CO(0) => buf_ovr_limit0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^m_axi_dac2_araddr_o\(7),
      DI(0) => '0',
      O(3) => buf_ovr_limit0_carry_n_4,
      O(2) => buf_ovr_limit0_carry_n_5,
      O(1) => buf_ovr_limit0_carry_n_6,
      O(0) => buf_ovr_limit0_carry_n_7,
      S(3 downto 2) => \^m_axi_dac2_araddr_o\(9 downto 8),
      S(1) => \buf_ovr_limit0_carry_i_1__0_n_0\,
      S(0) => \^m_axi_dac2_araddr_o\(6)
    );
\buf_ovr_limit0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => buf_ovr_limit0_carry_n_0,
      CO(3) => \buf_ovr_limit0_carry__0_n_0\,
      CO(2) => \buf_ovr_limit0_carry__0_n_1\,
      CO(1) => \buf_ovr_limit0_carry__0_n_2\,
      CO(0) => \buf_ovr_limit0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__0_n_4\,
      O(2) => \buf_ovr_limit0_carry__0_n_5\,
      O(1) => \buf_ovr_limit0_carry__0_n_6\,
      O(0) => \buf_ovr_limit0_carry__0_n_7\,
      S(3 downto 0) => \^m_axi_dac2_araddr_o\(13 downto 10)
    );
\buf_ovr_limit0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__0_n_0\,
      CO(3) => \buf_ovr_limit0_carry__1_n_0\,
      CO(2) => \buf_ovr_limit0_carry__1_n_1\,
      CO(1) => \buf_ovr_limit0_carry__1_n_2\,
      CO(0) => \buf_ovr_limit0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__1_n_4\,
      O(2) => \buf_ovr_limit0_carry__1_n_5\,
      O(1) => \buf_ovr_limit0_carry__1_n_6\,
      O(0) => \buf_ovr_limit0_carry__1_n_7\,
      S(3 downto 0) => \^m_axi_dac2_araddr_o\(17 downto 14)
    );
\buf_ovr_limit0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__1_n_0\,
      CO(3) => \buf_ovr_limit0_carry__2_n_0\,
      CO(2) => \buf_ovr_limit0_carry__2_n_1\,
      CO(1) => \buf_ovr_limit0_carry__2_n_2\,
      CO(0) => \buf_ovr_limit0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__2_n_4\,
      O(2) => \buf_ovr_limit0_carry__2_n_5\,
      O(1) => \buf_ovr_limit0_carry__2_n_6\,
      O(0) => \buf_ovr_limit0_carry__2_n_7\,
      S(3 downto 0) => \^m_axi_dac2_araddr_o\(21 downto 18)
    );
\buf_ovr_limit0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__2_n_0\,
      CO(3) => \buf_ovr_limit0_carry__3_n_0\,
      CO(2) => \buf_ovr_limit0_carry__3_n_1\,
      CO(1) => \buf_ovr_limit0_carry__3_n_2\,
      CO(0) => \buf_ovr_limit0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__3_n_4\,
      O(2) => \buf_ovr_limit0_carry__3_n_5\,
      O(1) => \buf_ovr_limit0_carry__3_n_6\,
      O(0) => \buf_ovr_limit0_carry__3_n_7\,
      S(3 downto 0) => \^m_axi_dac2_araddr_o\(25 downto 22)
    );
\buf_ovr_limit0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__3_n_0\,
      CO(3) => \buf_ovr_limit0_carry__4_n_0\,
      CO(2) => \buf_ovr_limit0_carry__4_n_1\,
      CO(1) => \buf_ovr_limit0_carry__4_n_2\,
      CO(0) => \buf_ovr_limit0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__4_n_4\,
      O(2) => \buf_ovr_limit0_carry__4_n_5\,
      O(1) => \buf_ovr_limit0_carry__4_n_6\,
      O(0) => \buf_ovr_limit0_carry__4_n_7\,
      S(3 downto 0) => \^m_axi_dac2_araddr_o\(29 downto 26)
    );
\buf_ovr_limit0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__4_n_0\,
      CO(3 downto 1) => \NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buf_ovr_limit0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buf_ovr_limit0_carry__5_n_6\,
      O(0) => \buf_ovr_limit0_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^m_axi_dac2_araddr_o\(31 downto 30)
    );
\buf_ovr_limit0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_dac2_araddr_o\(7),
      O => \buf_ovr_limit0_carry_i_1__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(3 downto 0),
      O(3 downto 0) => buf_ovr_limit0(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__0_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__0_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__0_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(7 downto 4),
      O(3 downto 0) => buf_ovr_limit0(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__0_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__1_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__1_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__1_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(11 downto 8),
      O(3 downto 0) => buf_ovr_limit0(11 downto 8),
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__1_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__2_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__2_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__2_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(15 downto 12),
      O(3 downto 0) => buf_ovr_limit0(15 downto 12),
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__2_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__3_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__3_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__3_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(19 downto 16),
      O(3 downto 0) => buf_ovr_limit0(19 downto 16),
      S(3) => \i__carry__3_i_1__0_n_0\,
      S(2) => \i__carry__3_i_2__0_n_0\,
      S(1) => \i__carry__3_i_3__0_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__3_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__4_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__4_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__4_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(23 downto 20),
      O(3 downto 0) => buf_ovr_limit0(23 downto 20),
      S(3) => \i__carry__4_i_1__0_n_0\,
      S(2) => \i__carry__4_i_2__0_n_0\,
      S(1) => \i__carry__4_i_3__0_n_0\,
      S(0) => \i__carry__4_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__4_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__5_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__5_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__5_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(27 downto 24),
      O(3 downto 0) => buf_ovr_limit0(27 downto 24),
      S(3) => \i__carry__5_i_1__0_n_0\,
      S(2) => \i__carry__5_i_2__0_n_0\,
      S(1) => \i__carry__5_i_3__0_n_0\,
      S(0) => \i__carry__5_i_4__0_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__6_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__6_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => req_buf_addr(30 downto 28),
      O(3 downto 0) => buf_ovr_limit0(31 downto 28),
      S(3) => \i__carry__6_i_1__0_n_0\,
      S(2) => \i__carry__6_i_2__0_n_0\,
      S(1) => \i__carry__6_i_3__0_n_0\,
      S(0) => \i__carry__6_i_4__0_n_0\
    );
buf_ovr_limit_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => buf_ovr_limit_carry_n_0,
      CO(2) => buf_ovr_limit_carry_n_1,
      CO(1) => buf_ovr_limit_carry_n_2,
      CO(0) => buf_ovr_limit_carry_n_3,
      CYINIT => '1',
      DI(3) => \buf_ovr_limit_carry_i_1__0_n_0\,
      DI(2) => \buf_ovr_limit_carry_i_2__0_n_0\,
      DI(1) => \buf_ovr_limit_carry_i_3__0_n_0\,
      DI(0) => \buf_ovr_limit_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_buf_ovr_limit_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \buf_ovr_limit_carry_i_5__0_n_0\,
      S(2) => \buf_ovr_limit_carry_i_6__0_n_0\,
      S(1) => \buf_ovr_limit_carry_i_7__0_n_0\,
      S(0) => \buf_ovr_limit_carry_i_8__0_n_0\
    );
\buf_ovr_limit_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => buf_ovr_limit_carry_n_0,
      CO(3) => \buf_ovr_limit_carry__0_n_0\,
      CO(2) => \buf_ovr_limit_carry__0_n_1\,
      CO(1) => \buf_ovr_limit_carry__0_n_2\,
      CO(0) => \buf_ovr_limit_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__0_i_1__0_n_0\,
      DI(2) => \buf_ovr_limit_carry__0_i_2__0_n_0\,
      DI(1) => \buf_ovr_limit_carry__0_i_3__0_n_0\,
      DI(0) => \buf_ovr_limit_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__0_i_5__0_n_0\,
      S(2) => \buf_ovr_limit_carry__0_i_6__0_n_0\,
      S(1) => \buf_ovr_limit_carry__0_i_7__0_n_0\,
      S(0) => \buf_ovr_limit_carry__0_i_8__0_n_0\
    );
\buf_ovr_limit_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__1_n_7\,
      I1 => buf_ovr_limit0(14),
      I2 => buf_ovr_limit0(15),
      I3 => \buf_ovr_limit0_carry__1_n_6\,
      O => \buf_ovr_limit_carry__0_i_1__0_n_0\
    );
\buf_ovr_limit_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__0_n_5\,
      I1 => buf_ovr_limit0(12),
      I2 => buf_ovr_limit0(13),
      I3 => \buf_ovr_limit0_carry__0_n_4\,
      O => \buf_ovr_limit_carry__0_i_2__0_n_0\
    );
\buf_ovr_limit_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__0_n_7\,
      I1 => buf_ovr_limit0(10),
      I2 => buf_ovr_limit0(11),
      I3 => \buf_ovr_limit0_carry__0_n_6\,
      O => \buf_ovr_limit_carry__0_i_3__0_n_0\
    );
\buf_ovr_limit_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => buf_ovr_limit0_carry_n_5,
      I1 => buf_ovr_limit0(8),
      I2 => buf_ovr_limit0(9),
      I3 => buf_ovr_limit0_carry_n_4,
      O => \buf_ovr_limit_carry__0_i_4__0_n_0\
    );
\buf_ovr_limit_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(15),
      I1 => \buf_ovr_limit0_carry__1_n_6\,
      I2 => \buf_ovr_limit0_carry__1_n_7\,
      I3 => buf_ovr_limit0(14),
      O => \buf_ovr_limit_carry__0_i_5__0_n_0\
    );
\buf_ovr_limit_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(13),
      I1 => \buf_ovr_limit0_carry__0_n_4\,
      I2 => \buf_ovr_limit0_carry__0_n_5\,
      I3 => buf_ovr_limit0(12),
      O => \buf_ovr_limit_carry__0_i_6__0_n_0\
    );
\buf_ovr_limit_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(11),
      I1 => \buf_ovr_limit0_carry__0_n_6\,
      I2 => \buf_ovr_limit0_carry__0_n_7\,
      I3 => buf_ovr_limit0(10),
      O => \buf_ovr_limit_carry__0_i_7__0_n_0\
    );
\buf_ovr_limit_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(9),
      I1 => buf_ovr_limit0_carry_n_4,
      I2 => buf_ovr_limit0_carry_n_5,
      I3 => buf_ovr_limit0(8),
      O => \buf_ovr_limit_carry__0_i_8__0_n_0\
    );
\buf_ovr_limit_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit_carry__0_n_0\,
      CO(3) => \buf_ovr_limit_carry__1_n_0\,
      CO(2) => \buf_ovr_limit_carry__1_n_1\,
      CO(1) => \buf_ovr_limit_carry__1_n_2\,
      CO(0) => \buf_ovr_limit_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__1_i_1__0_n_0\,
      DI(2) => \buf_ovr_limit_carry__1_i_2__0_n_0\,
      DI(1) => \buf_ovr_limit_carry__1_i_3__0_n_0\,
      DI(0) => \buf_ovr_limit_carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__1_i_5__0_n_0\,
      S(2) => \buf_ovr_limit_carry__1_i_6__0_n_0\,
      S(1) => \buf_ovr_limit_carry__1_i_7__0_n_0\,
      S(0) => \buf_ovr_limit_carry__1_i_8__0_n_0\
    );
\buf_ovr_limit_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__3_n_7\,
      I1 => buf_ovr_limit0(22),
      I2 => buf_ovr_limit0(23),
      I3 => \buf_ovr_limit0_carry__3_n_6\,
      O => \buf_ovr_limit_carry__1_i_1__0_n_0\
    );
\buf_ovr_limit_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__2_n_5\,
      I1 => buf_ovr_limit0(20),
      I2 => buf_ovr_limit0(21),
      I3 => \buf_ovr_limit0_carry__2_n_4\,
      O => \buf_ovr_limit_carry__1_i_2__0_n_0\
    );
\buf_ovr_limit_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__2_n_7\,
      I1 => buf_ovr_limit0(18),
      I2 => buf_ovr_limit0(19),
      I3 => \buf_ovr_limit0_carry__2_n_6\,
      O => \buf_ovr_limit_carry__1_i_3__0_n_0\
    );
\buf_ovr_limit_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__1_n_5\,
      I1 => buf_ovr_limit0(16),
      I2 => buf_ovr_limit0(17),
      I3 => \buf_ovr_limit0_carry__1_n_4\,
      O => \buf_ovr_limit_carry__1_i_4__0_n_0\
    );
\buf_ovr_limit_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(23),
      I1 => \buf_ovr_limit0_carry__3_n_6\,
      I2 => \buf_ovr_limit0_carry__3_n_7\,
      I3 => buf_ovr_limit0(22),
      O => \buf_ovr_limit_carry__1_i_5__0_n_0\
    );
\buf_ovr_limit_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(21),
      I1 => \buf_ovr_limit0_carry__2_n_4\,
      I2 => \buf_ovr_limit0_carry__2_n_5\,
      I3 => buf_ovr_limit0(20),
      O => \buf_ovr_limit_carry__1_i_6__0_n_0\
    );
\buf_ovr_limit_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(19),
      I1 => \buf_ovr_limit0_carry__2_n_6\,
      I2 => \buf_ovr_limit0_carry__2_n_7\,
      I3 => buf_ovr_limit0(18),
      O => \buf_ovr_limit_carry__1_i_7__0_n_0\
    );
\buf_ovr_limit_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(17),
      I1 => \buf_ovr_limit0_carry__1_n_4\,
      I2 => \buf_ovr_limit0_carry__1_n_5\,
      I3 => buf_ovr_limit0(16),
      O => \buf_ovr_limit_carry__1_i_8__0_n_0\
    );
\buf_ovr_limit_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit_carry__1_n_0\,
      CO(3) => buf_ovr_limit,
      CO(2) => \buf_ovr_limit_carry__2_n_1\,
      CO(1) => \buf_ovr_limit_carry__2_n_2\,
      CO(0) => \buf_ovr_limit_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__2_i_1__0_n_0\,
      DI(2) => \buf_ovr_limit_carry__2_i_2__0_n_0\,
      DI(1) => \buf_ovr_limit_carry__2_i_3__0_n_0\,
      DI(0) => \buf_ovr_limit_carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__2_i_5__0_n_0\,
      S(2) => \buf_ovr_limit_carry__2_i_6__0_n_0\,
      S(1) => \buf_ovr_limit_carry__2_i_7__0_n_0\,
      S(0) => \buf_ovr_limit_carry__2_i_8__0_n_0\
    );
\buf_ovr_limit_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__5_n_7\,
      I1 => buf_ovr_limit0(30),
      I2 => buf_ovr_limit0(31),
      I3 => \buf_ovr_limit0_carry__5_n_6\,
      O => \buf_ovr_limit_carry__2_i_1__0_n_0\
    );
\buf_ovr_limit_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__4_n_5\,
      I1 => buf_ovr_limit0(28),
      I2 => buf_ovr_limit0(29),
      I3 => \buf_ovr_limit0_carry__4_n_4\,
      O => \buf_ovr_limit_carry__2_i_2__0_n_0\
    );
\buf_ovr_limit_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__4_n_7\,
      I1 => buf_ovr_limit0(26),
      I2 => buf_ovr_limit0(27),
      I3 => \buf_ovr_limit0_carry__4_n_6\,
      O => \buf_ovr_limit_carry__2_i_3__0_n_0\
    );
\buf_ovr_limit_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__3_n_5\,
      I1 => buf_ovr_limit0(24),
      I2 => buf_ovr_limit0(25),
      I3 => \buf_ovr_limit0_carry__3_n_4\,
      O => \buf_ovr_limit_carry__2_i_4__0_n_0\
    );
\buf_ovr_limit_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(31),
      I1 => \buf_ovr_limit0_carry__5_n_6\,
      I2 => \buf_ovr_limit0_carry__5_n_7\,
      I3 => buf_ovr_limit0(30),
      O => \buf_ovr_limit_carry__2_i_5__0_n_0\
    );
\buf_ovr_limit_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(29),
      I1 => \buf_ovr_limit0_carry__4_n_4\,
      I2 => \buf_ovr_limit0_carry__4_n_5\,
      I3 => buf_ovr_limit0(28),
      O => \buf_ovr_limit_carry__2_i_6__0_n_0\
    );
\buf_ovr_limit_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(27),
      I1 => \buf_ovr_limit0_carry__4_n_6\,
      I2 => \buf_ovr_limit0_carry__4_n_7\,
      I3 => buf_ovr_limit0(26),
      O => \buf_ovr_limit_carry__2_i_7__0_n_0\
    );
\buf_ovr_limit_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(25),
      I1 => \buf_ovr_limit0_carry__3_n_4\,
      I2 => \buf_ovr_limit0_carry__3_n_5\,
      I3 => buf_ovr_limit0(24),
      O => \buf_ovr_limit_carry__2_i_8__0_n_0\
    );
\buf_ovr_limit_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => buf_ovr_limit0_carry_n_7,
      I1 => buf_ovr_limit0(6),
      I2 => buf_ovr_limit0(7),
      I3 => buf_ovr_limit0_carry_n_6,
      O => \buf_ovr_limit_carry_i_1__0_n_0\
    );
\buf_ovr_limit_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^m_axi_dac2_araddr_o\(4),
      I1 => buf_ovr_limit0(4),
      I2 => buf_ovr_limit0(5),
      I3 => \^m_axi_dac2_araddr_o\(5),
      O => \buf_ovr_limit_carry_i_2__0_n_0\
    );
\buf_ovr_limit_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^m_axi_dac2_araddr_o\(2),
      I1 => buf_ovr_limit0(2),
      I2 => buf_ovr_limit0(3),
      I3 => \^m_axi_dac2_araddr_o\(3),
      O => \buf_ovr_limit_carry_i_3__0_n_0\
    );
\buf_ovr_limit_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^m_axi_dac2_araddr_o\(0),
      I1 => buf_ovr_limit0(0),
      I2 => buf_ovr_limit0(1),
      I3 => \^m_axi_dac2_araddr_o\(1),
      O => \buf_ovr_limit_carry_i_4__0_n_0\
    );
\buf_ovr_limit_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(7),
      I1 => buf_ovr_limit0_carry_n_6,
      I2 => buf_ovr_limit0_carry_n_7,
      I3 => buf_ovr_limit0(6),
      O => \buf_ovr_limit_carry_i_5__0_n_0\
    );
\buf_ovr_limit_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(5),
      I1 => \^m_axi_dac2_araddr_o\(5),
      I2 => buf_ovr_limit0(4),
      I3 => \^m_axi_dac2_araddr_o\(4),
      O => \buf_ovr_limit_carry_i_6__0_n_0\
    );
\buf_ovr_limit_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(3),
      I1 => \^m_axi_dac2_araddr_o\(3),
      I2 => buf_ovr_limit0(2),
      I3 => \^m_axi_dac2_araddr_o\(2),
      O => \buf_ovr_limit_carry_i_7__0_n_0\
    );
\buf_ovr_limit_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(1),
      I1 => \^m_axi_dac2_araddr_o\(1),
      I2 => buf_ovr_limit0(0),
      I3 => \^m_axi_dac2_araddr_o\(0),
      O => \buf_ovr_limit_carry_i_8__0_n_0\
    );
\dac_rp_curr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(0),
      I2 => req_buf_addr(0),
      I3 => buf1_rdy,
      I4 => in21(0),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[0]_i_1__2_n_0\
    );
\dac_rp_curr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(0),
      O => in21(0)
    );
\dac_rp_curr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_7\,
      I2 => req_buf_addr(10),
      I3 => buf1_rdy,
      I4 => in21(10),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[10]_i_1__0_n_0\
    );
\dac_rp_curr[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(10),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(10),
      O => in21(10)
    );
\dac_rp_curr[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_6\,
      I2 => req_buf_addr(11),
      I3 => buf1_rdy,
      I4 => in21(11),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[11]_i_1__0_n_0\
    );
\dac_rp_curr[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(11),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(11),
      O => in21(11)
    );
\dac_rp_curr[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_5\,
      I2 => req_buf_addr(12),
      I3 => buf1_rdy,
      I4 => in21(12),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[12]_i_1__0_n_0\
    );
\dac_rp_curr[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(12),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(12),
      O => in21(12)
    );
\dac_rp_curr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_4\,
      I2 => req_buf_addr(13),
      I3 => buf1_rdy,
      I4 => in21(13),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[13]_i_1__0_n_0\
    );
\dac_rp_curr[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(13),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(13),
      O => in21(13)
    );
\dac_rp_curr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_7\,
      I2 => req_buf_addr(14),
      I3 => buf1_rdy,
      I4 => in21(14),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[14]_i_1__0_n_0\
    );
\dac_rp_curr[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(14),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(14),
      O => in21(14)
    );
\dac_rp_curr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_6\,
      I2 => req_buf_addr(15),
      I3 => buf1_rdy,
      I4 => in21(15),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[15]_i_1__0_n_0\
    );
\dac_rp_curr[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(15),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(15),
      O => in21(15)
    );
\dac_rp_curr[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_5\,
      I2 => req_buf_addr(16),
      I3 => buf1_rdy,
      I4 => in21(16),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[16]_i_1__0_n_0\
    );
\dac_rp_curr[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(16),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(16),
      O => in21(16)
    );
\dac_rp_curr[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_4\,
      I2 => req_buf_addr(17),
      I3 => buf1_rdy,
      I4 => in21(17),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[17]_i_1__0_n_0\
    );
\dac_rp_curr[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(17),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(17),
      O => in21(17)
    );
\dac_rp_curr[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_7\,
      I2 => req_buf_addr(18),
      I3 => buf1_rdy,
      I4 => in21(18),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[18]_i_1__0_n_0\
    );
\dac_rp_curr[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(18),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(18),
      O => in21(18)
    );
\dac_rp_curr[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_6\,
      I2 => req_buf_addr(19),
      I3 => buf1_rdy,
      I4 => in21(19),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[19]_i_1__0_n_0\
    );
\dac_rp_curr[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(19),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(19),
      O => in21(19)
    );
\dac_rp_curr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(1),
      I2 => req_buf_addr(1),
      I3 => buf1_rdy,
      I4 => in21(1),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[1]_i_1__0_n_0\
    );
\dac_rp_curr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(1),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(1),
      O => in21(1)
    );
\dac_rp_curr[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_5\,
      I2 => req_buf_addr(20),
      I3 => buf1_rdy,
      I4 => in21(20),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[20]_i_1__0_n_0\
    );
\dac_rp_curr[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(20),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(20),
      O => in21(20)
    );
\dac_rp_curr[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_4\,
      I2 => req_buf_addr(21),
      I3 => buf1_rdy,
      I4 => in21(21),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[21]_i_1__0_n_0\
    );
\dac_rp_curr[21]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(21),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(21),
      O => in21(21)
    );
\dac_rp_curr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_7\,
      I2 => req_buf_addr(22),
      I3 => buf1_rdy,
      I4 => in21(22),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[22]_i_1__0_n_0\
    );
\dac_rp_curr[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(22),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(22),
      O => in21(22)
    );
\dac_rp_curr[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_6\,
      I2 => req_buf_addr(23),
      I3 => buf1_rdy,
      I4 => in21(23),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[23]_i_1__0_n_0\
    );
\dac_rp_curr[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(23),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(23),
      O => in21(23)
    );
\dac_rp_curr[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_5\,
      I2 => req_buf_addr(24),
      I3 => buf1_rdy,
      I4 => in21(24),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[24]_i_1__0_n_0\
    );
\dac_rp_curr[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(24),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(24),
      O => in21(24)
    );
\dac_rp_curr[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_4\,
      I2 => req_buf_addr(25),
      I3 => buf1_rdy,
      I4 => in21(25),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[25]_i_1__0_n_0\
    );
\dac_rp_curr[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(25),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(25),
      O => in21(25)
    );
\dac_rp_curr[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_7\,
      I2 => req_buf_addr(26),
      I3 => buf1_rdy,
      I4 => in21(26),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[26]_i_1__0_n_0\
    );
\dac_rp_curr[26]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(26),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(26),
      O => in21(26)
    );
\dac_rp_curr[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_6\,
      I2 => req_buf_addr(27),
      I3 => buf1_rdy,
      I4 => in21(27),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[27]_i_1__0_n_0\
    );
\dac_rp_curr[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(27),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(27),
      O => in21(27)
    );
\dac_rp_curr[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_5\,
      I2 => req_buf_addr(28),
      I3 => buf1_rdy,
      I4 => in21(28),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[28]_i_1__0_n_0\
    );
\dac_rp_curr[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(28),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(28),
      O => in21(28)
    );
\dac_rp_curr[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_4\,
      I2 => req_buf_addr(29),
      I3 => buf1_rdy,
      I4 => in21(29),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[29]_i_1__0_n_0\
    );
\dac_rp_curr[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(29),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(29),
      O => in21(29)
    );
\dac_rp_curr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(2),
      I2 => req_buf_addr(2),
      I3 => buf1_rdy,
      I4 => in21(2),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[2]_i_1__0_n_0\
    );
\dac_rp_curr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(2),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(2),
      O => in21(2)
    );
\dac_rp_curr[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__5_n_7\,
      I2 => req_buf_addr(30),
      I3 => buf1_rdy,
      I4 => in21(30),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[30]_i_1__0_n_0\
    );
\dac_rp_curr[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(30),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(30),
      O => in21(30)
    );
\dac_rp_curr[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCEECCFEFCEECC"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_3__0_n_0\,
      I1 => buf1_rdy,
      I2 => \dac_rp_curr[31]_i_4_n_0\,
      I3 => \dac_rp_curr[31]_i_5__0_n_0\,
      I4 => transf_end,
      I5 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => dac_rp_curr
    );
\dac_rp_curr[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \buf_ovr_limit0_carry__5_n_6\,
      I2 => buf1_rdy,
      I3 => req_buf_addr(31),
      I4 => in21(31),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[31]_i_2__0_n_0\
    );
\dac_rp_curr[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => next_buf_nfull_reg_n_0,
      O => \dac_rp_curr[31]_i_3__0_n_0\
    );
\dac_rp_curr[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => \ctl_trg__0\,
      I2 => final_transf_reg_n_0,
      O => \dac_rp_curr[31]_i_4_n_0\
    );
\dac_rp_curr[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => buf2_rdy,
      I1 => p_0_in5_in,
      I2 => buf1_rdy_reg_n_0,
      O => \dac_rp_curr[31]_i_5__0_n_0\
    );
\dac_rp_curr[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(31),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(31),
      O => in21(31)
    );
\dac_rp_curr[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => final_transf_reg_n_0,
      I2 => \ctl_trg__0\,
      I3 => p_1_in,
      O => \dac_rp_curr[31]_i_7_n_0\
    );
\dac_rp_curr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(3),
      I2 => req_buf_addr(3),
      I3 => buf1_rdy,
      I4 => in21(3),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[3]_i_1__0_n_0\
    );
\dac_rp_curr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(3),
      O => in21(3)
    );
\dac_rp_curr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(4),
      I2 => req_buf_addr(4),
      I3 => buf1_rdy,
      I4 => in21(4),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[4]_i_1__0_n_0\
    );
\dac_rp_curr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(4),
      O => in21(4)
    );
\dac_rp_curr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => \^m_axi_dac2_araddr_o\(5),
      I2 => req_buf_addr(5),
      I3 => buf1_rdy,
      I4 => in21(5),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[5]_i_1__0_n_0\
    );
\dac_rp_curr[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(5),
      O => in21(5)
    );
\dac_rp_curr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => buf_ovr_limit0_carry_n_7,
      I2 => req_buf_addr(6),
      I3 => buf1_rdy,
      I4 => in21(6),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[6]_i_1__0_n_0\
    );
\dac_rp_curr[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(6),
      O => in21(6)
    );
\dac_rp_curr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => buf_ovr_limit0_carry_n_6,
      I2 => req_buf_addr(7),
      I3 => buf1_rdy,
      I4 => in21(7),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[7]_i_1__0_n_0\
    );
\dac_rp_curr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(7),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(7),
      O => in21(7)
    );
\dac_rp_curr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => buf_ovr_limit0_carry_n_5,
      I2 => req_buf_addr(8),
      I3 => buf1_rdy,
      I4 => in21(8),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[8]_i_1__0_n_0\
    );
\dac_rp_curr[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(8),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(8),
      O => in21(8)
    );
\dac_rp_curr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4_n_0\,
      I1 => buf_ovr_limit0_carry_n_4,
      I2 => req_buf_addr(9),
      I3 => buf1_rdy,
      I4 => in21(9),
      I5 => \dac_rp_curr[31]_i_7_n_0\,
      O => \dac_rp_curr[9]_i_1__0_n_0\
    );
\dac_rp_curr[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(9),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_0\(9),
      O => in21(9)
    );
\dac_rp_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[0]_i_1__2_n_0\,
      Q => \^m_axi_dac2_araddr_o\(0),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[10]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(10),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[11]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(11),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[12]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(12),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[13]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(13),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[14]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(14),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[15]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(15),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[16]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(16),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[17]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(17),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[18]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(18),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[19]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(19),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[1]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(1),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[20]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(20),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[21]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(21),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[22]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(22),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[23]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(23),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[24]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(24),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[25]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(25),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[26]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(26),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[27]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(27),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[28]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(28),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[29]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(29),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[2]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(2),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[30]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(30),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[31]_i_2__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(31),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[3]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(3),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[4]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(4),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[5]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(5),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[6]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(6),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[7]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(7),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[8]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(8),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\dac_rp_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[9]_i_1__0_n_0\,
      Q => \^m_axi_dac2_araddr_o\(9),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\fifo_full_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => rst_n,
      I1 => fifo_full_reg_reg_n_0,
      I2 => transf_end,
      I3 => U_dma_mm2s_data_ctrl_n_1,
      O => \fifo_full_reg_i_1__0_n_0\
    );
fifo_full_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \fifo_full_reg_i_1__0_n_0\,
      Q => fifo_full_reg_reg_n_0,
      R => '0'
    );
fifo_re_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re_r,
      Q => fifo_re_r2,
      R => '0'
    );
fifo_re_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re_r2,
      Q => fifo_re_r3,
      R => '0'
    );
fifo_re_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re0,
      Q => fifo_re_r,
      R => '0'
    );
\fifo_rst_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      O => p_0_in(0)
    );
\fifo_rst_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      O => p_0_in(1)
    );
\fifo_rst_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => fifo_rst_cnt_reg(1),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(2),
      O => p_0_in(2)
    );
\fifo_rst_cnt[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      O => \fifo_rst_cnt[3]_i_1__0_n_0\
    );
\fifo_rst_cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      I2 => fifo_rst_cnt_reg(2),
      I3 => fifo_rst_cnt_reg(3),
      O => p_0_in(3)
    );
\fifo_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => fifo_rst_cnt_reg(0),
      R => \fifo_rst_cnt[3]_i_1__0_n_0\
    );
\fifo_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => fifo_rst_cnt_reg(1),
      R => \fifo_rst_cnt[3]_i_1__0_n_0\
    );
\fifo_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => fifo_rst_cnt_reg(2),
      R => \fifo_rst_cnt[3]_i_1__0_n_0\
    );
\fifo_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => fifo_rst_cnt_reg(3),
      R => \fifo_rst_cnt[3]_i_1__0_n_0\
    );
\fifo_rst_cntdwn_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAAA22"
    )
        port map (
      I0 => p_1_in,
      I1 => next_buf_nfull_reg_n_0,
      I2 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I3 => \fifo_rst_cntdwn_i_2__0_n_0\,
      I4 => fifo_rst_cntdwn_reg_n_0,
      O => \fifo_rst_cntdwn_i_1__0_n_0\
    );
\fifo_rst_cntdwn_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(2),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(0),
      I4 => p_4_in(17),
      I5 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      O => \fifo_rst_cntdwn_i_2__0_n_0\
    );
fifo_rst_cntdwn_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \fifo_rst_cntdwn_i_1__0_n_0\,
      Q => fifo_rst_cntdwn_reg_n_0,
      R => '0'
    );
\final_transf_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBF0000000"
    )
        port map (
      I0 => next_buf_nfull_reg_n_0,
      I1 => p_1_in,
      I2 => m_axi_dac2_rlast_i,
      I3 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I4 => buf_ovr_limit,
      I5 => final_transf_reg_n_0,
      O => \final_transf_i_1__0_n_0\
    );
final_transf_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \final_transf_i_1__0_n_0\,
      Q => final_transf_reg_n_0,
      R => buf1_rdy
    );
\full_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABFFEF"
    )
        port map (
      I0 => \full_cnt[0]_i_2__0_n_0\,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => p_1_in,
      I3 => p_0_in1_in,
      I4 => \full_cnt_reg_n_0_[7]\,
      I5 => \full_cnt_reg_n_0_[0]\,
      O => \full_cnt[0]_i_1__0_n_0\
    );
\full_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFFAA22AAAA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => fifo_re_r3,
      I2 => m_axi_dac2_rvalid_i,
      I3 => fifo_re_r2,
      I4 => U_dma_mm2s_data_ctrl_n_1,
      I5 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => \full_cnt[0]_i_2__0_n_0\
    );
\full_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      O => \full_cnt[1]_i_1__0_n_0\
    );
\full_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      O => \full_cnt[2]_i_1__0_n_0\
    );
\full_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[1]\,
      I3 => \full_cnt_reg_n_0_[0]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      I5 => \full_cnt_reg_n_0_[3]\,
      O => \full_cnt[3]_i_1__0_n_0\
    );
\full_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[4]_i_2__0_n_0\,
      I3 => \full_cnt_reg_n_0_[4]\,
      O => \full_cnt[4]_i_1__0_n_0\
    );
\full_cnt[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[3]\,
      I1 => \full_cnt_reg_n_0_[1]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[2]\,
      O => \full_cnt[4]_i_2__0_n_0\
    );
\full_cnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[5]_i_2__0_n_0\,
      I3 => \full_cnt_reg_n_0_[5]\,
      O => \full_cnt[5]_i_1__0_n_0\
    );
\full_cnt[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[4]\,
      I1 => \full_cnt_reg_n_0_[2]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      I4 => \full_cnt_reg_n_0_[3]\,
      O => \full_cnt[5]_i_2__0_n_0\
    );
\full_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3__0_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[7]_i_6__0_n_0\,
      I3 => \full_cnt_reg_n_0_[6]\,
      O => \full_cnt[6]_i_1__0_n_0\
    );
\full_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_1_in,
      I1 => \full_cnt[7]_i_3__0_n_0\,
      I2 => \fifo_full0__11\,
      I3 => \full_cnt[7]_i_5__0_n_0\,
      O => full_cnt
    );
\full_cnt[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \full_cnt[7]_i_6__0_n_0\,
      I1 => \full_cnt_reg_n_0_[6]\,
      I2 => \full_cnt_reg_n_0_[7]\,
      I3 => \full_cnt[7]_i_3__0_n_0\,
      O => \full_cnt[7]_i_2__0_n_0\
    );
\full_cnt[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0A000000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => fifo_re_r3,
      I3 => m_axi_dac2_rvalid_i,
      I4 => fifo_re_r2,
      I5 => U_dma_mm2s_data_ctrl_n_1,
      O => \full_cnt[7]_i_3__0_n_0\
    );
\full_cnt[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in1_in,
      I2 => transf_end_r,
      I3 => transf_end,
      I4 => U_dma_mm2s_data_ctrl_n_1,
      O => \full_cnt[7]_i_5__0_n_0\
    );
\full_cnt[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[5]\,
      I1 => \full_cnt_reg_n_0_[3]\,
      I2 => \full_cnt_reg_n_0_[1]\,
      I3 => \full_cnt_reg_n_0_[0]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      I5 => \full_cnt_reg_n_0_[4]\,
      O => \full_cnt[7]_i_6__0_n_0\
    );
\full_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[0]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[0]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[1]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[1]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[2]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[2]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[3]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[3]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[4]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[4]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[5]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[5]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[6]_i_1__0_n_0\,
      Q => \full_cnt_reg_n_0_[6]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\full_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[7]_i_2__0_n_0\,
      Q => \full_cnt_reg_n_0_[7]\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(7),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(6),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(5),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(4),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(11),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(11),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(10),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(10),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(9),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(9),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(8),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(8),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(15),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(15),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(14),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(14),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(13),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(13),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(12),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(12),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(19),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(19),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(18),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(18),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(17),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(17),
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(16),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(16),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(23),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(23),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(22),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(22),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(21),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(21),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(20),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(20),
      O => \i__carry__4_i_4__0_n_0\
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(27),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(27),
      O => \i__carry__5_i_1__0_n_0\
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(26),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(26),
      O => \i__carry__5_i_2__0_n_0\
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(25),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(25),
      O => \i__carry__5_i_3__0_n_0\
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(24),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(24),
      O => \i__carry__5_i_4__0_n_0\
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(31),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(31),
      O => \i__carry__6_i_1__0_n_0\
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(30),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(30),
      O => \i__carry__6_i_2__0_n_0\
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(29),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(29),
      O => \i__carry__6_i_3__0_n_0\
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(28),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(28),
      O => \i__carry__6_i_4__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(3),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(2),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(2),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(1),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(0),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(0),
      O => \i__carry_i_4__0_n_0\
    );
\m_axi_dac_arvalid_o_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CFF0808"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => \^m_axi_dac_arvalid_o_reg_0\,
      I2 => m_axi_dac2_arready_i,
      I3 => U_dma_mm2s_data_ctrl_n_1,
      I4 => p_0_in1_in,
      O => \m_axi_dac_arvalid_o_i_1__0_n_0\
    );
m_axi_dac_arvalid_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \m_axi_dac_arvalid_o_i_1__0_n_0\,
      Q => \^m_axi_dac_arvalid_o_reg_0\,
      R => \FSM_sequential_state_cs_reg[0]\
    );
\next_buf_nfull_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \next_buf_nfull_i_2__0_n_0\,
      I2 => p_4_in(23),
      I3 => p_4_in(22),
      O => \next_buf_nfull_i_1__0_n_0\
    );
\next_buf_nfull_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000D000"
    )
        port map (
      I0 => buf2_rdy,
      I1 => p_0_in5_in,
      I2 => buf_ovr_limit,
      I3 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I4 => buf1_rdy_reg_n_0,
      I5 => next_buf_nfull_reg_n_0,
      O => \next_buf_nfull_i_2__0_n_0\
    );
\next_buf_nfull_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5550000C000"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => buf_ovr_limit,
      I3 => m_axi_dac2_rlast_i,
      I4 => next_buf_nfull_reg_n_0,
      I5 => next_buf_nfull_r_reg_n_0,
      O => \next_buf_nfull_r_i_1__0_n_0\
    );
next_buf_nfull_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \next_buf_nfull_r_i_1__0_n_0\,
      Q => next_buf_nfull_r_reg_n_0,
      R => buf1_rdy
    );
next_buf_nfull_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \next_buf_nfull_i_1__0_n_0\,
      Q => next_buf_nfull_reg_n_0,
      R => '0'
    );
\reg_ctrl[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(0),
      I1 => ctrl_cha,
      O => \reg_ctrl[0]_i_1__0_n_0\
    );
\reg_ctrl[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(1),
      I1 => ctrl_cha,
      O => \reg_ctrl[1]_i_1__0_n_0\
    );
\reg_ctrl[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(4),
      I1 => ctrl_cha,
      O => \reg_ctrl[4]_i_1__0_n_0\
    );
\reg_ctrl[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(5),
      I1 => ctrl_cha,
      O => \reg_ctrl[5]_i_1__0_n_0\
    );
\reg_ctrl[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(6),
      I1 => ctrl_cha,
      O => \reg_ctrl[6]_i_1__0_n_0\
    );
\reg_ctrl[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(7),
      I1 => ctrl_cha,
      O => \reg_ctrl[7]_i_1__0_n_0\
    );
\reg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[0]_i_1__0_n_0\,
      Q => p_4_in(16),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[1]_i_1__0_n_0\,
      Q => p_4_in(17),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => ctrl_cha,
      D => \reg_ctrl_reg[7]_0\(2),
      Q => p_4_in(18),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => ctrl_cha,
      D => \reg_ctrl_reg[7]_0\(3),
      Q => p_4_in(19),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[4]_i_1__0_n_0\,
      Q => p_4_in(20),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[5]_i_1__0_n_0\,
      Q => p_4_in(21),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[6]_i_1__0_n_0\,
      Q => p_4_in(22),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[7]_i_1__0_n_0\,
      Q => p_4_in(23),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_rd_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[16]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[16]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[16]_2\,
      O => D(0)
    );
\reg_rd_data[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[16]_i_6_n_0\,
      I1 => p_4_in(16),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[16]_i_3_n_0\
    );
\reg_rd_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(0),
      I1 => p_3_in(16),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(16),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(16),
      O => \reg_rd_data[16]_i_6_n_0\
    );
\reg_rd_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[17]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[17]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[17]_0\,
      O => D(1)
    );
\reg_rd_data[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[17]_i_6_n_0\,
      I1 => p_4_in(17),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[17]_i_3_n_0\
    );
\reg_rd_data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(1),
      I1 => p_3_in(17),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(17),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(17),
      O => \reg_rd_data[17]_i_6_n_0\
    );
\reg_rd_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[18]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[18]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[18]_0\,
      O => D(2)
    );
\reg_rd_data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[18]_i_6_n_0\,
      I1 => p_4_in(18),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[18]_i_3_n_0\
    );
\reg_rd_data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(2),
      I1 => p_3_in(18),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(18),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(18),
      O => \reg_rd_data[18]_i_6_n_0\
    );
\reg_rd_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[19]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[19]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[19]_0\,
      O => D(3)
    );
\reg_rd_data[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[19]_i_6_n_0\,
      I1 => p_4_in(19),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[19]_i_3_n_0\
    );
\reg_rd_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(3),
      I1 => p_3_in(19),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(19),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(19),
      O => \reg_rd_data[19]_i_6_n_0\
    );
\reg_rd_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[20]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[20]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[20]_0\,
      O => D(4)
    );
\reg_rd_data[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[20]_i_6_n_0\,
      I1 => p_4_in(20),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[20]_i_3_n_0\
    );
\reg_rd_data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(4),
      I1 => p_3_in(20),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(20),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(20),
      O => \reg_rd_data[20]_i_6_n_0\
    );
\reg_rd_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[21]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[21]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[21]_0\,
      O => D(5)
    );
\reg_rd_data[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[21]_i_6_n_0\,
      I1 => p_4_in(21),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[21]_i_3_n_0\
    );
\reg_rd_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(5),
      I1 => p_3_in(21),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(21),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(21),
      O => \reg_rd_data[21]_i_6_n_0\
    );
\reg_rd_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[22]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[22]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[22]_0\,
      O => D(6)
    );
\reg_rd_data[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[22]_i_6_n_0\,
      I1 => p_4_in(22),
      I2 => \reg_rd_data_reg[16]_1\,
      I3 => \reg_rd_data_reg[16]_3\,
      I4 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[22]_i_3_n_0\
    );
\reg_rd_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[22]_i_3_0\(6),
      I1 => p_3_in(22),
      I2 => \reg_rd_data[22]_i_3_1\,
      I3 => \reg_rd_data[22]_i_3_2\,
      I4 => Q(22),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(22),
      O => \reg_rd_data[22]_i_6_n_0\
    );
\reg_rd_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[23]\,
      I1 => \reg_rd_data_reg[16]_0\,
      I2 => \reg_rd_data[23]_i_3_n_0\,
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[23]_0\,
      O => D(7)
    );
\reg_rd_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00AA00F0000000"
    )
        port map (
      I0 => \reg_rd_data_reg[23]_1\,
      I1 => Q(23),
      I2 => p_4_in(23),
      I3 => \reg_rd_data_reg[16]_1\,
      I4 => \reg_rd_data_reg[16]_3\,
      I5 => \reg_rd_data_reg[16]_4\,
      O => \reg_rd_data[23]_i_3_n_0\
    );
\reg_sts[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in5_in,
      O => p_3_out(0)
    );
\reg_sts[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in5_in,
      O => p_3_out(1)
    );
\reg_sts[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in1_in,
      O => p_3_out(2)
    );
\reg_sts[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_1_in,
      O => p_3_out(3)
    );
\reg_sts[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in5_in,
      O => p_3_out(5)
    );
\reg_sts[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in5_in,
      O => p_3_out(6)
    );
\reg_sts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(0),
      Q => p_3_in(16),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(1),
      Q => p_3_in(17),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(2),
      Q => p_3_in(18),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(3),
      Q => p_3_in(19),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_onehot_state_cs_reg_n_0_[3]\,
      Q => p_3_in(20),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(5),
      Q => p_3_in(21),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\reg_sts_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(6),
      Q => p_3_in(22),
      R => \FSM_sequential_state_cs_reg[0]\
    );
\req_buf_addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(0),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(0),
      O => \req_buf_addr[0]_i_1__0_n_0\
    );
\req_buf_addr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(10),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(10),
      O => \req_buf_addr[10]_i_1__0_n_0\
    );
\req_buf_addr[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(11),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(11),
      O => \req_buf_addr[11]_i_1__0_n_0\
    );
\req_buf_addr[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(12),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(12),
      O => \req_buf_addr[12]_i_1__0_n_0\
    );
\req_buf_addr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(13),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(13),
      O => \req_buf_addr[13]_i_1__0_n_0\
    );
\req_buf_addr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(14),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(14),
      O => \req_buf_addr[14]_i_1__0_n_0\
    );
\req_buf_addr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(15),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(15),
      O => \req_buf_addr[15]_i_1__0_n_0\
    );
\req_buf_addr[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(16),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(16),
      O => \req_buf_addr[16]_i_1__0_n_0\
    );
\req_buf_addr[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(17),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(17),
      O => \req_buf_addr[17]_i_1__0_n_0\
    );
\req_buf_addr[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(18),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(18),
      O => \req_buf_addr[18]_i_1__0_n_0\
    );
\req_buf_addr[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(19),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(19),
      O => \req_buf_addr[19]_i_1__0_n_0\
    );
\req_buf_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(1),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(1),
      O => \req_buf_addr[1]_i_1__0_n_0\
    );
\req_buf_addr[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(20),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(20),
      O => \req_buf_addr[20]_i_1__0_n_0\
    );
\req_buf_addr[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(21),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(21),
      O => \req_buf_addr[21]_i_1__0_n_0\
    );
\req_buf_addr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(22),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(22),
      O => \req_buf_addr[22]_i_1__0_n_0\
    );
\req_buf_addr[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(23),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(23),
      O => \req_buf_addr[23]_i_1__0_n_0\
    );
\req_buf_addr[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(24),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(24),
      O => \req_buf_addr[24]_i_1__0_n_0\
    );
\req_buf_addr[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(25),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(25),
      O => \req_buf_addr[25]_i_1__0_n_0\
    );
\req_buf_addr[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(26),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(26),
      O => \req_buf_addr[26]_i_1__0_n_0\
    );
\req_buf_addr[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(27),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(27),
      O => \req_buf_addr[27]_i_1__0_n_0\
    );
\req_buf_addr[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(28),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(28),
      O => \req_buf_addr[28]_i_1__0_n_0\
    );
\req_buf_addr[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(29),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(29),
      O => \req_buf_addr[29]_i_1__0_n_0\
    );
\req_buf_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(2),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(2),
      O => \req_buf_addr[2]_i_1__0_n_0\
    );
\req_buf_addr[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(30),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(30),
      O => \req_buf_addr[30]_i_1__0_n_0\
    );
\req_buf_addr[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F8F0F0F0F0"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => final_transf_reg_n_0,
      I2 => buf1_rdy,
      I3 => next_buf_nfull_reg_n_0,
      I4 => p_1_in,
      I5 => \dac_rp_curr[31]_i_5__0_n_0\,
      O => req_buf_addr_0
    );
\req_buf_addr[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(31),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(31),
      O => \req_buf_addr[31]_i_2__0_n_0\
    );
\req_buf_addr[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => \req_buf_addr[31]_i_3__0_n_0\
    );
\req_buf_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(3),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(3),
      O => \req_buf_addr[3]_i_1__0_n_0\
    );
\req_buf_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(4),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(4),
      O => \req_buf_addr[4]_i_1__0_n_0\
    );
\req_buf_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(5),
      O => \req_buf_addr[5]_i_1__0_n_0\
    );
\req_buf_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(6),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(6),
      O => \req_buf_addr[6]_i_1__0_n_0\
    );
\req_buf_addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(7),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(7),
      O => \req_buf_addr[7]_i_1__0_n_0\
    );
\req_buf_addr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(8),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(8),
      O => \req_buf_addr[8]_i_1__0_n_0\
    );
\req_buf_addr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3__0_n_0\,
      I2 => Q(9),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_0\(9),
      O => \req_buf_addr[9]_i_1__0_n_0\
    );
\req_buf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[0]_i_1__0_n_0\,
      Q => req_buf_addr(0),
      R => '0'
    );
\req_buf_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[10]_i_1__0_n_0\,
      Q => req_buf_addr(10),
      R => '0'
    );
\req_buf_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[11]_i_1__0_n_0\,
      Q => req_buf_addr(11),
      R => '0'
    );
\req_buf_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[12]_i_1__0_n_0\,
      Q => req_buf_addr(12),
      R => '0'
    );
\req_buf_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[13]_i_1__0_n_0\,
      Q => req_buf_addr(13),
      R => '0'
    );
\req_buf_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[14]_i_1__0_n_0\,
      Q => req_buf_addr(14),
      R => '0'
    );
\req_buf_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[15]_i_1__0_n_0\,
      Q => req_buf_addr(15),
      R => '0'
    );
\req_buf_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[16]_i_1__0_n_0\,
      Q => req_buf_addr(16),
      R => '0'
    );
\req_buf_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[17]_i_1__0_n_0\,
      Q => req_buf_addr(17),
      R => '0'
    );
\req_buf_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[18]_i_1__0_n_0\,
      Q => req_buf_addr(18),
      R => '0'
    );
\req_buf_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[19]_i_1__0_n_0\,
      Q => req_buf_addr(19),
      R => '0'
    );
\req_buf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[1]_i_1__0_n_0\,
      Q => req_buf_addr(1),
      R => '0'
    );
\req_buf_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[20]_i_1__0_n_0\,
      Q => req_buf_addr(20),
      R => '0'
    );
\req_buf_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[21]_i_1__0_n_0\,
      Q => req_buf_addr(21),
      R => '0'
    );
\req_buf_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[22]_i_1__0_n_0\,
      Q => req_buf_addr(22),
      R => '0'
    );
\req_buf_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[23]_i_1__0_n_0\,
      Q => req_buf_addr(23),
      R => '0'
    );
\req_buf_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[24]_i_1__0_n_0\,
      Q => req_buf_addr(24),
      R => '0'
    );
\req_buf_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[25]_i_1__0_n_0\,
      Q => req_buf_addr(25),
      R => '0'
    );
\req_buf_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[26]_i_1__0_n_0\,
      Q => req_buf_addr(26),
      R => '0'
    );
\req_buf_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[27]_i_1__0_n_0\,
      Q => req_buf_addr(27),
      R => '0'
    );
\req_buf_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[28]_i_1__0_n_0\,
      Q => req_buf_addr(28),
      R => '0'
    );
\req_buf_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[29]_i_1__0_n_0\,
      Q => req_buf_addr(29),
      R => '0'
    );
\req_buf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[2]_i_1__0_n_0\,
      Q => req_buf_addr(2),
      R => '0'
    );
\req_buf_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[30]_i_1__0_n_0\,
      Q => req_buf_addr(30),
      R => '0'
    );
\req_buf_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[31]_i_2__0_n_0\,
      Q => req_buf_addr(31),
      R => '0'
    );
\req_buf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[3]_i_1__0_n_0\,
      Q => req_buf_addr(3),
      R => '0'
    );
\req_buf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[4]_i_1__0_n_0\,
      Q => req_buf_addr(4),
      R => '0'
    );
\req_buf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[5]_i_1__0_n_0\,
      Q => req_buf_addr(5),
      R => '0'
    );
\req_buf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[6]_i_1__0_n_0\,
      Q => req_buf_addr(6),
      R => '0'
    );
\req_buf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[7]_i_1__0_n_0\,
      Q => req_buf_addr(7),
      R => '0'
    );
\req_buf_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[8]_i_1__0_n_0\,
      Q => req_buf_addr(8),
      R => '0'
    );
\req_buf_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[9]_i_1__0_n_0\,
      Q => req_buf_addr(9),
      R => '0'
    );
\req_buf_addr_sel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFF8F8F800"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => buf2_rdy,
      I2 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I3 => \req_buf_addr_sel_i_2__0_n_0\,
      I4 => \req_buf_addr_sel_i_3__0_n_0\,
      I5 => p_0_in5_in,
      O => \req_buf_addr_sel_i_1__0_n_0\
    );
\req_buf_addr_sel_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => final_transf_reg_n_0,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => buf1_rdy_reg_n_0,
      I3 => p_0_in5_in,
      I4 => buf2_rdy,
      O => \req_buf_addr_sel_i_2__0_n_0\
    );
\req_buf_addr_sel_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => fifo_rst_cntdwn_reg_n_0,
      I2 => fifo_rst_cnt_reg(0),
      I3 => fifo_rst_cnt_reg(1),
      I4 => fifo_rst_cnt_reg(2),
      I5 => fifo_rst_cnt_reg(3),
      O => \req_buf_addr_sel_i_3__0_n_0\
    );
req_buf_addr_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \req_buf_addr_sel_i_1__0_n_0\,
      Q => p_0_in5_in,
      R => buf1_rdy
    );
\transf_end_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_dac2_rlast_i,
      I1 => m_axi_dac2_rvalid_i,
      O => transf_end0
    );
transf_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => transf_end,
      Q => transf_end_r,
      R => '0'
    );
transf_end_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => transf_end0,
      Q => transf_end,
      R => \FSM_sequential_state_cs_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4 is
  port (
    rst_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ctl_trg__0\ : out STD_LOGIC;
    \dac_chb_conf_reg[2]\ : out STD_LOGIC;
    \dac_chb_conf_reg[3]\ : out STD_LOGIC;
    \dac_chb_conf_reg[4]\ : out STD_LOGIC;
    \dac_chb_conf_reg[5]\ : out STD_LOGIC;
    \dac_chb_conf_reg[6]\ : out STD_LOGIC;
    \dac_chb_conf_reg[7]\ : out STD_LOGIC;
    \cfg_cha_step_reg[16]\ : out STD_LOGIC;
    \cfg_cha_step_reg[17]\ : out STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    fifo_re0 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rlast_i : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[6]\ : in STD_LOGIC;
    \reg_rd_data_reg[7]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[29]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[30]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    m_axi_dac1_arready_i : in STD_LOGIC;
    \fifo_full0__11\ : in STD_LOGIC;
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_num_trig : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[0]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_5\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_6\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_1\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[17]_i_4_0\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4 : entity is "rp_dma_mm2s_ctrl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4 is
  signal \FSM_onehot_state_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_cs_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_cs_reg_n_0_[4]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal U_dma_mm2s_data_ctrl_n_2 : STD_LOGIC;
  signal buf1_rdy : STD_LOGIC;
  signal buf1_rdy_i_1_n_0 : STD_LOGIC;
  signal buf1_rdy_reg_n_0 : STD_LOGIC;
  signal buf2_rdy : STD_LOGIC;
  signal buf2_rdy_i_1_n_0 : STD_LOGIC;
  signal buf_ovr_limit : STD_LOGIC;
  signal buf_ovr_limit0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \buf_ovr_limit0_carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__0_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__1_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__2_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__3_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_4\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_5\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__4_n_7\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_6\ : STD_LOGIC;
  signal \buf_ovr_limit0_carry__5_n_7\ : STD_LOGIC;
  signal buf_ovr_limit0_carry_i_1_n_0 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_0 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_1 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_2 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_3 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_4 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_5 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_6 : STD_LOGIC;
  signal buf_ovr_limit0_carry_n_7 : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__0_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__1_n_3\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_1\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_2\ : STD_LOGIC;
  signal \buf_ovr_limit_carry__2_n_3\ : STD_LOGIC;
  signal buf_ovr_limit_carry_i_1_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_2_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_3_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_4_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_5_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_6_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_7_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_i_8_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_0 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_1 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_2 : STD_LOGIC;
  signal buf_ovr_limit_carry_n_3 : STD_LOGIC;
  signal \^ctl_trg__0\ : STD_LOGIC;
  signal dac_rp_curr : STD_LOGIC;
  signal \dac_rp_curr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[15]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[16]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[17]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[18]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[19]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[20]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[21]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[22]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[23]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[24]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[25]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[26]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[27]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[28]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[29]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[30]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_10_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_2_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_3_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_5_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[31]_i_9_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_rp_curr[9]_i_1_n_0\ : STD_LOGIC;
  signal fifo_full_reg_i_1_n_0 : STD_LOGIC;
  signal fifo_full_reg_reg_n_0 : STD_LOGIC;
  signal fifo_re_r : STD_LOGIC;
  signal fifo_re_r2 : STD_LOGIC;
  signal fifo_re_r3 : STD_LOGIC;
  signal \fifo_rst_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal fifo_rst_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_rst_cntdwn_i_1_n_0 : STD_LOGIC;
  signal fifo_rst_cntdwn_i_2_n_0 : STD_LOGIC;
  signal fifo_rst_cntdwn_reg_n_0 : STD_LOGIC;
  signal final_transf_i_1_n_0 : STD_LOGIC;
  signal final_transf_reg_n_0 : STD_LOGIC;
  signal full_cnt : STD_LOGIC;
  signal \full_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \full_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \full_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \full_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \full_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal in21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_dac_arvalid_o_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_dac_arvalid_o_reg_0\ : STD_LOGIC;
  signal next_buf_nfull_i_1_n_0 : STD_LOGIC;
  signal next_buf_nfull_i_2_n_0 : STD_LOGIC;
  signal next_buf_nfull_r_i_1_n_0 : STD_LOGIC;
  signal next_buf_nfull_r_reg_n_0 : STD_LOGIC;
  signal next_buf_nfull_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_ctrl[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_6_n_0\ : STD_LOGIC;
  signal req_buf_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \req_buf_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \req_buf_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \req_buf_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \req_buf_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal req_buf_addr_0 : STD_LOGIC;
  signal req_buf_addr_sel_i_1_n_0 : STD_LOGIC;
  signal req_buf_addr_sel_i_2_n_0 : STD_LOGIC;
  signal req_buf_addr_sel_i_3_n_0 : STD_LOGIC;
  signal \^rst_n_0\ : STD_LOGIC;
  signal state_ns : STD_LOGIC;
  signal \state_ns1__0\ : STD_LOGIC;
  signal transf_end : STD_LOGIC;
  signal transf_end0 : STD_LOGIC;
  signal transf_end_r : STD_LOGIC;
  signal \NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_buf_ovr_limit_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_ovr_limit_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[2]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state_cs[4]_i_4\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[0]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[1]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[2]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[3]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_cs_reg[4]\ : label is "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of buf_ovr_limit0_carry : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \buf_ovr_limit0_inferred__0/i__carry__6\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of buf_ovr_limit_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \buf_ovr_limit_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \dac_rp_curr[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dac_rp_curr[1]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dac_rp_curr[2]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dac_rp_curr[31]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dac_rp_curr[31]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dac_rp_curr[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dac_rp_curr[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dac_rp_curr[5]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \fifo_rst_cnt[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of fifo_rst_cntdwn_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \full_cnt[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \full_cnt[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \full_cnt[4]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \full_cnt[5]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \full_cnt[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \full_cnt[7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \reg_ctrl[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \reg_ctrl[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \reg_ctrl[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reg_ctrl[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reg_ctrl[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reg_ctrl[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reg_sts[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \reg_sts[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \reg_sts[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_sts[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \reg_sts[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \reg_sts[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of req_buf_addr_sel_i_2 : label is "soft_lutpair19";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \ctl_trg__0\ <= \^ctl_trg__0\;
  m_axi_dac_arvalid_o_reg_0 <= \^m_axi_dac_arvalid_o_reg_0\;
  rst_n_0 <= \^rst_n_0\;
\FSM_onehot_state_cs[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_4_in(1),
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => final_transf_reg_n_0,
      I3 => next_buf_nfull_reg_n_0,
      O => \FSM_onehot_state_cs[0]_i_1_n_0\
    );
\FSM_onehot_state_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => p_4_in(1),
      I2 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I3 => p_1_in,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state_cs[1]_i_1_n_0\
    );
\FSM_onehot_state_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00AE00AE00AE"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => \state_ns1__0\,
      I3 => p_4_in(1),
      I4 => next_buf_nfull_r_reg_n_0,
      I5 => p_1_in,
      O => \FSM_onehot_state_cs[2]_i_1_n_0\
    );
\FSM_onehot_state_cs[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => next_buf_nfull_reg_n_0,
      I1 => final_transf_reg_n_0,
      O => \state_ns1__0\
    );
\FSM_onehot_state_cs[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => next_buf_nfull_r_reg_n_0,
      I1 => p_1_in,
      I2 => p_4_in(1),
      I3 => buf1_rdy,
      O => \FSM_onehot_state_cs[3]_i_1_n_0\
    );
\FSM_onehot_state_cs[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_cs[4]_i_3_n_0\,
      I1 => \FSM_onehot_state_cs[4]_i_4_n_0\,
      I2 => buf1_rdy,
      I3 => p_4_in(0),
      I4 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I5 => transf_end,
      O => state_ns
    );
\FSM_onehot_state_cs[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_4_in(1),
      O => \FSM_onehot_state_cs[4]_i_2_n_0\
    );
\FSM_onehot_state_cs[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFAFAAAFA"
    )
        port map (
      I0 => fifo_rst_cntdwn_i_2_n_0,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => p_0_in1_in,
      I3 => U_dma_mm2s_data_ctrl_n_2,
      I4 => fifo_full_reg_reg_n_0,
      I5 => p_4_in(1),
      O => \FSM_onehot_state_cs[4]_i_3_n_0\
    );
\FSM_onehot_state_cs[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_4_in(1),
      I1 => next_buf_nfull_r_reg_n_0,
      I2 => next_buf_nfull_reg_n_0,
      I3 => p_1_in,
      O => \FSM_onehot_state_cs[4]_i_4_n_0\
    );
\FSM_onehot_state_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[0]_i_1_n_0\,
      Q => p_1_in,
      R => \^rst_n_0\
    );
\FSM_onehot_state_cs_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[1]_i_1_n_0\,
      Q => buf1_rdy,
      S => \^rst_n_0\
    );
\FSM_onehot_state_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[2]_i_1_n_0\,
      Q => p_0_in1_in,
      R => \^rst_n_0\
    );
\FSM_onehot_state_cs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[3]_i_1_n_0\,
      Q => \FSM_onehot_state_cs_reg_n_0_[3]\,
      R => \^rst_n_0\
    );
\FSM_onehot_state_cs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_dac1_aclk,
      CE => state_ns,
      D => \FSM_onehot_state_cs[4]_i_2_n_0\,
      Q => \FSM_onehot_state_cs_reg_n_0_[4]\,
      R => \^rst_n_0\
    );
U_dma_mm2s_data_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6
     port map (
      Q(7) => \full_cnt_reg_n_0_[7]\,
      Q(6) => \full_cnt_reg_n_0_[6]\,
      Q(5) => \full_cnt_reg_n_0_[5]\,
      Q(4) => \full_cnt_reg_n_0_[4]\,
      Q(3) => \full_cnt_reg_n_0_[3]\,
      Q(2) => \full_cnt_reg_n_0_[2]\,
      Q(1) => \full_cnt_reg_n_0_[1]\,
      Q(0) => \full_cnt_reg_n_0_[0]\,
      SR(0) => \^rst_n_0\,
      \full_cnt_reg[3]\ => U_dma_mm2s_data_ctrl_n_2,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac1_arready_i => m_axi_dac1_arready_i,
      m_axi_dac1_rlast_i => m_axi_dac1_rlast_i,
      m_axi_dac1_rvalid_i => m_axi_dac1_rvalid_i,
      m_axi_rready_reg_0 => m_axi_rready_reg,
      req_st_reg_0 => \^m_axi_dac_arvalid_o_reg_0\,
      rst_n => rst_n,
      wr_en => wr_en
    );
buf1_rdy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => final_transf_reg_n_0,
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => p_4_in(6),
      O => buf1_rdy_i_1_n_0
    );
buf1_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => buf1_rdy_i_1_n_0,
      Q => buf1_rdy_reg_n_0,
      R => buf1_rdy
    );
buf2_rdy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => buf2_rdy,
      I1 => final_transf_reg_n_0,
      I2 => p_0_in5_in,
      I3 => p_4_in(7),
      O => buf2_rdy_i_1_n_0
    );
buf2_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => buf2_rdy_i_1_n_0,
      Q => buf2_rdy,
      R => buf1_rdy
    );
buf_ovr_limit0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => buf_ovr_limit0_carry_n_0,
      CO(2) => buf_ovr_limit0_carry_n_1,
      CO(1) => buf_ovr_limit0_carry_n_2,
      CO(0) => buf_ovr_limit0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(7),
      DI(0) => '0',
      O(3) => buf_ovr_limit0_carry_n_4,
      O(2) => buf_ovr_limit0_carry_n_5,
      O(1) => buf_ovr_limit0_carry_n_6,
      O(0) => buf_ovr_limit0_carry_n_7,
      S(3 downto 2) => \^q\(9 downto 8),
      S(1) => buf_ovr_limit0_carry_i_1_n_0,
      S(0) => \^q\(6)
    );
\buf_ovr_limit0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => buf_ovr_limit0_carry_n_0,
      CO(3) => \buf_ovr_limit0_carry__0_n_0\,
      CO(2) => \buf_ovr_limit0_carry__0_n_1\,
      CO(1) => \buf_ovr_limit0_carry__0_n_2\,
      CO(0) => \buf_ovr_limit0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__0_n_4\,
      O(2) => \buf_ovr_limit0_carry__0_n_5\,
      O(1) => \buf_ovr_limit0_carry__0_n_6\,
      O(0) => \buf_ovr_limit0_carry__0_n_7\,
      S(3 downto 0) => \^q\(13 downto 10)
    );
\buf_ovr_limit0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__0_n_0\,
      CO(3) => \buf_ovr_limit0_carry__1_n_0\,
      CO(2) => \buf_ovr_limit0_carry__1_n_1\,
      CO(1) => \buf_ovr_limit0_carry__1_n_2\,
      CO(0) => \buf_ovr_limit0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__1_n_4\,
      O(2) => \buf_ovr_limit0_carry__1_n_5\,
      O(1) => \buf_ovr_limit0_carry__1_n_6\,
      O(0) => \buf_ovr_limit0_carry__1_n_7\,
      S(3 downto 0) => \^q\(17 downto 14)
    );
\buf_ovr_limit0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__1_n_0\,
      CO(3) => \buf_ovr_limit0_carry__2_n_0\,
      CO(2) => \buf_ovr_limit0_carry__2_n_1\,
      CO(1) => \buf_ovr_limit0_carry__2_n_2\,
      CO(0) => \buf_ovr_limit0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__2_n_4\,
      O(2) => \buf_ovr_limit0_carry__2_n_5\,
      O(1) => \buf_ovr_limit0_carry__2_n_6\,
      O(0) => \buf_ovr_limit0_carry__2_n_7\,
      S(3 downto 0) => \^q\(21 downto 18)
    );
\buf_ovr_limit0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__2_n_0\,
      CO(3) => \buf_ovr_limit0_carry__3_n_0\,
      CO(2) => \buf_ovr_limit0_carry__3_n_1\,
      CO(1) => \buf_ovr_limit0_carry__3_n_2\,
      CO(0) => \buf_ovr_limit0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__3_n_4\,
      O(2) => \buf_ovr_limit0_carry__3_n_5\,
      O(1) => \buf_ovr_limit0_carry__3_n_6\,
      O(0) => \buf_ovr_limit0_carry__3_n_7\,
      S(3 downto 0) => \^q\(25 downto 22)
    );
\buf_ovr_limit0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__3_n_0\,
      CO(3) => \buf_ovr_limit0_carry__4_n_0\,
      CO(2) => \buf_ovr_limit0_carry__4_n_1\,
      CO(1) => \buf_ovr_limit0_carry__4_n_2\,
      CO(0) => \buf_ovr_limit0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \buf_ovr_limit0_carry__4_n_4\,
      O(2) => \buf_ovr_limit0_carry__4_n_5\,
      O(1) => \buf_ovr_limit0_carry__4_n_6\,
      O(0) => \buf_ovr_limit0_carry__4_n_7\,
      S(3 downto 0) => \^q\(29 downto 26)
    );
\buf_ovr_limit0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_carry__4_n_0\,
      CO(3 downto 1) => \NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buf_ovr_limit0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buf_ovr_limit0_carry__5_n_6\,
      O(0) => \buf_ovr_limit0_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^q\(31 downto 30)
    );
buf_ovr_limit0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => buf_ovr_limit0_carry_i_1_n_0
    );
\buf_ovr_limit0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(3 downto 0),
      O(3 downto 0) => buf_ovr_limit0(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__0_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__0_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__0_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(7 downto 4),
      O(3 downto 0) => buf_ovr_limit0(7 downto 4),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__0_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__1_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__1_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__1_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(11 downto 8),
      O(3 downto 0) => buf_ovr_limit0(11 downto 8),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__1_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__2_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__2_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__2_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(15 downto 12),
      O(3 downto 0) => buf_ovr_limit0(15 downto 12),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__2_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__3_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__3_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__3_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(19 downto 16),
      O(3 downto 0) => buf_ovr_limit0(19 downto 16),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__3_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__4_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__4_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__4_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(23 downto 20),
      O(3 downto 0) => buf_ovr_limit0(23 downto 20),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__4_n_0\,
      CO(3) => \buf_ovr_limit0_inferred__0/i__carry__5_n_0\,
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__5_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__5_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => req_buf_addr(27 downto 24),
      O(3 downto 0) => buf_ovr_limit0(27 downto 24),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\buf_ovr_limit0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \buf_ovr_limit0_inferred__0/i__carry__6_n_1\,
      CO(1) => \buf_ovr_limit0_inferred__0/i__carry__6_n_2\,
      CO(0) => \buf_ovr_limit0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => req_buf_addr(30 downto 28),
      O(3 downto 0) => buf_ovr_limit0(31 downto 28),
      S(3) => \i__carry__6_i_1_n_0\,
      S(2) => \i__carry__6_i_2_n_0\,
      S(1) => \i__carry__6_i_3_n_0\,
      S(0) => \i__carry__6_i_4_n_0\
    );
buf_ovr_limit_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => buf_ovr_limit_carry_n_0,
      CO(2) => buf_ovr_limit_carry_n_1,
      CO(1) => buf_ovr_limit_carry_n_2,
      CO(0) => buf_ovr_limit_carry_n_3,
      CYINIT => '1',
      DI(3) => buf_ovr_limit_carry_i_1_n_0,
      DI(2) => buf_ovr_limit_carry_i_2_n_0,
      DI(1) => buf_ovr_limit_carry_i_3_n_0,
      DI(0) => buf_ovr_limit_carry_i_4_n_0,
      O(3 downto 0) => NLW_buf_ovr_limit_carry_O_UNCONNECTED(3 downto 0),
      S(3) => buf_ovr_limit_carry_i_5_n_0,
      S(2) => buf_ovr_limit_carry_i_6_n_0,
      S(1) => buf_ovr_limit_carry_i_7_n_0,
      S(0) => buf_ovr_limit_carry_i_8_n_0
    );
\buf_ovr_limit_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => buf_ovr_limit_carry_n_0,
      CO(3) => \buf_ovr_limit_carry__0_n_0\,
      CO(2) => \buf_ovr_limit_carry__0_n_1\,
      CO(1) => \buf_ovr_limit_carry__0_n_2\,
      CO(0) => \buf_ovr_limit_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__0_i_1_n_0\,
      DI(2) => \buf_ovr_limit_carry__0_i_2_n_0\,
      DI(1) => \buf_ovr_limit_carry__0_i_3_n_0\,
      DI(0) => \buf_ovr_limit_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__0_i_5_n_0\,
      S(2) => \buf_ovr_limit_carry__0_i_6_n_0\,
      S(1) => \buf_ovr_limit_carry__0_i_7_n_0\,
      S(0) => \buf_ovr_limit_carry__0_i_8_n_0\
    );
\buf_ovr_limit_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__1_n_7\,
      I1 => buf_ovr_limit0(14),
      I2 => buf_ovr_limit0(15),
      I3 => \buf_ovr_limit0_carry__1_n_6\,
      O => \buf_ovr_limit_carry__0_i_1_n_0\
    );
\buf_ovr_limit_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__0_n_5\,
      I1 => buf_ovr_limit0(12),
      I2 => buf_ovr_limit0(13),
      I3 => \buf_ovr_limit0_carry__0_n_4\,
      O => \buf_ovr_limit_carry__0_i_2_n_0\
    );
\buf_ovr_limit_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__0_n_7\,
      I1 => buf_ovr_limit0(10),
      I2 => buf_ovr_limit0(11),
      I3 => \buf_ovr_limit0_carry__0_n_6\,
      O => \buf_ovr_limit_carry__0_i_3_n_0\
    );
\buf_ovr_limit_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => buf_ovr_limit0_carry_n_5,
      I1 => buf_ovr_limit0(8),
      I2 => buf_ovr_limit0(9),
      I3 => buf_ovr_limit0_carry_n_4,
      O => \buf_ovr_limit_carry__0_i_4_n_0\
    );
\buf_ovr_limit_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(15),
      I1 => \buf_ovr_limit0_carry__1_n_6\,
      I2 => \buf_ovr_limit0_carry__1_n_7\,
      I3 => buf_ovr_limit0(14),
      O => \buf_ovr_limit_carry__0_i_5_n_0\
    );
\buf_ovr_limit_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(13),
      I1 => \buf_ovr_limit0_carry__0_n_4\,
      I2 => \buf_ovr_limit0_carry__0_n_5\,
      I3 => buf_ovr_limit0(12),
      O => \buf_ovr_limit_carry__0_i_6_n_0\
    );
\buf_ovr_limit_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(11),
      I1 => \buf_ovr_limit0_carry__0_n_6\,
      I2 => \buf_ovr_limit0_carry__0_n_7\,
      I3 => buf_ovr_limit0(10),
      O => \buf_ovr_limit_carry__0_i_7_n_0\
    );
\buf_ovr_limit_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(9),
      I1 => buf_ovr_limit0_carry_n_4,
      I2 => buf_ovr_limit0_carry_n_5,
      I3 => buf_ovr_limit0(8),
      O => \buf_ovr_limit_carry__0_i_8_n_0\
    );
\buf_ovr_limit_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit_carry__0_n_0\,
      CO(3) => \buf_ovr_limit_carry__1_n_0\,
      CO(2) => \buf_ovr_limit_carry__1_n_1\,
      CO(1) => \buf_ovr_limit_carry__1_n_2\,
      CO(0) => \buf_ovr_limit_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__1_i_1_n_0\,
      DI(2) => \buf_ovr_limit_carry__1_i_2_n_0\,
      DI(1) => \buf_ovr_limit_carry__1_i_3_n_0\,
      DI(0) => \buf_ovr_limit_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__1_i_5_n_0\,
      S(2) => \buf_ovr_limit_carry__1_i_6_n_0\,
      S(1) => \buf_ovr_limit_carry__1_i_7_n_0\,
      S(0) => \buf_ovr_limit_carry__1_i_8_n_0\
    );
\buf_ovr_limit_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__3_n_7\,
      I1 => buf_ovr_limit0(22),
      I2 => buf_ovr_limit0(23),
      I3 => \buf_ovr_limit0_carry__3_n_6\,
      O => \buf_ovr_limit_carry__1_i_1_n_0\
    );
\buf_ovr_limit_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__2_n_5\,
      I1 => buf_ovr_limit0(20),
      I2 => buf_ovr_limit0(21),
      I3 => \buf_ovr_limit0_carry__2_n_4\,
      O => \buf_ovr_limit_carry__1_i_2_n_0\
    );
\buf_ovr_limit_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__2_n_7\,
      I1 => buf_ovr_limit0(18),
      I2 => buf_ovr_limit0(19),
      I3 => \buf_ovr_limit0_carry__2_n_6\,
      O => \buf_ovr_limit_carry__1_i_3_n_0\
    );
\buf_ovr_limit_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__1_n_5\,
      I1 => buf_ovr_limit0(16),
      I2 => buf_ovr_limit0(17),
      I3 => \buf_ovr_limit0_carry__1_n_4\,
      O => \buf_ovr_limit_carry__1_i_4_n_0\
    );
\buf_ovr_limit_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(23),
      I1 => \buf_ovr_limit0_carry__3_n_6\,
      I2 => \buf_ovr_limit0_carry__3_n_7\,
      I3 => buf_ovr_limit0(22),
      O => \buf_ovr_limit_carry__1_i_5_n_0\
    );
\buf_ovr_limit_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(21),
      I1 => \buf_ovr_limit0_carry__2_n_4\,
      I2 => \buf_ovr_limit0_carry__2_n_5\,
      I3 => buf_ovr_limit0(20),
      O => \buf_ovr_limit_carry__1_i_6_n_0\
    );
\buf_ovr_limit_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(19),
      I1 => \buf_ovr_limit0_carry__2_n_6\,
      I2 => \buf_ovr_limit0_carry__2_n_7\,
      I3 => buf_ovr_limit0(18),
      O => \buf_ovr_limit_carry__1_i_7_n_0\
    );
\buf_ovr_limit_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(17),
      I1 => \buf_ovr_limit0_carry__1_n_4\,
      I2 => \buf_ovr_limit0_carry__1_n_5\,
      I3 => buf_ovr_limit0(16),
      O => \buf_ovr_limit_carry__1_i_8_n_0\
    );
\buf_ovr_limit_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_ovr_limit_carry__1_n_0\,
      CO(3) => buf_ovr_limit,
      CO(2) => \buf_ovr_limit_carry__2_n_1\,
      CO(1) => \buf_ovr_limit_carry__2_n_2\,
      CO(0) => \buf_ovr_limit_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \buf_ovr_limit_carry__2_i_1_n_0\,
      DI(2) => \buf_ovr_limit_carry__2_i_2_n_0\,
      DI(1) => \buf_ovr_limit_carry__2_i_3_n_0\,
      DI(0) => \buf_ovr_limit_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_buf_ovr_limit_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_ovr_limit_carry__2_i_5_n_0\,
      S(2) => \buf_ovr_limit_carry__2_i_6_n_0\,
      S(1) => \buf_ovr_limit_carry__2_i_7_n_0\,
      S(0) => \buf_ovr_limit_carry__2_i_8_n_0\
    );
\buf_ovr_limit_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__5_n_7\,
      I1 => buf_ovr_limit0(30),
      I2 => buf_ovr_limit0(31),
      I3 => \buf_ovr_limit0_carry__5_n_6\,
      O => \buf_ovr_limit_carry__2_i_1_n_0\
    );
\buf_ovr_limit_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__4_n_5\,
      I1 => buf_ovr_limit0(28),
      I2 => buf_ovr_limit0(29),
      I3 => \buf_ovr_limit0_carry__4_n_4\,
      O => \buf_ovr_limit_carry__2_i_2_n_0\
    );
\buf_ovr_limit_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__4_n_7\,
      I1 => buf_ovr_limit0(26),
      I2 => buf_ovr_limit0(27),
      I3 => \buf_ovr_limit0_carry__4_n_6\,
      O => \buf_ovr_limit_carry__2_i_3_n_0\
    );
\buf_ovr_limit_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \buf_ovr_limit0_carry__3_n_5\,
      I1 => buf_ovr_limit0(24),
      I2 => buf_ovr_limit0(25),
      I3 => \buf_ovr_limit0_carry__3_n_4\,
      O => \buf_ovr_limit_carry__2_i_4_n_0\
    );
\buf_ovr_limit_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(31),
      I1 => \buf_ovr_limit0_carry__5_n_6\,
      I2 => \buf_ovr_limit0_carry__5_n_7\,
      I3 => buf_ovr_limit0(30),
      O => \buf_ovr_limit_carry__2_i_5_n_0\
    );
\buf_ovr_limit_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(29),
      I1 => \buf_ovr_limit0_carry__4_n_4\,
      I2 => \buf_ovr_limit0_carry__4_n_5\,
      I3 => buf_ovr_limit0(28),
      O => \buf_ovr_limit_carry__2_i_6_n_0\
    );
\buf_ovr_limit_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(27),
      I1 => \buf_ovr_limit0_carry__4_n_6\,
      I2 => \buf_ovr_limit0_carry__4_n_7\,
      I3 => buf_ovr_limit0(26),
      O => \buf_ovr_limit_carry__2_i_7_n_0\
    );
\buf_ovr_limit_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(25),
      I1 => \buf_ovr_limit0_carry__3_n_4\,
      I2 => \buf_ovr_limit0_carry__3_n_5\,
      I3 => buf_ovr_limit0(24),
      O => \buf_ovr_limit_carry__2_i_8_n_0\
    );
buf_ovr_limit_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => buf_ovr_limit0_carry_n_7,
      I1 => buf_ovr_limit0(6),
      I2 => buf_ovr_limit0(7),
      I3 => buf_ovr_limit0_carry_n_6,
      O => buf_ovr_limit_carry_i_1_n_0
    );
buf_ovr_limit_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => buf_ovr_limit0(4),
      I2 => buf_ovr_limit0(5),
      I3 => \^q\(5),
      O => buf_ovr_limit_carry_i_2_n_0
    );
buf_ovr_limit_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => buf_ovr_limit0(2),
      I2 => buf_ovr_limit0(3),
      I3 => \^q\(3),
      O => buf_ovr_limit_carry_i_3_n_0
    );
buf_ovr_limit_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => buf_ovr_limit0(0),
      I2 => buf_ovr_limit0(1),
      I3 => \^q\(1),
      O => buf_ovr_limit_carry_i_4_n_0
    );
buf_ovr_limit_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(7),
      I1 => buf_ovr_limit0_carry_n_6,
      I2 => buf_ovr_limit0_carry_n_7,
      I3 => buf_ovr_limit0(6),
      O => buf_ovr_limit_carry_i_5_n_0
    );
buf_ovr_limit_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(5),
      I1 => \^q\(5),
      I2 => buf_ovr_limit0(4),
      I3 => \^q\(4),
      O => buf_ovr_limit_carry_i_6_n_0
    );
buf_ovr_limit_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(3),
      I1 => \^q\(3),
      I2 => buf_ovr_limit0(2),
      I3 => \^q\(2),
      O => buf_ovr_limit_carry_i_7_n_0
    );
buf_ovr_limit_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => buf_ovr_limit0(1),
      I1 => \^q\(1),
      I2 => buf_ovr_limit0(0),
      I3 => \^q\(0),
      O => buf_ovr_limit_carry_i_8_n_0
    );
\dac_rp_curr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(0),
      I2 => req_buf_addr(0),
      I3 => buf1_rdy,
      I4 => in21(0),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[0]_i_1__1_n_0\
    );
\dac_rp_curr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(0),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(0),
      O => in21(0)
    );
\dac_rp_curr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_7\,
      I2 => req_buf_addr(10),
      I3 => buf1_rdy,
      I4 => in21(10),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[10]_i_1_n_0\
    );
\dac_rp_curr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(10),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(10),
      O => in21(10)
    );
\dac_rp_curr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_6\,
      I2 => req_buf_addr(11),
      I3 => buf1_rdy,
      I4 => in21(11),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[11]_i_1_n_0\
    );
\dac_rp_curr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(11),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(11),
      O => in21(11)
    );
\dac_rp_curr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_5\,
      I2 => req_buf_addr(12),
      I3 => buf1_rdy,
      I4 => in21(12),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[12]_i_1_n_0\
    );
\dac_rp_curr[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(12),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(12),
      O => in21(12)
    );
\dac_rp_curr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__0_n_4\,
      I2 => req_buf_addr(13),
      I3 => buf1_rdy,
      I4 => in21(13),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[13]_i_1_n_0\
    );
\dac_rp_curr[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(13),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(13),
      O => in21(13)
    );
\dac_rp_curr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_7\,
      I2 => req_buf_addr(14),
      I3 => buf1_rdy,
      I4 => in21(14),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[14]_i_1_n_0\
    );
\dac_rp_curr[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(14),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(14),
      O => in21(14)
    );
\dac_rp_curr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_6\,
      I2 => req_buf_addr(15),
      I3 => buf1_rdy,
      I4 => in21(15),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[15]_i_1_n_0\
    );
\dac_rp_curr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(15),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(15),
      O => in21(15)
    );
\dac_rp_curr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_5\,
      I2 => req_buf_addr(16),
      I3 => buf1_rdy,
      I4 => in21(16),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[16]_i_1_n_0\
    );
\dac_rp_curr[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(16),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(16),
      O => in21(16)
    );
\dac_rp_curr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__1_n_4\,
      I2 => req_buf_addr(17),
      I3 => buf1_rdy,
      I4 => in21(17),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[17]_i_1_n_0\
    );
\dac_rp_curr[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(17),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(17),
      O => in21(17)
    );
\dac_rp_curr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_7\,
      I2 => req_buf_addr(18),
      I3 => buf1_rdy,
      I4 => in21(18),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[18]_i_1_n_0\
    );
\dac_rp_curr[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(18),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(18),
      O => in21(18)
    );
\dac_rp_curr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_6\,
      I2 => req_buf_addr(19),
      I3 => buf1_rdy,
      I4 => in21(19),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[19]_i_1_n_0\
    );
\dac_rp_curr[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(19),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(19),
      O => in21(19)
    );
\dac_rp_curr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(1),
      I2 => req_buf_addr(1),
      I3 => buf1_rdy,
      I4 => in21(1),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[1]_i_1_n_0\
    );
\dac_rp_curr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(1),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(1),
      O => in21(1)
    );
\dac_rp_curr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_5\,
      I2 => req_buf_addr(20),
      I3 => buf1_rdy,
      I4 => in21(20),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[20]_i_1_n_0\
    );
\dac_rp_curr[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(20),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(20),
      O => in21(20)
    );
\dac_rp_curr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__2_n_4\,
      I2 => req_buf_addr(21),
      I3 => buf1_rdy,
      I4 => in21(21),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[21]_i_1_n_0\
    );
\dac_rp_curr[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(21),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(21),
      O => in21(21)
    );
\dac_rp_curr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_7\,
      I2 => req_buf_addr(22),
      I3 => buf1_rdy,
      I4 => in21(22),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[22]_i_1_n_0\
    );
\dac_rp_curr[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(22),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(22),
      O => in21(22)
    );
\dac_rp_curr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_6\,
      I2 => req_buf_addr(23),
      I3 => buf1_rdy,
      I4 => in21(23),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[23]_i_1_n_0\
    );
\dac_rp_curr[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(23),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(23),
      O => in21(23)
    );
\dac_rp_curr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_5\,
      I2 => req_buf_addr(24),
      I3 => buf1_rdy,
      I4 => in21(24),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[24]_i_1_n_0\
    );
\dac_rp_curr[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(24),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(24),
      O => in21(24)
    );
\dac_rp_curr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__3_n_4\,
      I2 => req_buf_addr(25),
      I3 => buf1_rdy,
      I4 => in21(25),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[25]_i_1_n_0\
    );
\dac_rp_curr[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(25),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(25),
      O => in21(25)
    );
\dac_rp_curr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_7\,
      I2 => req_buf_addr(26),
      I3 => buf1_rdy,
      I4 => in21(26),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[26]_i_1_n_0\
    );
\dac_rp_curr[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(26),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(26),
      O => in21(26)
    );
\dac_rp_curr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_6\,
      I2 => req_buf_addr(27),
      I3 => buf1_rdy,
      I4 => in21(27),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[27]_i_1_n_0\
    );
\dac_rp_curr[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(27),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(27),
      O => in21(27)
    );
\dac_rp_curr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_5\,
      I2 => req_buf_addr(28),
      I3 => buf1_rdy,
      I4 => in21(28),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[28]_i_1_n_0\
    );
\dac_rp_curr[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(28),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(28),
      O => in21(28)
    );
\dac_rp_curr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__4_n_4\,
      I2 => req_buf_addr(29),
      I3 => buf1_rdy,
      I4 => in21(29),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[29]_i_1_n_0\
    );
\dac_rp_curr[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(29),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(29),
      O => in21(29)
    );
\dac_rp_curr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(2),
      I2 => req_buf_addr(2),
      I3 => buf1_rdy,
      I4 => in21(2),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[2]_i_1_n_0\
    );
\dac_rp_curr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(2),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(2),
      O => in21(2)
    );
\dac_rp_curr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__5_n_7\,
      I2 => req_buf_addr(30),
      I3 => buf1_rdy,
      I4 => in21(30),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[30]_i_1_n_0\
    );
\dac_rp_curr[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(30),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(30),
      O => in21(30)
    );
\dac_rp_curr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCEECCFEFCEECC"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_3_n_0\,
      I1 => buf1_rdy,
      I2 => \dac_rp_curr[31]_i_4__0_n_0\,
      I3 => \dac_rp_curr[31]_i_5_n_0\,
      I4 => transf_end,
      I5 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => dac_rp_curr
    );
\dac_rp_curr[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(3),
      I1 => trig_ip(3),
      I2 => \reg_rd_data_reg[5]_0\(4),
      I3 => trig_ip(4),
      O => \dac_rp_curr[31]_i_10_n_0\
    );
\dac_rp_curr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \buf_ovr_limit0_carry__5_n_6\,
      I2 => buf1_rdy,
      I3 => req_buf_addr(31),
      I4 => in21(31),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[31]_i_2_n_0\
    );
\dac_rp_curr[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => next_buf_nfull_reg_n_0,
      O => \dac_rp_curr[31]_i_3_n_0\
    );
\dac_rp_curr[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => \^ctl_trg__0\,
      I2 => final_transf_reg_n_0,
      O => \dac_rp_curr[31]_i_4__0_n_0\
    );
\dac_rp_curr[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => buf2_rdy,
      I1 => p_0_in5_in,
      I2 => buf1_rdy_reg_n_0,
      O => \dac_rp_curr[31]_i_5_n_0\
    );
\dac_rp_curr[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(31),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(31),
      O => in21(31)
    );
\dac_rp_curr[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => final_transf_reg_n_0,
      I2 => \^ctl_trg__0\,
      I3 => p_1_in,
      O => \dac_rp_curr[31]_i_7__0_n_0\
    );
\dac_rp_curr[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(2),
      I1 => trig_ip(2),
      I2 => event_num_trig,
      I3 => \dac_rp_curr[31]_i_9_n_0\,
      I4 => \dac_rp_curr[31]_i_10_n_0\,
      O => \^ctl_trg__0\
    );
\dac_rp_curr[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(0),
      I1 => trig_ip(0),
      I2 => \reg_rd_data_reg[5]_0\(1),
      I3 => trig_ip(1),
      O => \dac_rp_curr[31]_i_9_n_0\
    );
\dac_rp_curr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(3),
      I2 => req_buf_addr(3),
      I3 => buf1_rdy,
      I4 => in21(3),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[3]_i_1_n_0\
    );
\dac_rp_curr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(3),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(3),
      O => in21(3)
    );
\dac_rp_curr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(4),
      I2 => req_buf_addr(4),
      I3 => buf1_rdy,
      I4 => in21(4),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[4]_i_1_n_0\
    );
\dac_rp_curr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(4),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(4),
      O => in21(4)
    );
\dac_rp_curr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => \^q\(5),
      I2 => req_buf_addr(5),
      I3 => buf1_rdy,
      I4 => in21(5),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[5]_i_1_n_0\
    );
\dac_rp_curr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(5),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(5),
      O => in21(5)
    );
\dac_rp_curr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => buf_ovr_limit0_carry_n_7,
      I2 => req_buf_addr(6),
      I3 => buf1_rdy,
      I4 => in21(6),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[6]_i_1_n_0\
    );
\dac_rp_curr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(6),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(6),
      O => in21(6)
    );
\dac_rp_curr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => buf_ovr_limit0_carry_n_6,
      I2 => req_buf_addr(7),
      I3 => buf1_rdy,
      I4 => in21(7),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[7]_i_1_n_0\
    );
\dac_rp_curr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(7),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(7),
      O => in21(7)
    );
\dac_rp_curr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => buf_ovr_limit0_carry_n_5,
      I2 => req_buf_addr(8),
      I3 => buf1_rdy,
      I4 => in21(8),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[8]_i_1_n_0\
    );
\dac_rp_curr[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(8),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(8),
      O => in21(8)
    );
\dac_rp_curr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dac_rp_curr[31]_i_4__0_n_0\,
      I1 => buf_ovr_limit0_carry_n_4,
      I2 => req_buf_addr(9),
      I3 => buf1_rdy,
      I4 => in21(9),
      I5 => \dac_rp_curr[31]_i_7__0_n_0\,
      O => \dac_rp_curr[9]_i_1_n_0\
    );
\dac_rp_curr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(9),
      I1 => buf1_rdy_reg_n_0,
      I2 => p_0_in5_in,
      I3 => \req_buf_addr_reg[31]_1\(9),
      O => in21(9)
    );
\dac_rp_curr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[13]_i_1_n_0\,
      Q => \^q\(13),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[14]_i_1_n_0\,
      Q => \^q\(14),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[15]_i_1_n_0\,
      Q => \^q\(15),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[16]_i_1_n_0\,
      Q => \^q\(16),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[17]_i_1_n_0\,
      Q => \^q\(17),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[18]_i_1_n_0\,
      Q => \^q\(18),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[19]_i_1_n_0\,
      Q => \^q\(19),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[20]_i_1_n_0\,
      Q => \^q\(20),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[21]_i_1_n_0\,
      Q => \^q\(21),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[22]_i_1_n_0\,
      Q => \^q\(22),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[23]_i_1_n_0\,
      Q => \^q\(23),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[24]_i_1_n_0\,
      Q => \^q\(24),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[25]_i_1_n_0\,
      Q => \^q\(25),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[26]_i_1_n_0\,
      Q => \^q\(26),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[27]_i_1_n_0\,
      Q => \^q\(27),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[28]_i_1_n_0\,
      Q => \^q\(28),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[29]_i_1_n_0\,
      Q => \^q\(29),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[30]_i_1_n_0\,
      Q => \^q\(30),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[31]_i_2_n_0\,
      Q => \^q\(31),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \^rst_n_0\
    );
\dac_rp_curr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => dac_rp_curr,
      D => \dac_rp_curr[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \^rst_n_0\
    );
fifo_full_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => rst_n,
      I1 => fifo_full_reg_reg_n_0,
      I2 => transf_end,
      I3 => U_dma_mm2s_data_ctrl_n_2,
      O => fifo_full_reg_i_1_n_0
    );
fifo_full_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_full_reg_i_1_n_0,
      Q => fifo_full_reg_reg_n_0,
      R => '0'
    );
fifo_re_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re_r,
      Q => fifo_re_r2,
      R => '0'
    );
fifo_re_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re_r2,
      Q => fifo_re_r3,
      R => '0'
    );
fifo_re_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_re0,
      Q => fifo_re_r,
      R => '0'
    );
\fifo_rst_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      O => p_0_in(0)
    );
\fifo_rst_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      O => p_0_in(1)
    );
\fifo_rst_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => fifo_rst_cnt_reg(1),
      I1 => fifo_rst_cnt_reg(0),
      I2 => fifo_rst_cnt_reg(2),
      O => p_0_in(2)
    );
\fifo_rst_cnt[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      O => \fifo_rst_cnt[3]_i_1_n_0\
    );
\fifo_rst_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => fifo_rst_cnt_reg(0),
      I1 => fifo_rst_cnt_reg(1),
      I2 => fifo_rst_cnt_reg(2),
      I3 => fifo_rst_cnt_reg(3),
      O => p_0_in(3)
    );
\fifo_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => fifo_rst_cnt_reg(0),
      R => \fifo_rst_cnt[3]_i_1_n_0\
    );
\fifo_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => fifo_rst_cnt_reg(1),
      R => \fifo_rst_cnt[3]_i_1_n_0\
    );
\fifo_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => fifo_rst_cnt_reg(2),
      R => \fifo_rst_cnt[3]_i_1_n_0\
    );
\fifo_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => fifo_rst_cnt_reg(3),
      R => \fifo_rst_cnt[3]_i_1_n_0\
    );
fifo_rst_cntdwn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAAA22"
    )
        port map (
      I0 => p_1_in,
      I1 => next_buf_nfull_reg_n_0,
      I2 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I3 => fifo_rst_cntdwn_i_2_n_0,
      I4 => fifo_rst_cntdwn_reg_n_0,
      O => fifo_rst_cntdwn_i_1_n_0
    );
fifo_rst_cntdwn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => fifo_rst_cnt_reg(3),
      I1 => fifo_rst_cnt_reg(2),
      I2 => fifo_rst_cnt_reg(1),
      I3 => fifo_rst_cnt_reg(0),
      I4 => p_4_in(1),
      I5 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      O => fifo_rst_cntdwn_i_2_n_0
    );
fifo_rst_cntdwn_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => fifo_rst_cntdwn_i_1_n_0,
      Q => fifo_rst_cntdwn_reg_n_0,
      R => '0'
    );
final_transf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBF0000000"
    )
        port map (
      I0 => next_buf_nfull_reg_n_0,
      I1 => p_1_in,
      I2 => m_axi_dac1_rlast_i,
      I3 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I4 => buf_ovr_limit,
      I5 => final_transf_reg_n_0,
      O => final_transf_i_1_n_0
    );
final_transf_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => final_transf_i_1_n_0,
      Q => final_transf_reg_n_0,
      R => buf1_rdy
    );
\full_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABFFEF"
    )
        port map (
      I0 => \full_cnt[0]_i_2_n_0\,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => p_1_in,
      I3 => p_0_in1_in,
      I4 => \full_cnt_reg_n_0_[7]\,
      I5 => \full_cnt_reg_n_0_[0]\,
      O => \full_cnt[0]_i_1_n_0\
    );
\full_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFFAA22AAAA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => fifo_re_r3,
      I2 => m_axi_dac1_rvalid_i,
      I3 => fifo_re_r2,
      I4 => U_dma_mm2s_data_ctrl_n_2,
      I5 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => \full_cnt[0]_i_2_n_0\
    );
\full_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      O => \full_cnt[1]_i_1_n_0\
    );
\full_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      O => \full_cnt[2]_i_1_n_0\
    );
\full_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt_reg_n_0_[1]\,
      I3 => \full_cnt_reg_n_0_[0]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      I5 => \full_cnt_reg_n_0_[3]\,
      O => \full_cnt[3]_i_1_n_0\
    );
\full_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[4]_i_2_n_0\,
      I3 => \full_cnt_reg_n_0_[4]\,
      O => \full_cnt[4]_i_1_n_0\
    );
\full_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[3]\,
      I1 => \full_cnt_reg_n_0_[1]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[2]\,
      O => \full_cnt[4]_i_2_n_0\
    );
\full_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[5]_i_2_n_0\,
      I3 => \full_cnt_reg_n_0_[5]\,
      O => \full_cnt[5]_i_1_n_0\
    );
\full_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[4]\,
      I1 => \full_cnt_reg_n_0_[2]\,
      I2 => \full_cnt_reg_n_0_[0]\,
      I3 => \full_cnt_reg_n_0_[1]\,
      I4 => \full_cnt_reg_n_0_[3]\,
      O => \full_cnt[5]_i_2_n_0\
    );
\full_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \full_cnt[7]_i_3_n_0\,
      I1 => \full_cnt_reg_n_0_[7]\,
      I2 => \full_cnt[7]_i_6_n_0\,
      I3 => \full_cnt_reg_n_0_[6]\,
      O => \full_cnt[6]_i_1_n_0\
    );
\full_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => p_1_in,
      I1 => \full_cnt[7]_i_3_n_0\,
      I2 => \fifo_full0__11\,
      I3 => \full_cnt[7]_i_5_n_0\,
      O => full_cnt
    );
\full_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \full_cnt[7]_i_6_n_0\,
      I1 => \full_cnt_reg_n_0_[6]\,
      I2 => \full_cnt_reg_n_0_[7]\,
      I3 => \full_cnt[7]_i_3_n_0\,
      O => \full_cnt[7]_i_2_n_0\
    );
\full_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0A000000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => fifo_re_r3,
      I3 => m_axi_dac1_rvalid_i,
      I4 => fifo_re_r2,
      I5 => U_dma_mm2s_data_ctrl_n_2,
      O => \full_cnt[7]_i_3_n_0\
    );
\full_cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in1_in,
      I2 => transf_end_r,
      I3 => transf_end,
      I4 => U_dma_mm2s_data_ctrl_n_2,
      O => \full_cnt[7]_i_5_n_0\
    );
\full_cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_cnt_reg_n_0_[5]\,
      I1 => \full_cnt_reg_n_0_[3]\,
      I2 => \full_cnt_reg_n_0_[1]\,
      I3 => \full_cnt_reg_n_0_[0]\,
      I4 => \full_cnt_reg_n_0_[2]\,
      I5 => \full_cnt_reg_n_0_[4]\,
      O => \full_cnt[7]_i_6_n_0\
    );
\full_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[0]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[0]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[1]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[1]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[2]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[2]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[3]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[3]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[4]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[4]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[5]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[5]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[6]_i_1_n_0\,
      Q => \full_cnt_reg_n_0_[6]\,
      R => \^rst_n_0\
    );
\full_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => full_cnt,
      D => \full_cnt[7]_i_2_n_0\,
      Q => \full_cnt_reg_n_0_[7]\,
      R => \^rst_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(7),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(6),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(5),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(4),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(11),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(10),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(9),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(8),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(15),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(14),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(13),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(12),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(12),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(19),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(19),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(18),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(18),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(17),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(17),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(16),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(16),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(23),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(23),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(22),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(22),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(21),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(21),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(20),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(20),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(27),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(27),
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(26),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(26),
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(25),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(25),
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(24),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(24),
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(31),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(31),
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(30),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(30),
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(29),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(29),
      O => \i__carry__6_i_3_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(28),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(28),
      O => \i__carry__6_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(3),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(2),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(1),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_buf_addr(0),
      I1 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(0),
      O => \i__carry_i_4_n_0\
    );
m_axi_dac_arvalid_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CFF0808"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => \^m_axi_dac_arvalid_o_reg_0\,
      I2 => m_axi_dac1_arready_i,
      I3 => U_dma_mm2s_data_ctrl_n_2,
      I4 => p_0_in1_in,
      O => m_axi_dac_arvalid_o_i_1_n_0
    );
m_axi_dac_arvalid_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => m_axi_dac_arvalid_o_i_1_n_0,
      Q => \^m_axi_dac_arvalid_o_reg_0\,
      R => \^rst_n_0\
    );
next_buf_nfull_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => buf1_rdy,
      I1 => next_buf_nfull_i_2_n_0,
      I2 => p_4_in(7),
      I3 => p_4_in(6),
      O => next_buf_nfull_i_1_n_0
    );
next_buf_nfull_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1000D000"
    )
        port map (
      I0 => buf2_rdy,
      I1 => p_0_in5_in,
      I2 => buf_ovr_limit,
      I3 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I4 => buf1_rdy_reg_n_0,
      I5 => next_buf_nfull_reg_n_0,
      O => next_buf_nfull_i_2_n_0
    );
next_buf_nfull_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5550000C000"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => buf_ovr_limit,
      I3 => m_axi_dac1_rlast_i,
      I4 => next_buf_nfull_reg_n_0,
      I5 => next_buf_nfull_r_reg_n_0,
      O => next_buf_nfull_r_i_1_n_0
    );
next_buf_nfull_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => next_buf_nfull_r_i_1_n_0,
      Q => next_buf_nfull_r_reg_n_0,
      R => buf1_rdy
    );
next_buf_nfull_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => next_buf_nfull_i_1_n_0,
      Q => next_buf_nfull_reg_n_0,
      R => '0'
    );
\reg_ctrl[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(0),
      I1 => ctrl_cha,
      O => \reg_ctrl[0]_i_1_n_0\
    );
\reg_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(1),
      I1 => ctrl_cha,
      O => \reg_ctrl[1]_i_1_n_0\
    );
\reg_ctrl[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(4),
      I1 => ctrl_cha,
      O => \reg_ctrl[4]_i_1_n_0\
    );
\reg_ctrl[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(5),
      I1 => ctrl_cha,
      O => \reg_ctrl[5]_i_1_n_0\
    );
\reg_ctrl[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(6),
      I1 => ctrl_cha,
      O => \reg_ctrl[6]_i_1_n_0\
    );
\reg_ctrl[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_ctrl_reg[7]_0\(7),
      I1 => ctrl_cha,
      O => \reg_ctrl[7]_i_1_n_0\
    );
\reg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[0]_i_1_n_0\,
      Q => p_4_in(0),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[1]_i_1_n_0\,
      Q => p_4_in(1),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => ctrl_cha,
      D => \reg_ctrl_reg[7]_0\(2),
      Q => p_4_in(2),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => ctrl_cha,
      D => \reg_ctrl_reg[7]_0\(3),
      Q => p_4_in(3),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[4]_i_1_n_0\,
      Q => p_4_in(4),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[5]_i_1_n_0\,
      Q => p_4_in(5),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[6]_i_1_n_0\,
      Q => p_4_in(6),
      R => \^rst_n_0\
    );
\reg_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \reg_ctrl[7]_i_1_n_0\,
      Q => p_4_in(7),
      R => \^rst_n_0\
    );
\reg_rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0AFA0"
    )
        port map (
      I0 => \reg_rd_data_reg[0]\,
      I1 => \reg_rd_data_reg[0]_0\,
      I2 => \reg_rd_data_reg[0]_1\,
      I3 => \reg_rd_data[0]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data[0]_i_5_n_0\,
      O => D(0)
    );
\reg_rd_data[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \reg_rd_data[0]_i_6_n_0\,
      I1 => \reg_rd_data[0]_i_7_n_0\,
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[0]_i_4_n_0\
    );
\reg_rd_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_4\,
      I1 => \reg_rd_data_reg[31]_1\(0),
      I2 => \reg_rd_data_reg[0]_5\,
      I3 => p_10_in(0),
      I4 => \reg_rd_data[0]_i_8_n_0\,
      I5 => \reg_rd_data_reg[0]_6\,
      O => \reg_rd_data[0]_i_5_n_0\
    );
\reg_rd_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(0),
      I1 => p_3_in(0),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(0),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(0),
      O => \reg_rd_data[0]_i_6_n_0\
    );
\reg_rd_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(0),
      I1 => \reg_rd_data[4]_i_4_0\(0),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => p_4_in(0),
      I5 => \reg_rd_data[4]_i_4_1\(0),
      O => \reg_rd_data[0]_i_7_n_0\
    );
\reg_rd_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_1\,
      I1 => \reg_rd_data[31]_i_7_2\(0),
      I2 => \reg_rd_data[17]_i_4_0\,
      I3 => \^q\(0),
      I4 => \reg_rd_data[31]_i_7_3\(0),
      I5 => \reg_rd_data_reg[6]_0\,
      O => \reg_rd_data[0]_i_8_n_0\
    );
\reg_rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[10]\,
      I2 => \reg_rd_data_reg[10]_0\,
      I3 => \reg_rd_data[10]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(10)
    );
\reg_rd_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(10),
      I1 => p_9_in(8),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[10]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(10),
      O => \reg_rd_data[10]_i_4_n_0\
    );
\reg_rd_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(10),
      I1 => \^q\(10),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(10),
      I5 => p_8_in(8),
      O => \reg_rd_data[10]_i_6_n_0\
    );
\reg_rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[11]\,
      I2 => \reg_rd_data_reg[11]_0\,
      I3 => \reg_rd_data[11]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(11)
    );
\reg_rd_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(11),
      I1 => p_9_in(9),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[11]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(11),
      O => \reg_rd_data[11]_i_4_n_0\
    );
\reg_rd_data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(11),
      I1 => \^q\(11),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(11),
      I5 => p_8_in(9),
      O => \reg_rd_data[11]_i_6_n_0\
    );
\reg_rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[12]\,
      I2 => \reg_rd_data_reg[12]_0\,
      I3 => \reg_rd_data[12]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(12)
    );
\reg_rd_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(12),
      I1 => p_9_in(10),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[12]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(12),
      O => \reg_rd_data[12]_i_4_n_0\
    );
\reg_rd_data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(12),
      I1 => \^q\(12),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(12),
      I5 => p_8_in(10),
      O => \reg_rd_data[12]_i_6_n_0\
    );
\reg_rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[13]\,
      I2 => \reg_rd_data_reg[13]_0\,
      I3 => \reg_rd_data[13]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(13)
    );
\reg_rd_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(13),
      I1 => p_9_in(11),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[13]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(13),
      O => \reg_rd_data[13]_i_4_n_0\
    );
\reg_rd_data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(13),
      I1 => \^q\(13),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(13),
      I5 => p_8_in(11),
      O => \reg_rd_data[13]_i_6_n_0\
    );
\reg_rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[14]\,
      I2 => \reg_rd_data_reg[14]_0\,
      I3 => \reg_rd_data[14]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(14)
    );
\reg_rd_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(14),
      I1 => p_9_in(12),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[14]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(14),
      O => \reg_rd_data[14]_i_4_n_0\
    );
\reg_rd_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(14),
      I1 => \^q\(14),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(14),
      I5 => p_8_in(12),
      O => \reg_rd_data[14]_i_6_n_0\
    );
\reg_rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[15]\,
      I2 => \reg_rd_data_reg[15]_0\,
      I3 => \reg_rd_data[15]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(15)
    );
\reg_rd_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(15),
      I1 => p_9_in(13),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[15]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(15),
      O => \reg_rd_data[15]_i_4_n_0\
    );
\reg_rd_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(15),
      I1 => \^q\(15),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(15),
      I5 => p_8_in(13),
      O => \reg_rd_data[15]_i_6_n_0\
    );
\reg_rd_data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_4\,
      I1 => \reg_rd_data_reg[31]_1\(16),
      I2 => \reg_rd_data_reg[0]_5\,
      I3 => p_10_in(16),
      I4 => \reg_rd_data[16]_i_7_n_0\,
      I5 => \reg_rd_data_reg[0]_6\,
      O => \cfg_cha_step_reg[16]\
    );
\reg_rd_data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_1\,
      I1 => \reg_rd_data[31]_i_7_2\(16),
      I2 => \reg_rd_data[17]_i_4_0\,
      I3 => \^q\(16),
      I4 => \reg_rd_data[31]_i_7_3\(16),
      I5 => \reg_rd_data_reg[6]_0\,
      O => \reg_rd_data[16]_i_7_n_0\
    );
\reg_rd_data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_4\,
      I1 => \reg_rd_data_reg[31]_1\(17),
      I2 => \reg_rd_data_reg[0]_5\,
      I3 => p_10_in(17),
      I4 => \reg_rd_data[17]_i_9_n_0\,
      I5 => \reg_rd_data_reg[0]_6\,
      O => \cfg_cha_step_reg[17]\
    );
\reg_rd_data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_1\,
      I1 => \reg_rd_data[31]_i_7_2\(17),
      I2 => \reg_rd_data[17]_i_4_0\,
      I3 => \^q\(17),
      I4 => \reg_rd_data[31]_i_7_3\(17),
      I5 => \reg_rd_data_reg[6]_0\,
      O => \reg_rd_data[17]_i_9_n_0\
    );
\reg_rd_data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(18),
      I1 => p_9_in(14),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[18]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(18),
      O => \dac_chb_conf_reg[2]\
    );
\reg_rd_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(18),
      I1 => \^q\(18),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(18),
      I5 => p_8_in(14),
      O => \reg_rd_data[18]_i_7_n_0\
    );
\reg_rd_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(19),
      I1 => p_9_in(15),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[19]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(19),
      O => \dac_chb_conf_reg[3]\
    );
\reg_rd_data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(19),
      I1 => \^q\(19),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(19),
      I5 => p_8_in(15),
      O => \reg_rd_data[19]_i_7_n_0\
    );
\reg_rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0AFA0"
    )
        port map (
      I0 => \reg_rd_data_reg[1]\,
      I1 => \reg_rd_data_reg[1]_0\,
      I2 => \reg_rd_data_reg[0]_1\,
      I3 => \reg_rd_data[1]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data[1]_i_5_n_0\,
      O => D(1)
    );
\reg_rd_data[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \reg_rd_data[1]_i_6_n_0\,
      I1 => \reg_rd_data[1]_i_7_n_0\,
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[1]_i_4_n_0\
    );
\reg_rd_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_4\,
      I1 => \reg_rd_data_reg[31]_1\(1),
      I2 => \reg_rd_data_reg[0]_5\,
      I3 => p_10_in(1),
      I4 => \reg_rd_data[1]_i_8_n_0\,
      I5 => \reg_rd_data_reg[0]_6\,
      O => \reg_rd_data[1]_i_5_n_0\
    );
\reg_rd_data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(1),
      I1 => p_3_in(1),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(1),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(1),
      O => \reg_rd_data[1]_i_6_n_0\
    );
\reg_rd_data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(1),
      I1 => \reg_rd_data[4]_i_4_0\(1),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => p_4_in(1),
      I5 => \reg_rd_data[4]_i_4_1\(1),
      O => \reg_rd_data[1]_i_7_n_0\
    );
\reg_rd_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_1\,
      I1 => \reg_rd_data[31]_i_7_2\(1),
      I2 => \reg_rd_data[17]_i_4_0\,
      I3 => \^q\(1),
      I4 => \reg_rd_data[31]_i_7_3\(1),
      I5 => \reg_rd_data_reg[6]_0\,
      O => \reg_rd_data[1]_i_8_n_0\
    );
\reg_rd_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(20),
      I1 => p_9_in(16),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[20]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(20),
      O => \dac_chb_conf_reg[4]\
    );
\reg_rd_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(20),
      I1 => \^q\(20),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(20),
      I5 => p_8_in(16),
      O => \reg_rd_data[20]_i_7_n_0\
    );
\reg_rd_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(21),
      I1 => p_9_in(17),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[21]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(21),
      O => \dac_chb_conf_reg[5]\
    );
\reg_rd_data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(21),
      I1 => \^q\(21),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(21),
      I5 => p_8_in(17),
      O => \reg_rd_data[21]_i_7_n_0\
    );
\reg_rd_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(22),
      I1 => p_9_in(18),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[22]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(22),
      O => \dac_chb_conf_reg[6]\
    );
\reg_rd_data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(22),
      I1 => \^q\(22),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(22),
      I5 => p_8_in(18),
      O => \reg_rd_data[22]_i_7_n_0\
    );
\reg_rd_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(23),
      I1 => p_9_in(19),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[23]_i_8_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(23),
      O => \dac_chb_conf_reg[7]\
    );
\reg_rd_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(23),
      I1 => \^q\(23),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(23),
      I5 => p_8_in(19),
      O => \reg_rd_data[23]_i_8_n_0\
    );
\reg_rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[24]\,
      I2 => \reg_rd_data_reg[24]_0\,
      I3 => \reg_rd_data[24]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(16)
    );
\reg_rd_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(24),
      I1 => p_9_in(20),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[24]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(24),
      O => \reg_rd_data[24]_i_4_n_0\
    );
\reg_rd_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(24),
      I1 => \^q\(24),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(24),
      I5 => p_8_in(20),
      O => \reg_rd_data[24]_i_6_n_0\
    );
\reg_rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[25]\,
      I2 => \reg_rd_data_reg[25]_0\,
      I3 => \reg_rd_data[25]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(17)
    );
\reg_rd_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(25),
      I1 => p_9_in(21),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[25]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(25),
      O => \reg_rd_data[25]_i_4_n_0\
    );
\reg_rd_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(25),
      I1 => \^q\(25),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(25),
      I5 => p_8_in(21),
      O => \reg_rd_data[25]_i_6_n_0\
    );
\reg_rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[26]\,
      I2 => \reg_rd_data_reg[26]_0\,
      I3 => \reg_rd_data[26]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(18)
    );
\reg_rd_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(26),
      I1 => p_9_in(22),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[26]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(26),
      O => \reg_rd_data[26]_i_4_n_0\
    );
\reg_rd_data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(26),
      I1 => \^q\(26),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(26),
      I5 => p_8_in(22),
      O => \reg_rd_data[26]_i_6_n_0\
    );
\reg_rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[27]\,
      I2 => \reg_rd_data_reg[27]_0\,
      I3 => \reg_rd_data[27]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(19)
    );
\reg_rd_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(27),
      I1 => p_9_in(23),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[27]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(27),
      O => \reg_rd_data[27]_i_4_n_0\
    );
\reg_rd_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(27),
      I1 => \^q\(27),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(27),
      I5 => p_8_in(23),
      O => \reg_rd_data[27]_i_6_n_0\
    );
\reg_rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[28]\,
      I2 => \reg_rd_data_reg[28]_0\,
      I3 => \reg_rd_data[28]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(20)
    );
\reg_rd_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(28),
      I1 => p_9_in(24),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[28]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(28),
      O => \reg_rd_data[28]_i_4_n_0\
    );
\reg_rd_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(28),
      I1 => \^q\(28),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(28),
      I5 => p_8_in(24),
      O => \reg_rd_data[28]_i_6_n_0\
    );
\reg_rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[29]\,
      I2 => \reg_rd_data_reg[29]_0\,
      I3 => \reg_rd_data[29]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(21)
    );
\reg_rd_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(29),
      I1 => p_9_in(25),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[29]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(29),
      O => \reg_rd_data[29]_i_4_n_0\
    );
\reg_rd_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(29),
      I1 => \^q\(29),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(29),
      I5 => p_8_in(25),
      O => \reg_rd_data[29]_i_6_n_0\
    );
\reg_rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0AFA0"
    )
        port map (
      I0 => \reg_rd_data_reg[2]\,
      I1 => \reg_rd_data_reg[2]_0\,
      I2 => \reg_rd_data_reg[0]_1\,
      I3 => \reg_rd_data[2]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data[2]_i_5_n_0\,
      O => D(2)
    );
\reg_rd_data[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \reg_rd_data[2]_i_6_n_0\,
      I1 => \reg_rd_data[2]_i_7_n_0\,
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[2]_i_4_n_0\
    );
\reg_rd_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(2),
      I1 => p_9_in(0),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[2]_i_8_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(2),
      O => \reg_rd_data[2]_i_5_n_0\
    );
\reg_rd_data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(2),
      I1 => p_3_in(2),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(2),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(2),
      O => \reg_rd_data[2]_i_6_n_0\
    );
\reg_rd_data[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(2),
      I1 => \reg_rd_data[4]_i_4_0\(2),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => p_4_in(2),
      I5 => \reg_rd_data[4]_i_4_1\(2),
      O => \reg_rd_data[2]_i_7_n_0\
    );
\reg_rd_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(2),
      I1 => \^q\(2),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(2),
      I5 => p_8_in(0),
      O => \reg_rd_data[2]_i_8_n_0\
    );
\reg_rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[30]\,
      I2 => \reg_rd_data_reg[30]_0\,
      I3 => \reg_rd_data[30]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(22)
    );
\reg_rd_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(30),
      I1 => p_9_in(26),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[30]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(30),
      O => \reg_rd_data[30]_i_4_n_0\
    );
\reg_rd_data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(30),
      I1 => \^q\(30),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(30),
      I5 => p_8_in(26),
      O => \reg_rd_data[30]_i_6_n_0\
    );
\reg_rd_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(31),
      I1 => \^q\(31),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(31),
      I5 => p_8_in(27),
      O => \reg_rd_data[31]_i_16_n_0\
    );
\reg_rd_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[31]\,
      I2 => \reg_rd_data_reg[31]_0\,
      I3 => \reg_rd_data[31]_i_7_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(23)
    );
\reg_rd_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(31),
      I1 => p_9_in(27),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[31]_i_16_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(31),
      O => \reg_rd_data[31]_i_7_n_0\
    );
\reg_rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0AFA0"
    )
        port map (
      I0 => \reg_rd_data_reg[3]\,
      I1 => \reg_rd_data_reg[3]_0\,
      I2 => \reg_rd_data_reg[0]_1\,
      I3 => \reg_rd_data[3]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data[3]_i_5_n_0\,
      O => D(3)
    );
\reg_rd_data[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \reg_rd_data[3]_i_6_n_0\,
      I1 => \reg_rd_data[3]_i_7_n_0\,
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[3]_i_4_n_0\
    );
\reg_rd_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(3),
      I1 => p_9_in(1),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[3]_i_8_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(3),
      O => \reg_rd_data[3]_i_5_n_0\
    );
\reg_rd_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(3),
      I1 => p_3_in(3),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(3),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(3),
      O => \reg_rd_data[3]_i_6_n_0\
    );
\reg_rd_data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(3),
      I1 => \reg_rd_data[4]_i_4_0\(3),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => p_4_in(3),
      I5 => \reg_rd_data[4]_i_4_1\(3),
      O => \reg_rd_data[3]_i_7_n_0\
    );
\reg_rd_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(3),
      I1 => \^q\(3),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(3),
      I5 => p_8_in(1),
      O => \reg_rd_data[3]_i_8_n_0\
    );
\reg_rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0AFA0"
    )
        port map (
      I0 => \reg_rd_data_reg[4]\,
      I1 => \reg_rd_data_reg[4]_0\,
      I2 => \reg_rd_data_reg[0]_1\,
      I3 => \reg_rd_data[4]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data[4]_i_5_n_0\,
      O => D(4)
    );
\reg_rd_data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(4),
      I1 => \^q\(4),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(4),
      I5 => p_8_in(2),
      O => \reg_rd_data[4]_i_10_n_0\
    );
\reg_rd_data[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \reg_rd_data[4]_i_8_n_0\,
      I1 => \reg_rd_data[4]_i_9_n_0\,
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[4]_i_4_n_0\
    );
\reg_rd_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(4),
      I1 => p_9_in(2),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[4]_i_10_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(4),
      O => \reg_rd_data[4]_i_5_n_0\
    );
\reg_rd_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(4),
      I1 => p_3_in(4),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(4),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(4),
      O => \reg_rd_data[4]_i_8_n_0\
    );
\reg_rd_data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data_reg[5]_0\(4),
      I1 => \reg_rd_data[4]_i_4_0\(4),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => p_4_in(4),
      I5 => \reg_rd_data[4]_i_4_1\(4),
      O => \reg_rd_data[4]_i_9_n_0\
    );
\reg_rd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \reg_rd_data_reg[0]_2\,
      I1 => \reg_rd_data[5]_i_2_n_0\,
      I2 => \reg_rd_data[5]_i_3_n_0\,
      I3 => \reg_rd_data_reg[0]_1\,
      I4 => \reg_rd_data_reg[5]\,
      O => D(5)
    );
\reg_rd_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => p_4_in(5),
      I1 => \reg_rd_data_reg[6]_0\,
      I2 => \reg_rd_data_reg[5]_0\(5),
      I3 => \reg_rd_data_reg[5]_1\,
      I4 => \reg_rd_data_reg[0]_3\,
      I5 => \reg_rd_data[5]_i_5_n_0\,
      O => \reg_rd_data[5]_i_2_n_0\
    );
\reg_rd_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(5),
      I1 => p_9_in(3),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[5]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(5),
      O => \reg_rd_data[5]_i_3_n_0\
    );
\reg_rd_data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(5),
      I1 => p_3_in(5),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(5),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(5),
      O => \reg_rd_data[5]_i_5_n_0\
    );
\reg_rd_data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(5),
      I1 => \^q\(5),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(5),
      I5 => p_8_in(3),
      O => \reg_rd_data[5]_i_6_n_0\
    );
\reg_rd_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[6]\,
      I1 => \reg_rd_data_reg[0]_1\,
      I2 => \reg_rd_data[6]_i_3_n_0\,
      I3 => \reg_rd_data_reg[0]_2\,
      I4 => \reg_rd_data[6]_i_4_n_0\,
      O => D(6)
    );
\reg_rd_data[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0C000"
    )
        port map (
      I0 => \reg_rd_data[6]_i_6_n_0\,
      I1 => p_4_in(6),
      I2 => \reg_rd_data_reg[0]_2\,
      I3 => \reg_rd_data_reg[6]_0\,
      I4 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[6]_i_3_n_0\
    );
\reg_rd_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(6),
      I1 => p_9_in(4),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[6]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(6),
      O => \reg_rd_data[6]_i_4_n_0\
    );
\reg_rd_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \req_buf_addr_reg[31]_0\(6),
      I1 => p_3_in(6),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data_reg[7]_1\(6),
      I5 => \buf_ovr_limit0_inferred__0/i__carry__6_0\(6),
      O => \reg_rd_data[6]_i_6_n_0\
    );
\reg_rd_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(6),
      I1 => \^q\(6),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(6),
      I5 => p_8_in(4),
      O => \reg_rd_data[6]_i_7_n_0\
    );
\reg_rd_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \reg_rd_data_reg[7]\,
      I1 => \reg_rd_data_reg[0]_1\,
      I2 => \reg_rd_data[7]_i_3_n_0\,
      I3 => \reg_rd_data_reg[0]_2\,
      I4 => \reg_rd_data[7]_i_4_n_0\,
      O => D(7)
    );
\reg_rd_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00AA00F0000000"
    )
        port map (
      I0 => \reg_rd_data_reg[7]_0\,
      I1 => \reg_rd_data_reg[7]_1\(7),
      I2 => p_4_in(7),
      I3 => \reg_rd_data_reg[0]_2\,
      I4 => \reg_rd_data_reg[6]_0\,
      I5 => \reg_rd_data_reg[0]_3\,
      O => \reg_rd_data[7]_i_3_n_0\
    );
\reg_rd_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(7),
      I1 => p_9_in(5),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[7]_i_7_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(7),
      O => \reg_rd_data[7]_i_4_n_0\
    );
\reg_rd_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(7),
      I1 => \^q\(7),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(7),
      I5 => p_8_in(5),
      O => \reg_rd_data[7]_i_7_n_0\
    );
\reg_rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[8]_0\,
      I2 => \reg_rd_data_reg[8]_1\,
      I3 => \reg_rd_data[8]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(8)
    );
\reg_rd_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(8),
      I1 => p_9_in(6),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[8]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(8),
      O => \reg_rd_data[8]_i_4_n_0\
    );
\reg_rd_data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(8),
      I1 => \^q\(8),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(8),
      I5 => p_8_in(6),
      O => \reg_rd_data[8]_i_6_n_0\
    );
\reg_rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888FF88"
    )
        port map (
      I0 => \reg_rd_data_reg[8]\,
      I1 => \reg_rd_data_reg[9]\,
      I2 => \reg_rd_data_reg[9]_0\,
      I3 => \reg_rd_data[9]_i_4_n_0\,
      I4 => \reg_rd_data_reg[0]_2\,
      I5 => \reg_rd_data_reg[0]_1\,
      O => D(9)
    );
\reg_rd_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => p_10_in(9),
      I1 => p_9_in(7),
      I2 => \reg_rd_data_reg[2]_1\,
      I3 => \reg_rd_data_reg[2]_2\,
      I4 => \reg_rd_data[9]_i_6_n_0\,
      I5 => \reg_rd_data_reg[31]_1\(9),
      O => \reg_rd_data[9]_i_4_n_0\
    );
\reg_rd_data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => \reg_rd_data[31]_i_7_2\(9),
      I1 => \^q\(9),
      I2 => \reg_rd_data[31]_i_7_0\,
      I3 => \reg_rd_data[31]_i_7_1\,
      I4 => \reg_rd_data[31]_i_7_3\(9),
      I5 => p_8_in(7),
      O => \reg_rd_data[9]_i_6_n_0\
    );
\reg_sts[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in5_in,
      O => p_3_out(0)
    );
\reg_sts[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in5_in,
      O => p_3_out(1)
    );
\reg_sts[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in1_in,
      O => p_3_out(2)
    );
\reg_sts[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_1_in,
      O => p_3_out(3)
    );
\reg_sts[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in5_in,
      O => p_3_out(5)
    );
\reg_sts[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => p_0_in5_in,
      O => p_3_out(6)
    );
\reg_sts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(0),
      Q => p_3_in(0),
      R => \^rst_n_0\
    );
\reg_sts_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(1),
      Q => p_3_in(1),
      R => \^rst_n_0\
    );
\reg_sts_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(2),
      Q => p_3_in(2),
      R => \^rst_n_0\
    );
\reg_sts_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(3),
      Q => p_3_in(3),
      R => \^rst_n_0\
    );
\reg_sts_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => \FSM_onehot_state_cs_reg_n_0_[3]\,
      Q => p_3_in(4),
      R => \^rst_n_0\
    );
\reg_sts_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(5),
      Q => p_3_in(5),
      R => \^rst_n_0\
    );
\reg_sts_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => p_3_out(6),
      Q => p_3_in(6),
      R => \^rst_n_0\
    );
\req_buf_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(0),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(0),
      O => \req_buf_addr[0]_i_1_n_0\
    );
\req_buf_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(10),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(10),
      O => \req_buf_addr[10]_i_1_n_0\
    );
\req_buf_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(11),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(11),
      O => \req_buf_addr[11]_i_1_n_0\
    );
\req_buf_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(12),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(12),
      O => \req_buf_addr[12]_i_1_n_0\
    );
\req_buf_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(13),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(13),
      O => \req_buf_addr[13]_i_1_n_0\
    );
\req_buf_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(14),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(14),
      O => \req_buf_addr[14]_i_1_n_0\
    );
\req_buf_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(15),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(15),
      O => \req_buf_addr[15]_i_1_n_0\
    );
\req_buf_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(16),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(16),
      O => \req_buf_addr[16]_i_1_n_0\
    );
\req_buf_addr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(17),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(17),
      O => \req_buf_addr[17]_i_1_n_0\
    );
\req_buf_addr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(18),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(18),
      O => \req_buf_addr[18]_i_1_n_0\
    );
\req_buf_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(19),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(19),
      O => \req_buf_addr[19]_i_1_n_0\
    );
\req_buf_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(1),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(1),
      O => \req_buf_addr[1]_i_1_n_0\
    );
\req_buf_addr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(20),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(20),
      O => \req_buf_addr[20]_i_1_n_0\
    );
\req_buf_addr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(21),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(21),
      O => \req_buf_addr[21]_i_1_n_0\
    );
\req_buf_addr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(22),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(22),
      O => \req_buf_addr[22]_i_1_n_0\
    );
\req_buf_addr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(23),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(23),
      O => \req_buf_addr[23]_i_1_n_0\
    );
\req_buf_addr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(24),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(24),
      O => \req_buf_addr[24]_i_1_n_0\
    );
\req_buf_addr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(25),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(25),
      O => \req_buf_addr[25]_i_1_n_0\
    );
\req_buf_addr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(26),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(26),
      O => \req_buf_addr[26]_i_1_n_0\
    );
\req_buf_addr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(27),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(27),
      O => \req_buf_addr[27]_i_1_n_0\
    );
\req_buf_addr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(28),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(28),
      O => \req_buf_addr[28]_i_1_n_0\
    );
\req_buf_addr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(29),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(29),
      O => \req_buf_addr[29]_i_1_n_0\
    );
\req_buf_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(2),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(2),
      O => \req_buf_addr[2]_i_1_n_0\
    );
\req_buf_addr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(30),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(30),
      O => \req_buf_addr[30]_i_1_n_0\
    );
\req_buf_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F8F0F0F0F0"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => final_transf_reg_n_0,
      I2 => buf1_rdy,
      I3 => next_buf_nfull_reg_n_0,
      I4 => p_1_in,
      I5 => \dac_rp_curr[31]_i_5_n_0\,
      O => req_buf_addr_0
    );
\req_buf_addr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(31),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(31),
      O => \req_buf_addr[31]_i_2_n_0\
    );
\req_buf_addr[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      O => \req_buf_addr[31]_i_3_n_0\
    );
\req_buf_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(3),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(3),
      O => \req_buf_addr[3]_i_1_n_0\
    );
\req_buf_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(4),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(4),
      O => \req_buf_addr[4]_i_1_n_0\
    );
\req_buf_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(5),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(5),
      O => \req_buf_addr[5]_i_1_n_0\
    );
\req_buf_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(6),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(6),
      O => \req_buf_addr[6]_i_1_n_0\
    );
\req_buf_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(7),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(7),
      O => \req_buf_addr[7]_i_1_n_0\
    );
\req_buf_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(8),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(8),
      O => \req_buf_addr[8]_i_1_n_0\
    );
\req_buf_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCFCFCF0A0A0A0"
    )
        port map (
      I0 => buf1_rdy,
      I1 => \req_buf_addr[31]_i_3_n_0\,
      I2 => \req_buf_addr_reg[31]_0\(9),
      I3 => buf1_rdy_reg_n_0,
      I4 => p_0_in5_in,
      I5 => \req_buf_addr_reg[31]_1\(9),
      O => \req_buf_addr[9]_i_1_n_0\
    );
\req_buf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[0]_i_1_n_0\,
      Q => req_buf_addr(0),
      R => '0'
    );
\req_buf_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[10]_i_1_n_0\,
      Q => req_buf_addr(10),
      R => '0'
    );
\req_buf_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[11]_i_1_n_0\,
      Q => req_buf_addr(11),
      R => '0'
    );
\req_buf_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[12]_i_1_n_0\,
      Q => req_buf_addr(12),
      R => '0'
    );
\req_buf_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[13]_i_1_n_0\,
      Q => req_buf_addr(13),
      R => '0'
    );
\req_buf_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[14]_i_1_n_0\,
      Q => req_buf_addr(14),
      R => '0'
    );
\req_buf_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[15]_i_1_n_0\,
      Q => req_buf_addr(15),
      R => '0'
    );
\req_buf_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[16]_i_1_n_0\,
      Q => req_buf_addr(16),
      R => '0'
    );
\req_buf_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[17]_i_1_n_0\,
      Q => req_buf_addr(17),
      R => '0'
    );
\req_buf_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[18]_i_1_n_0\,
      Q => req_buf_addr(18),
      R => '0'
    );
\req_buf_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[19]_i_1_n_0\,
      Q => req_buf_addr(19),
      R => '0'
    );
\req_buf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[1]_i_1_n_0\,
      Q => req_buf_addr(1),
      R => '0'
    );
\req_buf_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[20]_i_1_n_0\,
      Q => req_buf_addr(20),
      R => '0'
    );
\req_buf_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[21]_i_1_n_0\,
      Q => req_buf_addr(21),
      R => '0'
    );
\req_buf_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[22]_i_1_n_0\,
      Q => req_buf_addr(22),
      R => '0'
    );
\req_buf_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[23]_i_1_n_0\,
      Q => req_buf_addr(23),
      R => '0'
    );
\req_buf_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[24]_i_1_n_0\,
      Q => req_buf_addr(24),
      R => '0'
    );
\req_buf_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[25]_i_1_n_0\,
      Q => req_buf_addr(25),
      R => '0'
    );
\req_buf_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[26]_i_1_n_0\,
      Q => req_buf_addr(26),
      R => '0'
    );
\req_buf_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[27]_i_1_n_0\,
      Q => req_buf_addr(27),
      R => '0'
    );
\req_buf_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[28]_i_1_n_0\,
      Q => req_buf_addr(28),
      R => '0'
    );
\req_buf_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[29]_i_1_n_0\,
      Q => req_buf_addr(29),
      R => '0'
    );
\req_buf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[2]_i_1_n_0\,
      Q => req_buf_addr(2),
      R => '0'
    );
\req_buf_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[30]_i_1_n_0\,
      Q => req_buf_addr(30),
      R => '0'
    );
\req_buf_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[31]_i_2_n_0\,
      Q => req_buf_addr(31),
      R => '0'
    );
\req_buf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[3]_i_1_n_0\,
      Q => req_buf_addr(3),
      R => '0'
    );
\req_buf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[4]_i_1_n_0\,
      Q => req_buf_addr(4),
      R => '0'
    );
\req_buf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[5]_i_1_n_0\,
      Q => req_buf_addr(5),
      R => '0'
    );
\req_buf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[6]_i_1_n_0\,
      Q => req_buf_addr(6),
      R => '0'
    );
\req_buf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[7]_i_1_n_0\,
      Q => req_buf_addr(7),
      R => '0'
    );
\req_buf_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[8]_i_1_n_0\,
      Q => req_buf_addr(8),
      R => '0'
    );
\req_buf_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => req_buf_addr_0,
      D => \req_buf_addr[9]_i_1_n_0\,
      Q => req_buf_addr(9),
      R => '0'
    );
req_buf_addr_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFF8F8F800"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I1 => buf2_rdy,
      I2 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I3 => req_buf_addr_sel_i_2_n_0,
      I4 => req_buf_addr_sel_i_3_n_0,
      I5 => p_0_in5_in,
      O => req_buf_addr_sel_i_1_n_0
    );
req_buf_addr_sel_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => final_transf_reg_n_0,
      I1 => \FSM_onehot_state_cs_reg_n_0_[4]\,
      I2 => buf1_rdy_reg_n_0,
      I3 => p_0_in5_in,
      I4 => buf2_rdy,
      O => req_buf_addr_sel_i_2_n_0
    );
req_buf_addr_sel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_onehot_state_cs_reg_n_0_[3]\,
      I1 => fifo_rst_cntdwn_reg_n_0,
      I2 => fifo_rst_cnt_reg(0),
      I3 => fifo_rst_cnt_reg(1),
      I4 => fifo_rst_cnt_reg(2),
      I5 => fifo_rst_cnt_reg(3),
      O => req_buf_addr_sel_i_3_n_0
    );
req_buf_addr_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => req_buf_addr_sel_i_1_n_0,
      Q => p_0_in5_in,
      R => buf1_rdy
    );
transf_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_dac1_rlast_i,
      I1 => m_axi_dac1_rvalid_i,
      O => transf_end0
    );
transf_end_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => transf_end,
      Q => transf_end_r,
      R => '0'
    );
transf_end_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_dac1_aclk,
      CE => '1',
      D => transf_end0,
      Q => transf_end,
      R => \^rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14 : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14 is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1) => WEA(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1) => WEA(0),
      WEA(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ENA_I : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  signal ENA_dly : STD_LOGIC;
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal ENB_dly_D : STD_LOGIC;
  signal \^por_a\ : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_A <= \^por_a\;
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^por_a\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1_n_0\,
      Q => \^por_a\,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1_n_0\,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => \^por_a\,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(5 downto 0) => din(5 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ENA_I : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    POR_A : out STD_LOGIC;
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21\ is
  signal ENA_dly : STD_LOGIC;
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal ENB_dly_D : STD_LOGIC;
  signal \^por_a\ : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_A <= \^por_a\;
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \^por_a\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1_n_0\,
      Q => \^por_a\,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1_n_0\,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_A => \^por_a\,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(5 downto 0) => din(5 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dest_out_bin_ff_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 12;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 4;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 12;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(11 downto 0) <= \^wr_pntr_rd\(11 downto 0);
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \dest_out_bin_ff_reg[7]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[7]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[7]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[7]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(11),
      I1 => Q(11),
      O => \dest_out_bin_ff_reg[11]\(3)
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(10),
      I1 => Q(10),
      O => \dest_out_bin_ff_reg[11]\(2)
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(9),
      I1 => Q(9),
      O => \dest_out_bin_ff_reg[11]\(1)
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[11]\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
rd_pntr_cdc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(11 downto 0) => RD_PNTR_WR(11 downto 0),
      src_clk => rd_clk,
      src_in_bin(11 downto 0) => Q(11 downto 0)
    );
wr_pntr_cdc_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(11 downto 0) => \^wr_pntr_rd\(11 downto 0),
      src_clk => wr_clk,
      src_in_bin(11 downto 0) => \src_gray_ff_reg[11]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dest_out_bin_ff_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    \src_gray_ff_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1\ is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of rd_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 12;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 4;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute KEEP_HIERARCHY of wr_pntr_cdc_inst : label is "true";
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 12;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  WR_PNTR_RD(11 downto 0) <= \^wr_pntr_rd\(11 downto 0);
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \dest_out_bin_ff_reg[7]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[7]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[7]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[7]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(11),
      I1 => Q(11),
      O => \dest_out_bin_ff_reg[11]\(3)
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(10),
      I1 => Q(10),
      O => \dest_out_bin_ff_reg[11]\(2)
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(9),
      I1 => Q(9),
      O => \dest_out_bin_ff_reg[11]\(1)
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => \dest_out_bin_ff_reg[11]\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
rd_pntr_cdc_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(11 downto 0) => RD_PNTR_WR(11 downto 0),
      src_clk => rd_clk,
      src_in_bin(11 downto 0) => Q(11 downto 0)
    );
wr_pntr_cdc_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(11 downto 0) => \^wr_pntr_rd\(11 downto 0),
      src_clk => wr_clk,
      src_in_bin(11 downto 0) => \src_gray_ff_reg[11]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rd_en : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i0_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp0 => comp0
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2
     port map (
      D(11 downto 0) => D(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp1 => comp1
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => ram_rd_en
    );
ram_empty_fb_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => comp1,
      O => ram_empty_fb_i0_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      Q => ram_empty_fb_i,
      S => ram_empty_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      Q => ram_empty_i,
      S => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rd_en : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36 : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36 is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i0_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp0 => comp0
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39
     port map (
      D(11 downto 0) => D(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp1 => comp1
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => ram_rd_en
    );
ram_empty_fb_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => comp1,
      O => ram_empty_fb_i0_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      Q => ram_empty_fb_i,
      S => ram_empty_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i0_n_0,
      Q => ram_empty_i,
      S => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ is
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute KEEP_HIERARCHY of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "true";
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_wr_en : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  signal \/i__n_0\ : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => ram_full_fb_i,
      I2 => wr_en,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_1,
      O => \/i__n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_0(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp1 => comp1
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0
     port map (
      D(11 downto 0) => D(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp2 => comp2
    );
\gic0.gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_wr_en
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_2
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31 is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_wr_en : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31 : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31 is
  signal \/i__n_0\ : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => ram_full_fb_i,
      I2 => wr_en,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_1,
      O => \/i__n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_0(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp1 => comp1
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34
     port map (
      D(11 downto 0) => D(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp2 => comp2
    );
\gic0.gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_wr_en
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_2
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \/i__n_0\,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl is
  port (
    s_axi_reg_aresetn : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    bram_addr_a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl is
begin
\gext_inst.abcv4_0_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top
     port map (
      bram_addr_a(9 downto 0) => bram_addr_a(9 downto 0),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ENA_I : STD_LOGIC;
  signal ENB_I : STD_LOGIC;
  signal POR_A : STD_LOGIC;
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(8 downto 0) => din(12 downto 4),
      dout(8 downto 0) => dout(12 downto 4),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(8 downto 0) => din(21 downto 13),
      dout(8 downto 0) => dout(21 downto 13),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      din(8 downto 0) => din(30 downto 22),
      dout(8 downto 0) => dout(30 downto 22),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(39 downto 31),
      dout(8 downto 0) => dout(39 downto 31),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(48 downto 40),
      dout(8 downto 0) => dout(48 downto 40),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(57 downto 49),
      dout(8 downto 0) => dout(57 downto 49),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(0) => WEA(0),
      din(5 downto 0) => din(63 downto 58),
      dout(5 downto 0) => dout(63 downto 58),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13 : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13 is
  signal ENA_I : STD_LOGIC;
  signal ENB_I : STD_LOGIC;
  signal POR_A : STD_LOGIC;
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(8 downto 0) => din(12 downto 4),
      dout(8 downto 0) => dout(12 downto 4),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      din(8 downto 0) => din(21 downto 13),
      dout(8 downto 0) => dout(21 downto 13),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      din(8 downto 0) => din(30 downto 22),
      dout(8 downto 0) => dout(30 downto 22),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(39 downto 31),
      dout(8 downto 0) => dout(39 downto 31),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      din(8 downto 0) => din(48 downto 40),
      dout(8 downto 0) => dout(48 downto 40),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      Q(11 downto 0) => Q(11 downto 0),
      din(8 downto 0) => din(57 downto 49),
      dout(8 downto 0) => dout(57 downto 49),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(0) => WEA(0),
      din(5 downto 0) => din(63 downto 58),
      dout(5 downto 0) => dout(63 downto 58),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_rd_en : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gras.grdc1.rdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as
     port map (
      S(3 downto 0) => S(3 downto 0),
      WR_PNTR_RD(10 downto 0) => WR_PNTR_RD(10 downto 0),
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]_0\(3 downto 0) => \rd_dc_i_reg[11]\(3 downto 0),
      \rd_dc_i_reg[11]_1\ => \gc0.count_reg[11]\,
      \rd_dc_i_reg[7]_0\(3 downto 0) => \rd_dc_i_reg[7]\(3 downto 0)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      empty => empty,
      \out\ => \out\,
      ram_empty_i_reg_0 => \gc0.count_reg[11]\,
      ram_rd_en => ram_rd_en,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      \gc0.count_reg[11]_0\ => \gc0.count_reg[11]\,
      ram_rd_en => ram_rd_en,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_dc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_rd_en : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gras.grdc1.rdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35
     port map (
      S(3 downto 0) => S(3 downto 0),
      WR_PNTR_RD(10 downto 0) => WR_PNTR_RD(10 downto 0),
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]_0\(3 downto 0) => \rd_dc_i_reg[11]\(3 downto 0),
      \rd_dc_i_reg[11]_1\ => \gc0.count_reg[0]\,
      \rd_dc_i_reg[7]_0\(3 downto 0) => \rd_dc_i_reg[7]\(3 downto 0)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      empty => empty,
      \out\ => \out\,
      ram_empty_i_reg_0 => \gc0.count_reg[0]\,
      ram_rd_en => ram_rd_en,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      \gc0.count_reg[0]_0\ => \gc0.count_reg[0]\,
      ram_rd_en => ram_rd_en,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_wr_en : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_28 : STD_LOGIC;
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
  signal wpntr_n_33 : STD_LOGIC;
  signal wpntr_n_34 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gwas.gwdc0.wdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as
     port map (
      Q(10 downto 0) => \^q\(10 downto 0),
      S(3) => wpntr_n_12,
      S(2) => wpntr_n_13,
      S(1) => wpntr_n_14,
      S(0) => wpntr_n_15,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \wr_data_count_i_reg[11]_0\(3) => wpntr_n_32,
      \wr_data_count_i_reg[11]_0\(2) => wpntr_n_33,
      \wr_data_count_i_reg[11]_0\(1) => wpntr_n_34,
      \wr_data_count_i_reg[11]_0\(0) => wpntr_n_35,
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_28,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_29,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_30,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_31
    );
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => wr_pntr_plus1(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0),
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_2 => \gic0.gc0.count_d1_reg[1]\,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      S(3) => wpntr_n_12,
      S(2) => wpntr_n_13,
      S(1) => wpntr_n_14,
      S(0) => wpntr_n_15,
      \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) => wr_pntr_plus1(11 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \gic0.gc0.count_d2_reg[11]_0\(3) => wpntr_n_32,
      \gic0.gc0.count_d2_reg[11]_0\(2) => wpntr_n_33,
      \gic0.gc0.count_d2_reg[11]_0\(1) => wpntr_n_34,
      \gic0.gc0.count_d2_reg[11]_0\(0) => wpntr_n_35,
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_28,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_29,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_30,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_31,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8 is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_wr_en : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_28 : STD_LOGIC;
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
  signal wpntr_n_33 : STD_LOGIC;
  signal wpntr_n_34 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gwas.gwdc0.wdc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30
     port map (
      Q(10 downto 0) => \^q\(10 downto 0),
      S(3) => wpntr_n_12,
      S(2) => wpntr_n_13,
      S(1) => wpntr_n_14,
      S(0) => wpntr_n_15,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \wr_data_count_i_reg[11]_0\(3) => wpntr_n_32,
      \wr_data_count_i_reg[11]_0\(2) => wpntr_n_33,
      \wr_data_count_i_reg[11]_0\(1) => wpntr_n_34,
      \wr_data_count_i_reg[11]_0\(0) => wpntr_n_35,
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_28,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_29,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_30,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_31
    );
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => wr_pntr_plus1(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0),
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_2 => \gic0.gc0.count_d1_reg[1]\,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      S(3) => wpntr_n_12,
      S(2) => wpntr_n_13,
      S(1) => wpntr_n_14,
      S(0) => wpntr_n_15,
      \gic0.gc0.count_d1_reg[11]_0\(11 downto 0) => wr_pntr_plus1(11 downto 0),
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg[1]\,
      \gic0.gc0.count_d2_reg[11]_0\(3) => wpntr_n_32,
      \gic0.gc0.count_d2_reg[11]_0\(2) => wpntr_n_33,
      \gic0.gc0.count_d2_reg[11]_0\(1) => wpntr_n_34,
      \gic0.gc0.count_d2_reg[11]_0\(0) => wpntr_n_35,
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_28,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_29,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_30,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_31,
      ram_wr_en => ram_wr_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl : entity is "reg_ctrl,axi_bram_ctrl,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl : entity is "axi_bram_ctrl,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_addr_a\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^bram_rddata_a\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_aclk\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wready\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of bram_clk_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_INFO of bram_en_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of bram_rst_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of bram_rst_a : signal is "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of bram_addr_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of bram_rddata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of bram_we_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of bram_wrdata_a : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  \^bram_rddata_a\(31 downto 0) <= bram_rddata_a(31 downto 0);
  \^s_axi_aclk\ <= s_axi_aclk;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  bram_addr_a(11 downto 2) <= \^bram_addr_a\(11 downto 2);
  bram_addr_a(1) <= \<const0>\;
  bram_addr_a(0) <= \<const0>\;
  bram_clk_a <= \^s_axi_aclk\;
  bram_wrdata_a(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31 downto 0) <= \^bram_rddata_a\(31 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl
     port map (
      bram_addr_a(9 downto 0) => \^bram_addr_a\(11 downto 2),
      bram_en_a => bram_en_a,
      bram_we_a(3 downto 0) => bram_we_a(3 downto 0),
      s_axi_aclk => \^s_axi_aclk\,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_reg_aresetn => bram_rst_a,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12 : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12 is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11 : entity is "blk_mem_gen_v8_4_4_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10 : entity is "blk_mem_gen_v8_4_4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9 is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      POR_B => POR_B,
      Q(11 downto 0) => Q(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\,
      WEA(1 downto 0) => WEA(1 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \out\,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal empty_fb_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
     port map (
      Q(11 downto 0) => rd_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      \dest_out_bin_ff_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \dest_out_bin_ff_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \dest_out_bin_ff_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \dest_out_bin_ff_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_clk => rd_clk,
      \src_gray_ff_reg[11]\(11 downto 0) => wr_pntr(11 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      Q(11 downto 0) => rd_pntr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      empty => empty,
      \gc0.count_reg[11]\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \rd_dc_i_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \rd_dc_i_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \rd_dc_i_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      Q(11 downto 0) => wr_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_14\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_15\,
      full => full,
      \gic0.gc0.count_d1_reg[1]\ => rstblk_n_0,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => rd_pntr(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => empty_fb_i,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\,
      Q(11 downto 0) => wr_pntr(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_14\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_15\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ is
  signal empty_fb_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1\
     port map (
      Q(11 downto 0) => rd_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      \dest_out_bin_ff_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \dest_out_bin_ff_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \dest_out_bin_ff_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \dest_out_bin_ff_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \dest_out_bin_ff_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \dest_out_bin_ff_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \dest_out_bin_ff_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \dest_out_bin_ff_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_clk => rd_clk,
      \src_gray_ff_reg[11]\(11 downto 0) => wr_pntr(11 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7
     port map (
      Q(11 downto 0) => rd_pntr(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      WR_PNTR_RD(11 downto 0) => wr_pntr_rd(11 downto 0),
      empty => empty,
      \gc0.count_reg[0]\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => empty_fb_i,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      \rd_dc_i_reg[11]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \rd_dc_i_reg[11]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \rd_dc_i_reg[11]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \rd_dc_i_reg[11]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \rd_dc_i_reg[7]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \rd_dc_i_reg[7]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \rd_dc_i_reg[7]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \rd_dc_i_reg[7]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8
     port map (
      Q(11 downto 0) => wr_pntr(11 downto 0),
      RD_PNTR_WR(11 downto 0) => rd_pntr_wr(11 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_14\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_15\,
      full => full,
      \gic0.gc0.count_d1_reg[1]\ => rstblk_n_0,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => rd_pntr(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => empty_fb_i,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\,
      Q(11 downto 0) => wr_pntr(11 downto 0),
      \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_14\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_15\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\
     port map (
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rst => rst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1\ is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_5_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ : entity is "fifo_generator_v13_2_5";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1\
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rd_rst_busy,
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac : entity is "fifo_axi_data_dac,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ : entity is "fifo_axi_data_dac,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ : entity is "fifo_axi_data_dac";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ : entity is "fifo_generator_v13_2_5,Vivado 2020.1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => rd_data_count(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s is
  port (
    rst_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dac_data_cha_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ctl_trg__0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac_chb_conf_reg[2]\ : out STD_LOGIC;
    \dac_chb_conf_reg[3]\ : out STD_LOGIC;
    \dac_chb_conf_reg[4]\ : out STD_LOGIC;
    \dac_chb_conf_reg[5]\ : out STD_LOGIC;
    \dac_chb_conf_reg[6]\ : out STD_LOGIC;
    \dac_chb_conf_reg[7]\ : out STD_LOGIC;
    \cfg_cha_step_reg[16]\ : out STD_LOGIC;
    \cfg_cha_step_reg[17]\ : out STD_LOGIC;
    \m_axis_tdata_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_dac1_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    m_axi_dac1_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rst_n : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rlast_i : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[6]\ : in STD_LOGIC;
    \reg_rd_data_reg[7]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[29]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[30]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac1_arready_i : in STD_LOGIC;
    cfg_loopback_cha : in STD_LOGIC;
    \dac_a_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_num_trig : in STD_LOGIC;
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC;
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_5\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_6\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_0\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[17]_i_4\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_a_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s is
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal \fifo_full0__11\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal fifo_re0 : STD_LOGIC;
  signal fifo_wr_cnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal fifo_wr_we : STD_LOGIC;
  signal \^rst_n_0\ : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_data : label is "fifo_axi_data_dac,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_data : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_data : label is "fifo_generator_v13_2_5,Vivado 2020.1";
begin
  rst_n_0 <= \^rst_n_0\;
U_dma_mm2s_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \buf_ovr_limit0_inferred__0/i__carry__6_0\(31 downto 0) => \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0),
      \cfg_cha_step_reg[16]\ => \cfg_cha_step_reg[16]\,
      \cfg_cha_step_reg[17]\ => \cfg_cha_step_reg[17]\,
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      \dac_chb_conf_reg[2]\ => \dac_chb_conf_reg[2]\,
      \dac_chb_conf_reg[3]\ => \dac_chb_conf_reg[3]\,
      \dac_chb_conf_reg[4]\ => \dac_chb_conf_reg[4]\,
      \dac_chb_conf_reg[5]\ => \dac_chb_conf_reg[5]\,
      \dac_chb_conf_reg[6]\ => \dac_chb_conf_reg[6]\,
      \dac_chb_conf_reg[7]\ => \dac_chb_conf_reg[7]\,
      event_num_trig => event_num_trig,
      \fifo_full0__11\ => \fifo_full0__11\,
      fifo_re0 => fifo_re0,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac1_arready_i => m_axi_dac1_arready_i,
      m_axi_dac1_rlast_i => m_axi_dac1_rlast_i,
      m_axi_dac1_rvalid_i => m_axi_dac1_rvalid_i,
      m_axi_dac_arvalid_o_reg_0 => m_axi_dac_arvalid_o_reg,
      m_axi_rready_reg => m_axi_rready_reg,
      p_10_in(31 downto 0) => p_10_in(31 downto 0),
      p_8_in(27 downto 0) => p_8_in(27 downto 0),
      p_9_in(27 downto 0) => p_9_in(27 downto 0),
      \reg_ctrl_reg[7]_0\(7 downto 0) => \reg_ctrl_reg[7]\(7 downto 0),
      \reg_rd_data[17]_i_4_0\ => \reg_rd_data[17]_i_4\,
      \reg_rd_data[31]_i_7_0\ => \reg_rd_data[31]_i_7\,
      \reg_rd_data[31]_i_7_1\ => \reg_rd_data[31]_i_7_0\,
      \reg_rd_data[31]_i_7_2\(31 downto 0) => \reg_rd_data[31]_i_7_1\(31 downto 0),
      \reg_rd_data[31]_i_7_3\(31 downto 0) => \reg_rd_data[31]_i_7_2\(31 downto 0),
      \reg_rd_data[4]_i_4_0\(4 downto 0) => \reg_rd_data[4]_i_4\(4 downto 0),
      \reg_rd_data[4]_i_4_1\(4 downto 0) => \reg_rd_data[4]_i_4_0\(4 downto 0),
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data_reg[0]_0\,
      \reg_rd_data_reg[0]_1\ => \reg_rd_data_reg[0]_1\,
      \reg_rd_data_reg[0]_2\ => \reg_rd_data_reg[0]_2\,
      \reg_rd_data_reg[0]_3\ => \reg_rd_data_reg[0]_3\,
      \reg_rd_data_reg[0]_4\ => \reg_rd_data_reg[0]_4\,
      \reg_rd_data_reg[0]_5\ => \reg_rd_data_reg[0]_5\,
      \reg_rd_data_reg[0]_6\ => \reg_rd_data_reg[0]_6\,
      \reg_rd_data_reg[10]\ => \reg_rd_data_reg[10]\,
      \reg_rd_data_reg[10]_0\ => \reg_rd_data_reg[10]_0\,
      \reg_rd_data_reg[11]\ => \reg_rd_data_reg[11]\,
      \reg_rd_data_reg[11]_0\ => \reg_rd_data_reg[11]_0\,
      \reg_rd_data_reg[12]\ => \reg_rd_data_reg[12]\,
      \reg_rd_data_reg[12]_0\ => \reg_rd_data_reg[12]_0\,
      \reg_rd_data_reg[13]\ => \reg_rd_data_reg[13]\,
      \reg_rd_data_reg[13]_0\ => \reg_rd_data_reg[13]_0\,
      \reg_rd_data_reg[14]\ => \reg_rd_data_reg[14]\,
      \reg_rd_data_reg[14]_0\ => \reg_rd_data_reg[14]_0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data_reg[15]\,
      \reg_rd_data_reg[15]_0\ => \reg_rd_data_reg[15]_0\,
      \reg_rd_data_reg[1]\ => \reg_rd_data_reg[1]\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data_reg[1]_0\,
      \reg_rd_data_reg[24]\ => \reg_rd_data_reg[24]\,
      \reg_rd_data_reg[24]_0\ => \reg_rd_data_reg[24]_0\,
      \reg_rd_data_reg[25]\ => \reg_rd_data_reg[25]\,
      \reg_rd_data_reg[25]_0\ => \reg_rd_data_reg[25]_0\,
      \reg_rd_data_reg[26]\ => \reg_rd_data_reg[26]\,
      \reg_rd_data_reg[26]_0\ => \reg_rd_data_reg[26]_0\,
      \reg_rd_data_reg[27]\ => \reg_rd_data_reg[27]\,
      \reg_rd_data_reg[27]_0\ => \reg_rd_data_reg[27]_0\,
      \reg_rd_data_reg[28]\ => \reg_rd_data_reg[28]\,
      \reg_rd_data_reg[28]_0\ => \reg_rd_data_reg[28]_0\,
      \reg_rd_data_reg[29]\ => \reg_rd_data_reg[29]\,
      \reg_rd_data_reg[29]_0\ => \reg_rd_data_reg[29]_0\,
      \reg_rd_data_reg[2]\ => \reg_rd_data_reg[2]\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data_reg[2]_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data_reg[2]_1\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data_reg[2]_2\,
      \reg_rd_data_reg[30]\ => \reg_rd_data_reg[30]\,
      \reg_rd_data_reg[30]_0\ => \reg_rd_data_reg[30]_0\,
      \reg_rd_data_reg[31]\ => \reg_rd_data_reg[31]\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data_reg[31]_0\,
      \reg_rd_data_reg[31]_1\(31 downto 0) => \reg_rd_data_reg[31]_1\(31 downto 0),
      \reg_rd_data_reg[3]\ => \reg_rd_data_reg[3]\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data_reg[3]_0\,
      \reg_rd_data_reg[4]\ => \reg_rd_data_reg[4]\,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data_reg[4]_0\,
      \reg_rd_data_reg[5]\ => \reg_rd_data_reg[5]\,
      \reg_rd_data_reg[5]_0\(5 downto 0) => \reg_rd_data_reg[5]_0\(5 downto 0),
      \reg_rd_data_reg[5]_1\ => \reg_rd_data_reg[5]_1\,
      \reg_rd_data_reg[6]\ => \reg_rd_data_reg[6]\,
      \reg_rd_data_reg[6]_0\ => \reg_rd_data_reg[6]_0\,
      \reg_rd_data_reg[7]\ => \reg_rd_data_reg[7]\,
      \reg_rd_data_reg[7]_0\ => \reg_rd_data_reg[7]_0\,
      \reg_rd_data_reg[7]_1\(7 downto 0) => \reg_rd_data_reg[7]_1\(7 downto 0),
      \reg_rd_data_reg[8]\ => \reg_rd_data_reg[8]\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data_reg[8]_0\,
      \reg_rd_data_reg[8]_1\ => \reg_rd_data_reg[8]_1\,
      \reg_rd_data_reg[9]\ => \reg_rd_data_reg[9]\,
      \reg_rd_data_reg[9]_0\ => \reg_rd_data_reg[9]_0\,
      \req_buf_addr_reg[31]_0\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      \req_buf_addr_reg[31]_1\(31 downto 0) => \req_buf_addr_reg[31]_0\(31 downto 0),
      rst_n => rst_n,
      rst_n_0 => \^rst_n_0\,
      trig_ip(4 downto 0) => trig_ip(4 downto 0),
      wr_en => fifo_wr_we
    );
U_dma_mm2s_downsize: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5
     port map (
      B(15 downto 0) => B(15 downto 0),
      Q(15 downto 0) => \m_axis_tdata_reg[15]\(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      cfg_loopback_cha => cfg_loopback_cha,
      clk => clk,
      \dac_a_diff_reg[11]\(3 downto 0) => \dac_a_diff_reg[11]\(3 downto 0),
      \dac_a_diff_reg[15]\(3 downto 0) => \dac_a_diff_reg[15]\(3 downto 0),
      \dac_a_diff_reg[7]\(3 downto 0) => \dac_a_diff_reg[7]\(3 downto 0),
      \dac_a_r_reg[15]\(15 downto 0) => \dac_a_r_reg[15]\(15 downto 0),
      dac_data_cha_o(15 downto 0) => dac_data_cha_o(15 downto 0),
      dac_mult_reg(4 downto 0) => dac_mult_reg(4 downto 0),
      dac_mult_reg_0 => dac_mult_reg_0,
      \dac_rp_curr_reg[19]_0\(18 downto 0) => \reg_rd_data_reg[31]_1\(18 downto 0),
      dout(63 downto 0) => fifo_rd_data(63 downto 0),
      empty => fifo_empty,
      \fifo_full0__11\ => \fifo_full0__11\,
      fifo_re0 => fifo_re0,
      first_full_reg_0 => \^rst_n_0\,
      full => fifo_full,
      \m_axis_tdata_reg[14]_0\(15 downto 0) => \m_axis_tdata_reg[14]\(15 downto 0),
      rd_en => fifo_rd_re,
      rst_n => rst_n,
      wr_data_count(11 downto 0) => fifo_wr_cnt(11 downto 0)
    );
U_fifo_axi_data: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1\
     port map (
      din(63 downto 0) => m_axi_dac1_rdata_i(63 downto 0),
      dout(63 downto 0) => fifo_rd_data(63 downto 0),
      empty => fifo_empty,
      full => fifo_full,
      rd_clk => clk,
      rd_data_count(11 downto 0) => NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => fifo_rd_re,
      rd_rst_busy => NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED,
      rst => \^rst_n_0\,
      wr_clk => m_axi_dac1_aclk,
      wr_data_count(11 downto 0) => fifo_wr_cnt(11 downto 0),
      wr_en => fifo_wr_we,
      wr_rst_busy => NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0\ is
  port (
    m_axi_dac2_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_data_chb_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    first_full_reg : in STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    m_axi_dac2_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rst_n : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rlast_i : in STD_LOGIC;
    \dac_rp_curr_reg[19]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_axi_dac2_arready_i : in STD_LOGIC;
    cfg_loopback_chb : in STD_LOGIC;
    \dac_b_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ctl_trg__0\ : in STD_LOGIC;
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac_mult_reg_0 : in STD_LOGIC;
    \reg_rd_data[22]_i_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[22]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_3_1\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_b_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0\ : entity is "rp_dma_mm2s";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0\ is
  signal fifo_empty : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal \fifo_full0__11\ : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fifo_rd_re : STD_LOGIC;
  signal fifo_re0 : STD_LOGIC;
  signal fifo_wr_cnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal fifo_wr_we : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_fifo_axi_data : label is "fifo_axi_data_dac,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_fifo_axi_data : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_fifo_axi_data : label is "fifo_generator_v13_2_5,Vivado 2020.1";
begin
U_dma_mm2s_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl
     port map (
      D(7 downto 0) => D(7 downto 0),
      \FSM_sequential_state_cs_reg[0]\ => first_full_reg,
      Q(31 downto 0) => Q(31 downto 0),
      \buf_ovr_limit0_inferred__0/i__carry__6_0\(31 downto 0) => \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0),
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      \fifo_full0__11\ => \fifo_full0__11\,
      fifo_re0 => fifo_re0,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac2_araddr_o(31 downto 0) => m_axi_dac2_araddr_o(31 downto 0),
      m_axi_dac2_arready_i => m_axi_dac2_arready_i,
      m_axi_dac2_rlast_i => m_axi_dac2_rlast_i,
      m_axi_dac2_rvalid_i => m_axi_dac2_rvalid_i,
      m_axi_dac_arvalid_o_reg_0 => m_axi_dac_arvalid_o_reg,
      m_axi_rready_reg => m_axi_rready_reg,
      \reg_ctrl_reg[7]_0\(7 downto 0) => \reg_ctrl_reg[7]\(7 downto 0),
      \reg_rd_data[22]_i_3_0\(6 downto 0) => \reg_rd_data[22]_i_3\(6 downto 0),
      \reg_rd_data[22]_i_3_1\ => \reg_rd_data[22]_i_3_0\,
      \reg_rd_data[22]_i_3_2\ => \reg_rd_data[22]_i_3_1\,
      \reg_rd_data_reg[16]\ => \reg_rd_data_reg[16]\,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data_reg[16]_0\,
      \reg_rd_data_reg[16]_1\ => \reg_rd_data_reg[16]_1\,
      \reg_rd_data_reg[16]_2\ => \reg_rd_data_reg[16]_2\,
      \reg_rd_data_reg[16]_3\ => \reg_rd_data_reg[16]_3\,
      \reg_rd_data_reg[16]_4\ => \reg_rd_data_reg[16]_4\,
      \reg_rd_data_reg[17]\ => \reg_rd_data_reg[17]\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data_reg[17]_0\,
      \reg_rd_data_reg[18]\ => \reg_rd_data_reg[18]\,
      \reg_rd_data_reg[18]_0\ => \reg_rd_data_reg[18]_0\,
      \reg_rd_data_reg[19]\ => \reg_rd_data_reg[19]\,
      \reg_rd_data_reg[19]_0\ => \reg_rd_data_reg[19]_0\,
      \reg_rd_data_reg[20]\ => \reg_rd_data_reg[20]\,
      \reg_rd_data_reg[20]_0\ => \reg_rd_data_reg[20]_0\,
      \reg_rd_data_reg[21]\ => \reg_rd_data_reg[21]\,
      \reg_rd_data_reg[21]_0\ => \reg_rd_data_reg[21]_0\,
      \reg_rd_data_reg[22]\ => \reg_rd_data_reg[22]\,
      \reg_rd_data_reg[22]_0\ => \reg_rd_data_reg[22]_0\,
      \reg_rd_data_reg[23]\ => \reg_rd_data_reg[23]\,
      \reg_rd_data_reg[23]_0\ => \reg_rd_data_reg[23]_0\,
      \reg_rd_data_reg[23]_1\ => \reg_rd_data_reg[23]_1\,
      \req_buf_addr_reg[31]_0\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      rst_n => rst_n,
      wr_en => fifo_wr_we
    );
U_dma_mm2s_downsize: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize
     port map (
      B(15 downto 0) => B(15 downto 0),
      Q(15 downto 0) => \m_axis_tdata_reg[15]\(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      cfg_loopback_chb => cfg_loopback_chb,
      clk => clk,
      \dac_b_diff_reg[11]\(3 downto 0) => \dac_b_diff_reg[11]\(3 downto 0),
      \dac_b_diff_reg[15]\(3 downto 0) => \dac_b_diff_reg[15]\(3 downto 0),
      \dac_b_diff_reg[7]\(3 downto 0) => \dac_b_diff_reg[7]\(3 downto 0),
      \dac_b_r_reg[15]\(15 downto 0) => \dac_b_r_reg[15]\(15 downto 0),
      dac_data_chb_o(15 downto 0) => dac_data_chb_o(15 downto 0),
      dac_mult_reg(4 downto 0) => dac_mult_reg(4 downto 0),
      dac_mult_reg_0 => dac_mult_reg_0,
      \dac_rp_curr_reg[19]_0\(18 downto 0) => \dac_rp_curr_reg[19]\(18 downto 0),
      dout(63 downto 0) => fifo_rd_data(63 downto 0),
      empty => fifo_empty,
      \fifo_full0__11\ => \fifo_full0__11\,
      fifo_re0 => fifo_re0,
      first_full_reg_0 => first_full_reg,
      full => fifo_full,
      \m_axis_tdata_reg[14]_0\(15 downto 0) => \m_axis_tdata_reg[14]\(15 downto 0),
      rd_en => fifo_rd_re,
      rst_n => rst_n,
      wr_data_count(11 downto 0) => fifo_wr_cnt(11 downto 0)
    );
U_fifo_axi_data: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac
     port map (
      din(63 downto 0) => m_axi_dac2_rdata_i(63 downto 0),
      dout(63 downto 0) => fifo_rd_data(63 downto 0),
      empty => fifo_empty,
      full => fifo_full,
      rd_clk => clk,
      rd_data_count(11 downto 0) => NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => fifo_rd_re,
      rd_rst_busy => NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED,
      rst => first_full_reg,
      wr_clk => m_axi_dac1_aclk,
      wr_data_count(11 downto 0) => fifo_wr_cnt(11 downto 0),
      wr_en => fifo_wr_we,
      wr_rst_busy => NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top is
  port (
    rst_n_0 : out STD_LOGIC;
    dac2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg : out STD_LOGIC;
    event_val : out STD_LOGIC;
    \s_axi_reg_wstrb[2]\ : out STD_LOGIC;
    \s_axi_reg_araddr[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dac_data_cha_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ctl_trg__0\ : out STD_LOGIC;
    \dac_chb_conf_reg[2]\ : out STD_LOGIC;
    \dac_chb_conf_reg[3]\ : out STD_LOGIC;
    \dac_chb_conf_reg[4]\ : out STD_LOGIC;
    \dac_chb_conf_reg[5]\ : out STD_LOGIC;
    \dac_chb_conf_reg[6]\ : out STD_LOGIC;
    \dac_chb_conf_reg[7]\ : out STD_LOGIC;
    \cfg_cha_step_reg[16]\ : out STD_LOGIC;
    \cfg_cha_step_reg[17]\ : out STD_LOGIC;
    \m_axis_tdata_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_dac1_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    m_axi_dac1_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_9_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rst_n : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rlast_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bram_addr_a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bram_we_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_en_a : in STD_LOGIC;
    \reg_rd_data_reg[0]\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[1]\ : in STD_LOGIC;
    \reg_rd_data_reg[1]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[2]\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[3]\ : in STD_LOGIC;
    \reg_rd_data_reg[3]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[4]\ : in STD_LOGIC;
    \reg_rd_data_reg[4]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[5]\ : in STD_LOGIC;
    \reg_rd_data_reg[6]\ : in STD_LOGIC;
    \reg_rd_data_reg[7]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[8]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[9]\ : in STD_LOGIC;
    \reg_rd_data_reg[9]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[10]\ : in STD_LOGIC;
    \reg_rd_data_reg[10]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[11]\ : in STD_LOGIC;
    \reg_rd_data_reg[11]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[12]\ : in STD_LOGIC;
    \reg_rd_data_reg[12]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[13]\ : in STD_LOGIC;
    \reg_rd_data_reg[13]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[14]\ : in STD_LOGIC;
    \reg_rd_data_reg[14]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[15]\ : in STD_LOGIC;
    \reg_rd_data_reg[15]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[24]\ : in STD_LOGIC;
    \reg_rd_data_reg[24]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[25]\ : in STD_LOGIC;
    \reg_rd_data_reg[25]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[26]\ : in STD_LOGIC;
    \reg_rd_data_reg[26]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[27]\ : in STD_LOGIC;
    \reg_rd_data_reg[27]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[28]\ : in STD_LOGIC;
    \reg_rd_data_reg[28]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[29]\ : in STD_LOGIC;
    \reg_rd_data_reg[29]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[30]\ : in STD_LOGIC;
    \reg_rd_data_reg[30]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[6]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rd_data_reg[31]\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac1_arready_i : in STD_LOGIC;
    cfg_loopback_cha : in STD_LOGIC;
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \req_buf_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data_reg[5]_1\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data_reg[2]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[2]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_5\ : in STD_LOGIC;
    \reg_rd_data_reg[0]_6\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_0\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_rd_data[17]_i_4\ : in STD_LOGIC;
    \reg_rd_data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \dac_a_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top is
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal U_osc_calib_n_0 : STD_LOGIC;
  signal U_osc_calib_n_1 : STD_LOGIC;
  signal U_osc_calib_n_2 : STD_LOGIC;
  signal U_osc_calib_n_21 : STD_LOGIC;
  signal U_osc_calib_n_22 : STD_LOGIC;
  signal U_osc_calib_n_23 : STD_LOGIC;
  signal U_osc_calib_n_24 : STD_LOGIC;
  signal U_osc_calib_n_25 : STD_LOGIC;
  signal U_osc_calib_n_26 : STD_LOGIC;
  signal U_osc_calib_n_27 : STD_LOGIC;
  signal U_osc_calib_n_28 : STD_LOGIC;
  signal U_osc_calib_n_29 : STD_LOGIC;
  signal U_osc_calib_n_3 : STD_LOGIC;
  signal U_osc_calib_n_30 : STD_LOGIC;
  signal U_osc_calib_n_31 : STD_LOGIC;
  signal U_osc_calib_n_32 : STD_LOGIC;
  signal U_osc_calib_n_4 : STD_LOGIC;
  signal dac_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal event_num_trig : STD_LOGIC;
  signal event_num_trig_i_1_n_0 : STD_LOGIC;
  signal event_num_trig_i_2_n_0 : STD_LOGIC;
  signal event_op_reset_i_2_n_0 : STD_LOGIC;
  signal event_op_start_i_1_n_0 : STD_LOGIC;
  signal event_op_stop_i_1_n_0 : STD_LOGIC;
  signal event_op_trig_i_1_n_0 : STD_LOGIC;
  signal \^event_val\ : STD_LOGIC;
  signal m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rst_n_0\ : STD_LOGIC;
  signal \^s_axi_reg_araddr[7]\ : STD_LOGIC;
  signal \^s_axi_reg_wstrb[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of event_num_trig_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of event_op_start_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of event_op_stop_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of event_op_trig_i_1 : label is "soft_lutpair56";
begin
  event_val <= \^event_val\;
  rst_n_0 <= \^rst_n_0\;
  \s_axi_reg_araddr[7]\ <= \^s_axi_reg_araddr[7]\;
  \s_axi_reg_wstrb[2]\ <= \^s_axi_reg_wstrb[2]\;
U_dma_mm2s: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(23 downto 0) => D(23 downto 0),
      Q(31 downto 0) => m_axi_dac1_araddr_o(31 downto 0),
      S(3) => U_osc_calib_n_29,
      S(2) => U_osc_calib_n_30,
      S(1) => U_osc_calib_n_31,
      S(0) => U_osc_calib_n_32,
      \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0) => \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0),
      \cfg_cha_step_reg[16]\ => \cfg_cha_step_reg[16]\,
      \cfg_cha_step_reg[17]\ => \cfg_cha_step_reg[17]\,
      cfg_loopback_cha => cfg_loopback_cha,
      clk => clk,
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      \dac_a_diff_reg[11]\(3) => U_osc_calib_n_21,
      \dac_a_diff_reg[11]\(2) => U_osc_calib_n_22,
      \dac_a_diff_reg[11]\(1) => U_osc_calib_n_23,
      \dac_a_diff_reg[11]\(0) => U_osc_calib_n_24,
      \dac_a_diff_reg[15]\(3) => U_osc_calib_n_1,
      \dac_a_diff_reg[15]\(2) => U_osc_calib_n_2,
      \dac_a_diff_reg[15]\(1) => U_osc_calib_n_3,
      \dac_a_diff_reg[15]\(0) => U_osc_calib_n_4,
      \dac_a_diff_reg[7]\(3) => U_osc_calib_n_25,
      \dac_a_diff_reg[7]\(2) => U_osc_calib_n_26,
      \dac_a_diff_reg[7]\(1) => U_osc_calib_n_27,
      \dac_a_diff_reg[7]\(0) => U_osc_calib_n_28,
      \dac_a_r_reg[15]\(15 downto 0) => dac_o(15 downto 0),
      \dac_chb_conf_reg[2]\ => \dac_chb_conf_reg[2]\,
      \dac_chb_conf_reg[3]\ => \dac_chb_conf_reg[3]\,
      \dac_chb_conf_reg[4]\ => \dac_chb_conf_reg[4]\,
      \dac_chb_conf_reg[5]\ => \dac_chb_conf_reg[5]\,
      \dac_chb_conf_reg[6]\ => \dac_chb_conf_reg[6]\,
      \dac_chb_conf_reg[7]\ => \dac_chb_conf_reg[7]\,
      dac_data_cha_o(15 downto 0) => dac_data_cha_o(15 downto 0),
      dac_mult_reg(4 downto 0) => dac_mult_reg(4 downto 0),
      dac_mult_reg_0 => U_osc_calib_n_0,
      event_num_trig => event_num_trig,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac1_arready_i => m_axi_dac1_arready_i,
      m_axi_dac1_rdata_i(63 downto 0) => m_axi_dac1_rdata_i(63 downto 0),
      m_axi_dac1_rlast_i => m_axi_dac1_rlast_i,
      m_axi_dac1_rvalid_i => m_axi_dac1_rvalid_i,
      m_axi_dac_arvalid_o_reg => m_axi_dac_arvalid_o_reg,
      m_axi_rready_reg => m_axi_rready_reg,
      \m_axis_tdata_reg[14]\(15 downto 0) => \m_axis_tdata_reg[14]\(15 downto 0),
      \m_axis_tdata_reg[15]\(15 downto 0) => m_axis_tdata(15 downto 0),
      p_10_in(31 downto 0) => p_10_in(31 downto 0),
      p_8_in(27 downto 0) => p_8_in(27 downto 0),
      p_9_in(27 downto 0) => p_9_in(27 downto 0),
      \reg_ctrl_reg[7]\(7 downto 0) => \reg_ctrl_reg[7]\(7 downto 0),
      \reg_rd_data[17]_i_4\ => \reg_rd_data[17]_i_4\,
      \reg_rd_data[31]_i_7\ => \reg_rd_data[31]_i_7\,
      \reg_rd_data[31]_i_7_0\ => \reg_rd_data[31]_i_7_0\,
      \reg_rd_data[31]_i_7_1\(31 downto 0) => \reg_rd_data[31]_i_7_1\(31 downto 0),
      \reg_rd_data[31]_i_7_2\(31 downto 0) => \reg_rd_data[31]_i_7_2\(31 downto 0),
      \reg_rd_data[4]_i_4\(4 downto 0) => \reg_rd_data[4]_i_4\(4 downto 0),
      \reg_rd_data[4]_i_4_0\(4 downto 0) => Q(4 downto 0),
      \reg_rd_data_reg[0]\ => \reg_rd_data_reg[0]\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data_reg[0]_0\,
      \reg_rd_data_reg[0]_1\ => \reg_rd_data_reg[0]_1\,
      \reg_rd_data_reg[0]_2\ => \reg_rd_data_reg[0]_2\,
      \reg_rd_data_reg[0]_3\ => \reg_rd_data_reg[0]_3\,
      \reg_rd_data_reg[0]_4\ => \reg_rd_data_reg[0]_4\,
      \reg_rd_data_reg[0]_5\ => \reg_rd_data_reg[0]_5\,
      \reg_rd_data_reg[0]_6\ => \reg_rd_data_reg[0]_6\,
      \reg_rd_data_reg[10]\ => \reg_rd_data_reg[10]\,
      \reg_rd_data_reg[10]_0\ => \reg_rd_data_reg[10]_0\,
      \reg_rd_data_reg[11]\ => \reg_rd_data_reg[11]\,
      \reg_rd_data_reg[11]_0\ => \reg_rd_data_reg[11]_0\,
      \reg_rd_data_reg[12]\ => \reg_rd_data_reg[12]\,
      \reg_rd_data_reg[12]_0\ => \reg_rd_data_reg[12]_0\,
      \reg_rd_data_reg[13]\ => \reg_rd_data_reg[13]\,
      \reg_rd_data_reg[13]_0\ => \reg_rd_data_reg[13]_0\,
      \reg_rd_data_reg[14]\ => \reg_rd_data_reg[14]\,
      \reg_rd_data_reg[14]_0\ => \reg_rd_data_reg[14]_0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data_reg[15]\,
      \reg_rd_data_reg[15]_0\ => \reg_rd_data_reg[15]_0\,
      \reg_rd_data_reg[1]\ => \reg_rd_data_reg[1]\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data_reg[1]_0\,
      \reg_rd_data_reg[24]\ => \reg_rd_data_reg[24]\,
      \reg_rd_data_reg[24]_0\ => \reg_rd_data_reg[24]_0\,
      \reg_rd_data_reg[25]\ => \reg_rd_data_reg[25]\,
      \reg_rd_data_reg[25]_0\ => \reg_rd_data_reg[25]_0\,
      \reg_rd_data_reg[26]\ => \reg_rd_data_reg[26]\,
      \reg_rd_data_reg[26]_0\ => \reg_rd_data_reg[26]_0\,
      \reg_rd_data_reg[27]\ => \reg_rd_data_reg[27]\,
      \reg_rd_data_reg[27]_0\ => \reg_rd_data_reg[27]_0\,
      \reg_rd_data_reg[28]\ => \reg_rd_data_reg[28]\,
      \reg_rd_data_reg[28]_0\ => \reg_rd_data_reg[28]_0\,
      \reg_rd_data_reg[29]\ => \reg_rd_data_reg[29]\,
      \reg_rd_data_reg[29]_0\ => \reg_rd_data_reg[29]_0\,
      \reg_rd_data_reg[2]\ => \reg_rd_data_reg[2]\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data_reg[2]_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data_reg[2]_1\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data_reg[2]_2\,
      \reg_rd_data_reg[30]\ => \reg_rd_data_reg[30]\,
      \reg_rd_data_reg[30]_0\ => \reg_rd_data_reg[30]_0\,
      \reg_rd_data_reg[31]\ => \reg_rd_data_reg[31]\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data_reg[31]_0\,
      \reg_rd_data_reg[31]_1\(31 downto 0) => \reg_rd_data_reg[31]_1\(31 downto 0),
      \reg_rd_data_reg[3]\ => \reg_rd_data_reg[3]\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data_reg[3]_0\,
      \reg_rd_data_reg[4]\ => \reg_rd_data_reg[4]\,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data_reg[4]_0\,
      \reg_rd_data_reg[5]\ => \reg_rd_data_reg[5]\,
      \reg_rd_data_reg[5]_0\(5 downto 0) => \reg_rd_data_reg[5]_0\(5 downto 0),
      \reg_rd_data_reg[5]_1\ => \reg_rd_data_reg[5]_1\,
      \reg_rd_data_reg[6]\ => \reg_rd_data_reg[6]\,
      \reg_rd_data_reg[6]_0\ => \reg_rd_data_reg[6]_0\,
      \reg_rd_data_reg[7]\ => \reg_rd_data_reg[7]\,
      \reg_rd_data_reg[7]_0\ => \reg_rd_data_reg[7]_0\,
      \reg_rd_data_reg[7]_1\(7 downto 0) => \reg_rd_data_reg[7]_1\(7 downto 0),
      \reg_rd_data_reg[8]\ => \reg_rd_data_reg[8]\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data_reg[8]_0\,
      \reg_rd_data_reg[8]_1\ => \reg_rd_data_reg[8]_1\,
      \reg_rd_data_reg[9]\ => \reg_rd_data_reg[9]\,
      \reg_rd_data_reg[9]_0\ => \reg_rd_data_reg[9]_0\,
      \req_buf_addr_reg[31]\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => \req_buf_addr_reg[31]_0\(31 downto 0),
      rst_n => rst_n,
      rst_n_0 => \^rst_n_0\,
      trig_ip(4 downto 0) => trig_ip(4 downto 0)
    );
U_osc_calib: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3
     port map (
      B(15 downto 0) => B(15 downto 0),
      Q(15 downto 0) => dac_o(15 downto 0),
      S(3) => U_osc_calib_n_29,
      S(2) => U_osc_calib_n_30,
      S(1) => U_osc_calib_n_31,
      S(0) => U_osc_calib_n_32,
      \cfg_cha_outshift_reg[2]\ => U_osc_calib_n_0,
      cfg_loopback_cha => cfg_loopback_cha,
      clk => clk,
      \dac_a_diff_reg[15]\(15 downto 0) => m_axis_tdata(15 downto 0),
      \dac_a_diff_reg[15]_0\(15 downto 0) => \dac_a_diff_reg[15]\(15 downto 0),
      dac_mult_reg_0(1 downto 0) => dac_mult_reg(3 downto 2),
      \dac_o_reg[11]_0\(3) => U_osc_calib_n_21,
      \dac_o_reg[11]_0\(2) => U_osc_calib_n_22,
      \dac_o_reg[11]_0\(1) => U_osc_calib_n_23,
      \dac_o_reg[11]_0\(0) => U_osc_calib_n_24,
      \dac_o_reg[15]_0\(3) => U_osc_calib_n_1,
      \dac_o_reg[15]_0\(2) => U_osc_calib_n_2,
      \dac_o_reg[15]_0\(1) => U_osc_calib_n_3,
      \dac_o_reg[15]_0\(0) => U_osc_calib_n_4,
      \dac_o_reg[7]_0\(3) => U_osc_calib_n_25,
      \dac_o_reg[7]_0\(2) => U_osc_calib_n_26,
      \dac_o_reg[7]_0\(1) => U_osc_calib_n_27,
      \dac_o_reg[7]_0\(0) => U_osc_calib_n_28,
      p_10_in(0) => p_10_in(7),
      p_9_in(27 downto 0) => p_9_in(27 downto 0)
    );
\cfg_chb_scale[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bram_addr_a(7),
      I1 => bram_addr_a(6),
      I2 => bram_addr_a(1),
      O => \^s_axi_reg_araddr[7]\
    );
\cfg_dma_buf_size[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bram_we_a(2),
      I1 => bram_we_a(3),
      I2 => bram_we_a(1),
      I3 => bram_we_a(0),
      I4 => bram_en_a,
      I5 => bram_addr_a(2),
      O => \^s_axi_reg_wstrb[2]\
    );
\cfg_event_sts[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^s_axi_reg_wstrb[2]\,
      I1 => bram_addr_a(0),
      I2 => bram_addr_a(5),
      I3 => bram_addr_a(4),
      I4 => bram_addr_a(3),
      I5 => \^s_axi_reg_araddr[7]\,
      O => \^event_val\
    );
event_num_trig_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => event_ip_trig(4),
      I1 => Q(2),
      I2 => event_num_trig_i_2_n_0,
      O => event_num_trig_i_1_n_0
    );
event_num_trig_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => event_ip_trig(2),
      I1 => event_ip_trig(3),
      I2 => Q(1),
      I3 => event_ip_trig(0),
      I4 => Q(0),
      I5 => event_ip_trig(1),
      O => event_num_trig_i_2_n_0
    );
event_num_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => event_num_trig_i_1_n_0,
      Q => event_num_trig,
      R => \^rst_n_0\
    );
event_op_reset_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^event_val\,
      I1 => Q(0),
      O => event_op_reset_i_2_n_0
    );
event_op_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => event_op_reset_i_2_n_0,
      Q => dac2_event_op(3),
      R => \^rst_n_0\
    );
event_op_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^event_val\,
      I1 => Q(1),
      O => event_op_start_i_1_n_0
    );
event_op_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => event_op_start_i_1_n_0,
      Q => dac2_event_op(2),
      R => \^rst_n_0\
    );
event_op_stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^event_val\,
      I1 => Q(2),
      O => event_op_stop_i_1_n_0
    );
event_op_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => event_op_stop_i_1_n_0,
      Q => dac2_event_op(1),
      R => \^rst_n_0\
    );
event_op_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^event_val\,
      I1 => Q(3),
      O => event_op_trig_i_1_n_0
    );
event_op_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => event_op_trig_i_1_n_0,
      Q => dac2_event_op(0),
      R => \^rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0\ is
  port (
    m_axi_dac2_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready_reg : out STD_LOGIC;
    m_axi_dac_arvalid_o_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_data_chb_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_tdata_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    first_full_reg : in STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    clk : in STD_LOGIC;
    m_axi_dac2_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    rst_n : in STD_LOGIC;
    \reg_rd_data_reg[16]\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_1\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_2\ : in STD_LOGIC;
    \reg_rd_data_reg[17]\ : in STD_LOGIC;
    \reg_rd_data_reg[17]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[18]\ : in STD_LOGIC;
    \reg_rd_data_reg[18]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[19]\ : in STD_LOGIC;
    \reg_rd_data_reg[19]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[20]\ : in STD_LOGIC;
    \reg_rd_data_reg[20]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[21]\ : in STD_LOGIC;
    \reg_rd_data_reg[21]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[22]\ : in STD_LOGIC;
    \reg_rd_data_reg[22]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[23]\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_0\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_3\ : in STD_LOGIC;
    \reg_rd_data_reg[16]_4\ : in STD_LOGIC;
    \reg_rd_data_reg[23]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rlast_i : in STD_LOGIC;
    \dac_rp_curr_reg[19]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_axi_dac2_arready_i : in STD_LOGIC;
    cfg_loopback_chb : in STD_LOGIC;
    \ctl_trg__0\ : in STD_LOGIC;
    \req_buf_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac_mult_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_rd_data[22]_i_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_rd_data[22]_i_3_0\ : in STD_LOGIC;
    \reg_rd_data[22]_i_3_1\ : in STD_LOGIC;
    \buf_ovr_limit0_inferred__0/i__carry__6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac_b_diff_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ctrl_cha : in STD_LOGIC;
    \reg_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dac_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0\ : entity is "dac_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0\ is
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal U_osc_calib_n_0 : STD_LOGIC;
  signal U_osc_calib_n_1 : STD_LOGIC;
  signal U_osc_calib_n_2 : STD_LOGIC;
  signal U_osc_calib_n_21 : STD_LOGIC;
  signal U_osc_calib_n_22 : STD_LOGIC;
  signal U_osc_calib_n_23 : STD_LOGIC;
  signal U_osc_calib_n_24 : STD_LOGIC;
  signal U_osc_calib_n_25 : STD_LOGIC;
  signal U_osc_calib_n_26 : STD_LOGIC;
  signal U_osc_calib_n_27 : STD_LOGIC;
  signal U_osc_calib_n_28 : STD_LOGIC;
  signal U_osc_calib_n_29 : STD_LOGIC;
  signal U_osc_calib_n_3 : STD_LOGIC;
  signal U_osc_calib_n_30 : STD_LOGIC;
  signal U_osc_calib_n_31 : STD_LOGIC;
  signal U_osc_calib_n_32 : STD_LOGIC;
  signal U_osc_calib_n_4 : STD_LOGIC;
  signal dac_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
U_dma_mm2s: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0\
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => U_osc_calib_n_29,
      S(2) => U_osc_calib_n_30,
      S(1) => U_osc_calib_n_31,
      S(0) => U_osc_calib_n_32,
      \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0) => \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0),
      cfg_loopback_chb => cfg_loopback_chb,
      clk => clk,
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      \dac_b_diff_reg[11]\(3) => U_osc_calib_n_21,
      \dac_b_diff_reg[11]\(2) => U_osc_calib_n_22,
      \dac_b_diff_reg[11]\(1) => U_osc_calib_n_23,
      \dac_b_diff_reg[11]\(0) => U_osc_calib_n_24,
      \dac_b_diff_reg[15]\(3) => U_osc_calib_n_1,
      \dac_b_diff_reg[15]\(2) => U_osc_calib_n_2,
      \dac_b_diff_reg[15]\(1) => U_osc_calib_n_3,
      \dac_b_diff_reg[15]\(0) => U_osc_calib_n_4,
      \dac_b_diff_reg[7]\(3) => U_osc_calib_n_25,
      \dac_b_diff_reg[7]\(2) => U_osc_calib_n_26,
      \dac_b_diff_reg[7]\(1) => U_osc_calib_n_27,
      \dac_b_diff_reg[7]\(0) => U_osc_calib_n_28,
      \dac_b_r_reg[15]\(15 downto 0) => dac_o(15 downto 0),
      dac_data_chb_o(15 downto 0) => dac_data_chb_o(15 downto 0),
      dac_mult_reg(4 downto 0) => dac_mult_reg(4 downto 0),
      dac_mult_reg_0 => U_osc_calib_n_0,
      \dac_rp_curr_reg[19]\(18 downto 0) => \dac_rp_curr_reg[19]\(18 downto 0),
      first_full_reg => first_full_reg,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac2_araddr_o(31 downto 0) => m_axi_dac2_araddr_o(31 downto 0),
      m_axi_dac2_arready_i => m_axi_dac2_arready_i,
      m_axi_dac2_rdata_i(63 downto 0) => m_axi_dac2_rdata_i(63 downto 0),
      m_axi_dac2_rlast_i => m_axi_dac2_rlast_i,
      m_axi_dac2_rvalid_i => m_axi_dac2_rvalid_i,
      m_axi_dac_arvalid_o_reg => m_axi_dac_arvalid_o_reg,
      m_axi_rready_reg => m_axi_rready_reg,
      \m_axis_tdata_reg[14]\(15 downto 0) => \m_axis_tdata_reg[14]\(15 downto 0),
      \m_axis_tdata_reg[15]\(15 downto 0) => m_axis_tdata(15 downto 0),
      \reg_ctrl_reg[7]\(7 downto 0) => \reg_ctrl_reg[7]\(7 downto 0),
      \reg_rd_data[22]_i_3\(6 downto 0) => \reg_rd_data[22]_i_3\(6 downto 0),
      \reg_rd_data[22]_i_3_0\ => \reg_rd_data[22]_i_3_0\,
      \reg_rd_data[22]_i_3_1\ => \reg_rd_data[22]_i_3_1\,
      \reg_rd_data_reg[16]\ => \reg_rd_data_reg[16]\,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data_reg[16]_0\,
      \reg_rd_data_reg[16]_1\ => \reg_rd_data_reg[16]_1\,
      \reg_rd_data_reg[16]_2\ => \reg_rd_data_reg[16]_2\,
      \reg_rd_data_reg[16]_3\ => \reg_rd_data_reg[16]_3\,
      \reg_rd_data_reg[16]_4\ => \reg_rd_data_reg[16]_4\,
      \reg_rd_data_reg[17]\ => \reg_rd_data_reg[17]\,
      \reg_rd_data_reg[17]_0\ => \reg_rd_data_reg[17]_0\,
      \reg_rd_data_reg[18]\ => \reg_rd_data_reg[18]\,
      \reg_rd_data_reg[18]_0\ => \reg_rd_data_reg[18]_0\,
      \reg_rd_data_reg[19]\ => \reg_rd_data_reg[19]\,
      \reg_rd_data_reg[19]_0\ => \reg_rd_data_reg[19]_0\,
      \reg_rd_data_reg[20]\ => \reg_rd_data_reg[20]\,
      \reg_rd_data_reg[20]_0\ => \reg_rd_data_reg[20]_0\,
      \reg_rd_data_reg[21]\ => \reg_rd_data_reg[21]\,
      \reg_rd_data_reg[21]_0\ => \reg_rd_data_reg[21]_0\,
      \reg_rd_data_reg[22]\ => \reg_rd_data_reg[22]\,
      \reg_rd_data_reg[22]_0\ => \reg_rd_data_reg[22]_0\,
      \reg_rd_data_reg[23]\ => \reg_rd_data_reg[23]\,
      \reg_rd_data_reg[23]_0\ => \reg_rd_data_reg[23]_0\,
      \reg_rd_data_reg[23]_1\ => \reg_rd_data_reg[23]_1\,
      \req_buf_addr_reg[31]\(31 downto 0) => \req_buf_addr_reg[31]\(31 downto 0),
      rst_n => rst_n
    );
U_osc_calib: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib
     port map (
      B(15 downto 0) => B(15 downto 0),
      Q(15 downto 0) => dac_o(15 downto 0),
      S(3) => U_osc_calib_n_29,
      S(2) => U_osc_calib_n_30,
      S(1) => U_osc_calib_n_31,
      S(0) => U_osc_calib_n_32,
      \cfg_chb_outshift_reg[2]\ => U_osc_calib_n_0,
      cfg_loopback_chb => cfg_loopback_chb,
      clk => clk,
      \dac_b_diff_reg[15]\(15 downto 0) => m_axis_tdata(15 downto 0),
      \dac_b_diff_reg[15]_0\(15 downto 0) => \dac_b_diff_reg[15]\(15 downto 0),
      dac_mult_reg_0(1 downto 0) => dac_mult_reg(3 downto 2),
      \dac_o_reg[0]_0\(0) => \dac_o_reg[0]\(0),
      \dac_o_reg[11]_0\(3) => U_osc_calib_n_21,
      \dac_o_reg[11]_0\(2) => U_osc_calib_n_22,
      \dac_o_reg[11]_0\(1) => U_osc_calib_n_23,
      \dac_o_reg[11]_0\(0) => U_osc_calib_n_24,
      \dac_o_reg[15]_0\(3) => U_osc_calib_n_1,
      \dac_o_reg[15]_0\(2) => U_osc_calib_n_2,
      \dac_o_reg[15]_0\(1) => U_osc_calib_n_3,
      \dac_o_reg[15]_0\(0) => U_osc_calib_n_4,
      \dac_o_reg[7]_0\(3) => U_osc_calib_n_25,
      \dac_o_reg[7]_0\(2) => U_osc_calib_n_26,
      \dac_o_reg[7]_0\(1) => U_osc_calib_n_27,
      \dac_o_reg[7]_0\(0) => U_osc_calib_n_28,
      p_8_in(27 downto 0) => p_8_in(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    intr : out STD_LOGIC;
    dac_data_cha_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_chb_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dac1_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_trig_op : out STD_LOGIC;
    dac2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac2_trig_op : out STD_LOGIC;
    s_axi_reg_aclk : in STD_LOGIC;
    s_axi_reg_aresetn : in STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    m_axi_dac1_aresetn : in STD_LOGIC;
    m_axi_dac1_arid_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac1_arlen_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_arsize_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac1_arburst_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_arlock_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_arcache_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_arprot_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac1_arvalid_o : out STD_LOGIC;
    m_axi_dac1_arready_i : in STD_LOGIC;
    m_axi_dac1_arqos_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_rid_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_dac1_rresp_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_rlast_i : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rready_o : out STD_LOGIC;
    m_axi_dac2_aclk : in STD_LOGIC;
    m_axi_dac2_aresetn : in STD_LOGIC;
    m_axi_dac2_arid_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac2_arlen_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_arsize_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac2_arburst_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_arlock_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_arcache_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_arprot_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac2_arvalid_o : out STD_LOGIC;
    m_axi_dac2_arready_i : in STD_LOGIC;
    m_axi_dac2_arqos_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_rid_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_dac2_rresp_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_rlast_i : in STD_LOGIC;
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rready_o : out STD_LOGIC
  );
  attribute AXI_BURST_LEN : integer;
  attribute AXI_BURST_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 16;
  attribute DAC_CHA_CNT_STEP : string;
  attribute DAC_CHA_CNT_STEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00001000";
  attribute DAC_CHA_CUR_RP : string;
  attribute DAC_CHA_CUR_RP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00001100";
  attribute DAC_CHA_SCALE_OFFS : string;
  attribute DAC_CHA_SCALE_OFFS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00000100";
  attribute DAC_CHB_CNT_STEP : string;
  attribute DAC_CHB_CNT_STEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00010100";
  attribute DAC_CHB_CUR_RP : string;
  attribute DAC_CHB_CUR_RP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00011000";
  attribute DAC_CHB_SCALE_OFFS : string;
  attribute DAC_CHB_SCALE_OFFS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00010000";
  attribute DAC_CONF_REG : string;
  attribute DAC_CONF_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00000000";
  attribute DAC_DATA_BITS : integer;
  attribute DAC_DATA_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 16;
  attribute DIAG_REG_ADDR1 : string;
  attribute DIAG_REG_ADDR1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01110000";
  attribute DIAG_REG_ADDR2 : string;
  attribute DIAG_REG_ADDR2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01110100";
  attribute DIAG_REG_ADDR3 : string;
  attribute DIAG_REG_ADDR3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01111000";
  attribute DIAG_REG_ADDR4 : string;
  attribute DIAG_REG_ADDR4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b10001100";
  attribute DMA_BUF1_ADR_CHA : string;
  attribute DMA_BUF1_ADR_CHA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00111000";
  attribute DMA_BUF1_ADR_CHB : string;
  attribute DMA_BUF1_ADR_CHB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01000000";
  attribute DMA_BUF2_ADR_CHA : string;
  attribute DMA_BUF2_ADR_CHA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00111100";
  attribute DMA_BUF2_ADR_CHB : string;
  attribute DMA_BUF2_ADR_CHB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01000100";
  attribute DMA_BUF_SIZE_ADDR : string;
  attribute DMA_BUF_SIZE_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00110100";
  attribute DMA_CTRL_ADDR : string;
  attribute DMA_CTRL_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00101000";
  attribute DMA_STS_ADDR : string;
  attribute DMA_STS_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00101100";
  attribute ERRS_CNT_CHA : string;
  attribute ERRS_CNT_CHA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01010100";
  attribute ERRS_RST : string;
  attribute ERRS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01010000";
  attribute EVENT_SEL_ADDR : string;
  attribute EVENT_SEL_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00100000";
  attribute EVENT_SRC_NUM : integer;
  attribute EVENT_SRC_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 5;
  attribute EVENT_STS_ADDR : string;
  attribute EVENT_STS_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00011100";
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 4;
  attribute LOOPBACK_EN : string;
  attribute LOOPBACK_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01011100";
  attribute M_AXI_DAC_ADDR_BITS : integer;
  attribute M_AXI_DAC_ADDR_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 32;
  attribute M_AXI_DAC_DATA_BITS : integer;
  attribute M_AXI_DAC_DATA_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 64;
  attribute M_AXI_DAC_DATA_BITS_O : integer;
  attribute M_AXI_DAC_DATA_BITS_O of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 64;
  attribute OUT_SHIFT_CH1 : string;
  attribute OUT_SHIFT_CH1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01100000";
  attribute OUT_SHIFT_CH2 : string;
  attribute OUT_SHIFT_CH2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01100100";
  attribute REG_ADDR_BITS : integer;
  attribute REG_ADDR_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 8;
  attribute SETDEC_CHA : string;
  attribute SETDEC_CHA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01001000";
  attribute SETDEC_CHB : string;
  attribute SETDEC_CHB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b01001100";
  attribute S_AXI_REG_ADDR_BITS : integer;
  attribute S_AXI_REG_ADDR_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 12;
  attribute TRIG_MASK_ADDR : string;
  attribute TRIG_MASK_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is "8'b00100100";
  attribute TRIG_SRC_NUM : integer;
  attribute TRIG_SRC_NUM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac : entity is 6;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal U_dac1_n_40 : STD_LOGIC;
  signal U_dac1_n_41 : STD_LOGIC;
  signal U_dac1_n_42 : STD_LOGIC;
  signal U_dac1_n_43 : STD_LOGIC;
  signal U_dac1_n_44 : STD_LOGIC;
  signal U_dac1_n_45 : STD_LOGIC;
  signal U_dac1_n_46 : STD_LOGIC;
  signal U_dac1_n_47 : STD_LOGIC;
  signal U_dac1_n_48 : STD_LOGIC;
  signal U_dac1_n_49 : STD_LOGIC;
  signal U_dac1_n_50 : STD_LOGIC;
  signal U_dac1_n_51 : STD_LOGIC;
  signal U_dac1_n_52 : STD_LOGIC;
  signal U_dac1_n_53 : STD_LOGIC;
  signal U_dac1_n_54 : STD_LOGIC;
  signal U_dac1_n_55 : STD_LOGIC;
  signal U_dac1_n_56 : STD_LOGIC;
  signal U_dac1_n_57 : STD_LOGIC;
  signal U_dac1_n_58 : STD_LOGIC;
  signal U_dac1_n_59 : STD_LOGIC;
  signal U_dac1_n_60 : STD_LOGIC;
  signal U_dac1_n_61 : STD_LOGIC;
  signal U_dac1_n_62 : STD_LOGIC;
  signal U_dac1_n_63 : STD_LOGIC;
  signal U_dac1_n_64 : STD_LOGIC;
  signal U_dac1_n_65 : STD_LOGIC;
  signal U_dac1_n_83 : STD_LOGIC;
  signal U_dac1_n_84 : STD_LOGIC;
  signal U_dac1_n_85 : STD_LOGIC;
  signal U_dac1_n_86 : STD_LOGIC;
  signal U_dac1_n_87 : STD_LOGIC;
  signal U_dac1_n_88 : STD_LOGIC;
  signal U_dac1_n_89 : STD_LOGIC;
  signal U_dac1_n_90 : STD_LOGIC;
  signal U_dac2_n_34 : STD_LOGIC;
  signal U_dac2_n_35 : STD_LOGIC;
  signal U_dac2_n_36 : STD_LOGIC;
  signal U_dac2_n_37 : STD_LOGIC;
  signal U_dac2_n_38 : STD_LOGIC;
  signal U_dac2_n_39 : STD_LOGIC;
  signal U_dac2_n_40 : STD_LOGIC;
  signal U_dac2_n_41 : STD_LOGIC;
  signal cfg_buf1_adr_cha : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_buf1_adr_cha0 : STD_LOGIC;
  signal cfg_buf1_adr_chb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_buf1_adr_chb0 : STD_LOGIC;
  signal \cfg_buf1_adr_chb[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_buf2_adr_cha : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_buf2_adr_cha0 : STD_LOGIC;
  signal \cfg_buf2_adr_cha[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_buf2_adr_chb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_buf2_adr_chb0 : STD_LOGIC;
  signal cfg_cha_outshift : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_cha_outshift0 : STD_LOGIC;
  signal \cfg_cha_outshift[4]_i_2_n_0\ : STD_LOGIC;
  signal cfg_cha_scale0 : STD_LOGIC;
  signal \cfg_cha_scale[15]_i_2_n_0\ : STD_LOGIC;
  signal cfg_cha_setdec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_cha_setdec0 : STD_LOGIC;
  signal \cfg_cha_setdec[15]_i_2_n_0\ : STD_LOGIC;
  signal cfg_cha_step : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_cha_step0 : STD_LOGIC;
  signal \cfg_cha_step[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_chb_outshift : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_chb_outshift0 : STD_LOGIC;
  signal \cfg_chb_outshift[4]_i_2_n_0\ : STD_LOGIC;
  signal cfg_chb_scale0 : STD_LOGIC;
  signal cfg_chb_setdec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cfg_chb_setdec0 : STD_LOGIC;
  signal cfg_chb_step : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_chb_step0 : STD_LOGIC;
  signal cfg_ctrl_reg_cha : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cfg_ctrl_reg_cha0 : STD_LOGIC;
  signal cfg_ctrl_reg_chb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cfg_dma_buf_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_dma_buf_size0 : STD_LOGIC;
  signal \cfg_dma_buf_size[31]_i_2_n_0\ : STD_LOGIC;
  signal cfg_event_sel : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_event_sel0 : STD_LOGIC;
  signal \cfg_event_sel[4]_i_2_n_0\ : STD_LOGIC;
  signal cfg_event_sts : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_loopback_cha : STD_LOGIC;
  signal cfg_loopback_cha0 : STD_LOGIC;
  signal cfg_loopback_cha_i_1_n_0 : STD_LOGIC;
  signal cfg_loopback_chb : STD_LOGIC;
  signal cfg_loopback_chb_i_1_n_0 : STD_LOGIC;
  signal cfg_trig_mask : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_trig_mask0 : STD_LOGIC;
  signal \cfg_trig_mask__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \ctl_trg__0\ : STD_LOGIC;
  signal ctrl_cha : STD_LOGIC;
  signal \^dac2_event_op\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_a_diff : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_a_diff01_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_a_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_b_diff : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_b_diff00_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_b_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_cha_conf0 : STD_LOGIC;
  signal \dac_cha_conf[15]_i_2_n_0\ : STD_LOGIC;
  signal \dac_cha_conf[15]_i_3_n_0\ : STD_LOGIC;
  signal \^dac_data_cha_o\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac_data_chb_o\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal errs_cnt_cha03_out : STD_LOGIC;
  signal errs_cnt_cha2 : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_10_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_11_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_12_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_13_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_14_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_15_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_16_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_17_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_4_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_6_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_7_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha[0]_i_9_n_0\ : STD_LOGIC;
  signal errs_cnt_cha_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \errs_cnt_cha_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_cha_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal errs_cnt_chb : STD_LOGIC;
  signal errs_cnt_chb0 : STD_LOGIC;
  signal errs_cnt_chb2 : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_10_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_11_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_12_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_13_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_14_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_15_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_4_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_5_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_7_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_8_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb[0]_i_9_n_0\ : STD_LOGIC;
  signal errs_cnt_chb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \errs_cnt_chb_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \errs_cnt_chb_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal event_val : STD_LOGIC;
  signal \^m_axi_dac2_araddr_o\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_8_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_9_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal reg_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_en : STD_LOGIC;
  signal reg_rd_data : STD_LOGIC;
  signal \reg_rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[17]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_rd_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_rd_data[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_rd_data[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_we : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reg_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_wr_we : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED : STD_LOGIC;
  signal NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \NLW_errs_cnt_cha_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_errs_cnt_cha_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errs_cnt_cha_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errs_cnt_cha_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_errs_cnt_chb_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_errs_cnt_chb_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errs_cnt_chb_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errs_cnt_chb_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_reg_ctrl : label is "reg_ctrl,axi_bram_ctrl,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U_reg_ctrl : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_reg_ctrl : label is "axi_bram_ctrl,Vivado 2020.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_buf1_adr_chb[31]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cfg_buf2_adr_cha[31]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cfg_cha_outshift[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cfg_cha_scale[15]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cfg_cha_setdec[15]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cfg_cha_step[31]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cfg_chb_outshift[4]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \cfg_dma_buf_size[31]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \cfg_event_sel[4]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of cfg_loopback_cha_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of cfg_loopback_cha_i_2 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of cfg_loopback_chb_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dac_cha_conf[15]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \errs_cnt_cha[0]_i_4\ : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_cha_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \errs_cnt_chb_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \reg_rd_data[17]_i_10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \reg_rd_data[23]_i_7\ : label is "soft_lutpair109";
begin
  dac1_event_op(3 downto 0) <= \^dac2_event_op\(3 downto 0);
  dac1_trig_op <= \<const0>\;
  dac2_event_op(3 downto 0) <= \^dac2_event_op\(3 downto 0);
  dac2_trig_op <= \<const0>\;
  dac_data_cha_o(15 downto 0) <= \^dac_data_cha_o\(15 downto 0);
  dac_data_chb_o(15 downto 0) <= \^dac_data_chb_o\(15 downto 0);
  intr <= \<const0>\;
  m_axi_dac1_arburst_o(1) <= \<const0>\;
  m_axi_dac1_arburst_o(0) <= \<const1>\;
  m_axi_dac1_arcache_o(3) <= \<const0>\;
  m_axi_dac1_arcache_o(2) <= \<const0>\;
  m_axi_dac1_arcache_o(1) <= \<const1>\;
  m_axi_dac1_arcache_o(0) <= \<const1>\;
  m_axi_dac1_arid_o(3) <= \<const0>\;
  m_axi_dac1_arid_o(2) <= \<const0>\;
  m_axi_dac1_arid_o(1) <= \<const1>\;
  m_axi_dac1_arid_o(0) <= \<const0>\;
  m_axi_dac1_arlen_o(3) <= \<const1>\;
  m_axi_dac1_arlen_o(2) <= \<const1>\;
  m_axi_dac1_arlen_o(1) <= \<const1>\;
  m_axi_dac1_arlen_o(0) <= \<const1>\;
  m_axi_dac1_arlock_o(1) <= \<const0>\;
  m_axi_dac1_arlock_o(0) <= \<const0>\;
  m_axi_dac1_arprot_o(2) <= \<const0>\;
  m_axi_dac1_arprot_o(1) <= \<const0>\;
  m_axi_dac1_arprot_o(0) <= \<const0>\;
  m_axi_dac1_arqos_o(3) <= \<const1>\;
  m_axi_dac1_arqos_o(2) <= \<const1>\;
  m_axi_dac1_arqos_o(1) <= \<const1>\;
  m_axi_dac1_arqos_o(0) <= \<const1>\;
  m_axi_dac1_arsize_o(2) <= \<const0>\;
  m_axi_dac1_arsize_o(1) <= \<const1>\;
  m_axi_dac1_arsize_o(0) <= \<const1>\;
  m_axi_dac2_araddr_o(31 downto 0) <= \^m_axi_dac2_araddr_o\(31 downto 0);
  m_axi_dac2_arburst_o(1) <= \<const0>\;
  m_axi_dac2_arburst_o(0) <= \<const1>\;
  m_axi_dac2_arcache_o(3) <= \<const0>\;
  m_axi_dac2_arcache_o(2) <= \<const0>\;
  m_axi_dac2_arcache_o(1) <= \<const1>\;
  m_axi_dac2_arcache_o(0) <= \<const1>\;
  m_axi_dac2_arid_o(3) <= \<const0>\;
  m_axi_dac2_arid_o(2) <= \<const0>\;
  m_axi_dac2_arid_o(1) <= \<const1>\;
  m_axi_dac2_arid_o(0) <= \<const1>\;
  m_axi_dac2_arlen_o(3) <= \<const1>\;
  m_axi_dac2_arlen_o(2) <= \<const1>\;
  m_axi_dac2_arlen_o(1) <= \<const1>\;
  m_axi_dac2_arlen_o(0) <= \<const1>\;
  m_axi_dac2_arlock_o(1) <= \<const0>\;
  m_axi_dac2_arlock_o(0) <= \<const0>\;
  m_axi_dac2_arprot_o(2) <= \<const0>\;
  m_axi_dac2_arprot_o(1) <= \<const0>\;
  m_axi_dac2_arprot_o(0) <= \<const0>\;
  m_axi_dac2_arqos_o(3) <= \<const1>\;
  m_axi_dac2_arqos_o(2) <= \<const1>\;
  m_axi_dac2_arqos_o(1) <= \<const1>\;
  m_axi_dac2_arqos_o(0) <= \<const1>\;
  m_axi_dac2_arsize_o(2) <= \<const0>\;
  m_axi_dac2_arsize_o(1) <= \<const1>\;
  m_axi_dac2_arsize_o(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U_dac1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top
     port map (
      D(23) => U_dac1_n_42,
      D(22) => U_dac1_n_43,
      D(21) => U_dac1_n_44,
      D(20) => U_dac1_n_45,
      D(19) => U_dac1_n_46,
      D(18) => U_dac1_n_47,
      D(17) => U_dac1_n_48,
      D(16) => U_dac1_n_49,
      D(15) => U_dac1_n_50,
      D(14) => U_dac1_n_51,
      D(13) => U_dac1_n_52,
      D(12) => U_dac1_n_53,
      D(11) => U_dac1_n_54,
      D(10) => U_dac1_n_55,
      D(9) => U_dac1_n_56,
      D(8) => U_dac1_n_57,
      D(7) => U_dac1_n_58,
      D(6) => U_dac1_n_59,
      D(5) => U_dac1_n_60,
      D(4) => U_dac1_n_61,
      D(3) => U_dac1_n_62,
      D(2) => U_dac1_n_63,
      D(1) => U_dac1_n_64,
      D(0) => U_dac1_n_65,
      Q(4 downto 0) => cfg_event_sel(4 downto 0),
      bram_addr_a(7 downto 0) => reg_addr(7 downto 0),
      bram_en_a => reg_en,
      bram_we_a(3 downto 0) => reg_we(3 downto 0),
      \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0) => cfg_dma_buf_size(31 downto 0),
      \cfg_cha_step_reg[16]\ => U_dac1_n_89,
      \cfg_cha_step_reg[17]\ => U_dac1_n_90,
      cfg_loopback_cha => cfg_loopback_cha,
      clk => clk,
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      dac2_event_op(3 downto 0) => \^dac2_event_op\(3 downto 0),
      \dac_a_diff_reg[15]\(15 downto 0) => dac_a_r(15 downto 0),
      \dac_chb_conf_reg[2]\ => U_dac1_n_83,
      \dac_chb_conf_reg[3]\ => U_dac1_n_84,
      \dac_chb_conf_reg[4]\ => U_dac1_n_85,
      \dac_chb_conf_reg[5]\ => U_dac1_n_86,
      \dac_chb_conf_reg[6]\ => U_dac1_n_87,
      \dac_chb_conf_reg[7]\ => U_dac1_n_88,
      dac_data_cha_o(15 downto 0) => \^dac_data_cha_o\(15 downto 0),
      dac_mult_reg(4 downto 0) => cfg_cha_outshift(4 downto 0),
      event_ip_trig(4 downto 0) => event_ip_trig(4 downto 0),
      event_val => event_val,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac1_araddr_o(31 downto 0) => m_axi_dac1_araddr_o(31 downto 0),
      m_axi_dac1_arready_i => m_axi_dac1_arready_i,
      m_axi_dac1_rdata_i(63 downto 0) => m_axi_dac1_rdata_i(63 downto 0),
      m_axi_dac1_rlast_i => m_axi_dac1_rlast_i,
      m_axi_dac1_rvalid_i => m_axi_dac1_rvalid_i,
      m_axi_dac_arvalid_o_reg => m_axi_dac1_arvalid_o,
      m_axi_rready_reg => m_axi_dac1_rready_o,
      \m_axis_tdata_reg[14]\(15 downto 0) => dac_a_diff01_out(15 downto 0),
      p_10_in(31 downto 0) => p_10_in(31 downto 0),
      p_8_in(27 downto 14) => p_8_in(31 downto 18),
      p_8_in(13 downto 0) => p_8_in(15 downto 2),
      p_9_in(27 downto 14) => p_9_in(31 downto 18),
      p_9_in(13 downto 0) => p_9_in(15 downto 2),
      \reg_ctrl_reg[7]\(7 downto 0) => cfg_ctrl_reg_cha(7 downto 0),
      \reg_rd_data[17]_i_4\ => \reg_rd_data[17]_i_11_n_0\,
      \reg_rd_data[31]_i_7\ => \reg_rd_data[4]_i_6_n_0\,
      \reg_rd_data[31]_i_7_0\ => \reg_rd_data[4]_i_7_n_0\,
      \reg_rd_data[31]_i_7_1\(31 downto 0) => cfg_chb_step(31 downto 0),
      \reg_rd_data[31]_i_7_2\(31 downto 0) => \^m_axi_dac2_araddr_o\(31 downto 0),
      \reg_rd_data[4]_i_4\(4 downto 0) => cfg_event_sts(4 downto 0),
      \reg_rd_data_reg[0]\ => \reg_rd_data[0]_i_2_n_0\,
      \reg_rd_data_reg[0]_0\ => \reg_rd_data[0]_i_3_n_0\,
      \reg_rd_data_reg[0]_1\ => \reg_rd_data[31]_i_9_n_0\,
      \reg_rd_data_reg[0]_2\ => \reg_rd_data[31]_i_8_n_0\,
      \reg_rd_data_reg[0]_3\ => \reg_rd_data[23]_i_7_n_0\,
      \reg_rd_data_reg[0]_4\ => \reg_rd_data[17]_i_7_n_0\,
      \reg_rd_data_reg[0]_5\ => \reg_rd_data[17]_i_8_n_0\,
      \reg_rd_data_reg[0]_6\ => \reg_rd_data[17]_i_10_n_0\,
      \reg_rd_data_reg[10]\ => \reg_rd_data[10]_i_2_n_0\,
      \reg_rd_data_reg[10]_0\ => \reg_rd_data[10]_i_3_n_0\,
      \reg_rd_data_reg[11]\ => \reg_rd_data[11]_i_2_n_0\,
      \reg_rd_data_reg[11]_0\ => \reg_rd_data[11]_i_3_n_0\,
      \reg_rd_data_reg[12]\ => \reg_rd_data[12]_i_2_n_0\,
      \reg_rd_data_reg[12]_0\ => \reg_rd_data[12]_i_3_n_0\,
      \reg_rd_data_reg[13]\ => \reg_rd_data[13]_i_2_n_0\,
      \reg_rd_data_reg[13]_0\ => \reg_rd_data[13]_i_3_n_0\,
      \reg_rd_data_reg[14]\ => \reg_rd_data[14]_i_2_n_0\,
      \reg_rd_data_reg[14]_0\ => \reg_rd_data[14]_i_3_n_0\,
      \reg_rd_data_reg[15]\ => \reg_rd_data[15]_i_2_n_0\,
      \reg_rd_data_reg[15]_0\ => \reg_rd_data[15]_i_3_n_0\,
      \reg_rd_data_reg[1]\ => \reg_rd_data[1]_i_2_n_0\,
      \reg_rd_data_reg[1]_0\ => \reg_rd_data[1]_i_3_n_0\,
      \reg_rd_data_reg[24]\ => \reg_rd_data[24]_i_2_n_0\,
      \reg_rd_data_reg[24]_0\ => \reg_rd_data[24]_i_3_n_0\,
      \reg_rd_data_reg[25]\ => \reg_rd_data[25]_i_2_n_0\,
      \reg_rd_data_reg[25]_0\ => \reg_rd_data[25]_i_3_n_0\,
      \reg_rd_data_reg[26]\ => \reg_rd_data[26]_i_2_n_0\,
      \reg_rd_data_reg[26]_0\ => \reg_rd_data[26]_i_3_n_0\,
      \reg_rd_data_reg[27]\ => \reg_rd_data[27]_i_2_n_0\,
      \reg_rd_data_reg[27]_0\ => \reg_rd_data[27]_i_3_n_0\,
      \reg_rd_data_reg[28]\ => \reg_rd_data[28]_i_2_n_0\,
      \reg_rd_data_reg[28]_0\ => \reg_rd_data[28]_i_3_n_0\,
      \reg_rd_data_reg[29]\ => \reg_rd_data[29]_i_2_n_0\,
      \reg_rd_data_reg[29]_0\ => \reg_rd_data[29]_i_3_n_0\,
      \reg_rd_data_reg[2]\ => \reg_rd_data[2]_i_2_n_0\,
      \reg_rd_data_reg[2]_0\ => \reg_rd_data[2]_i_3_n_0\,
      \reg_rd_data_reg[2]_1\ => \reg_rd_data[31]_i_14_n_0\,
      \reg_rd_data_reg[2]_2\ => \reg_rd_data[31]_i_15_n_0\,
      \reg_rd_data_reg[30]\ => \reg_rd_data[30]_i_2_n_0\,
      \reg_rd_data_reg[30]_0\ => \reg_rd_data[30]_i_3_n_0\,
      \reg_rd_data_reg[31]\ => \reg_rd_data[31]_i_5_n_0\,
      \reg_rd_data_reg[31]_0\ => \reg_rd_data[31]_i_6_n_0\,
      \reg_rd_data_reg[31]_1\(31 downto 0) => cfg_cha_step(31 downto 0),
      \reg_rd_data_reg[3]\ => \reg_rd_data[3]_i_2_n_0\,
      \reg_rd_data_reg[3]_0\ => \reg_rd_data[3]_i_3_n_0\,
      \reg_rd_data_reg[4]\ => \reg_rd_data[4]_i_2_n_0\,
      \reg_rd_data_reg[4]_0\ => \reg_rd_data[4]_i_3_n_0\,
      \reg_rd_data_reg[5]\ => \reg_rd_data[5]_i_4_n_0\,
      \reg_rd_data_reg[5]_0\(5) => \cfg_trig_mask__0\(5),
      \reg_rd_data_reg[5]_0\(4 downto 0) => cfg_trig_mask(4 downto 0),
      \reg_rd_data_reg[5]_1\ => \reg_rd_data[31]_i_11_n_0\,
      \reg_rd_data_reg[6]\ => \reg_rd_data[6]_i_2_n_0\,
      \reg_rd_data_reg[6]_0\ => \reg_rd_data[31]_i_12_n_0\,
      \reg_rd_data_reg[7]\ => \reg_rd_data[7]_i_2_n_0\,
      \reg_rd_data_reg[7]_0\ => \reg_rd_data[7]_i_6_n_0\,
      \reg_rd_data_reg[7]_1\(7 downto 0) => cfg_buf1_adr_chb(7 downto 0),
      \reg_rd_data_reg[8]\ => \reg_rd_data[31]_i_4_n_0\,
      \reg_rd_data_reg[8]_0\ => \reg_rd_data[8]_i_2_n_0\,
      \reg_rd_data_reg[8]_1\ => \reg_rd_data[8]_i_3_n_0\,
      \reg_rd_data_reg[9]\ => \reg_rd_data[9]_i_2_n_0\,
      \reg_rd_data_reg[9]_0\ => \reg_rd_data[9]_i_3_n_0\,
      \req_buf_addr_reg[31]\(31 downto 0) => cfg_buf1_adr_cha(31 downto 0),
      \req_buf_addr_reg[31]_0\(31 downto 0) => cfg_buf2_adr_cha(31 downto 0),
      rst_n => rst_n,
      rst_n_0 => p_0_in,
      \s_axi_reg_araddr[7]\ => U_dac1_n_41,
      \s_axi_reg_wstrb[2]\ => U_dac1_n_40,
      trig_ip(4 downto 0) => trig_ip(4 downto 0)
    );
U_dac2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0\
     port map (
      D(7) => U_dac2_n_34,
      D(6) => U_dac2_n_35,
      D(5) => U_dac2_n_36,
      D(4) => U_dac2_n_37,
      D(3) => U_dac2_n_38,
      D(2) => U_dac2_n_39,
      D(1) => U_dac2_n_40,
      D(0) => U_dac2_n_41,
      Q(31 downto 0) => cfg_buf1_adr_chb(31 downto 0),
      \buf_ovr_limit0_inferred__0/i__carry__6\(31 downto 0) => cfg_dma_buf_size(31 downto 0),
      cfg_loopback_chb => cfg_loopback_chb,
      clk => clk,
      \ctl_trg__0\ => \ctl_trg__0\,
      ctrl_cha => ctrl_cha,
      \dac_b_diff_reg[15]\(15 downto 0) => dac_b_r(15 downto 0),
      dac_data_chb_o(15 downto 0) => \^dac_data_chb_o\(15 downto 0),
      dac_mult_reg(4 downto 0) => cfg_chb_outshift(4 downto 0),
      \dac_o_reg[0]\(0) => p_10_in(23),
      \dac_rp_curr_reg[19]\(18 downto 0) => cfg_chb_step(18 downto 0),
      first_full_reg => p_0_in,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac2_araddr_o(31 downto 0) => \^m_axi_dac2_araddr_o\(31 downto 0),
      m_axi_dac2_arready_i => m_axi_dac2_arready_i,
      m_axi_dac2_rdata_i(63 downto 0) => m_axi_dac2_rdata_i(63 downto 0),
      m_axi_dac2_rlast_i => m_axi_dac2_rlast_i,
      m_axi_dac2_rvalid_i => m_axi_dac2_rvalid_i,
      m_axi_dac_arvalid_o_reg => m_axi_dac2_arvalid_o,
      m_axi_rready_reg => m_axi_dac2_rready_o,
      \m_axis_tdata_reg[14]\(15 downto 0) => dac_b_diff00_out(15 downto 0),
      p_8_in(27 downto 14) => p_8_in(31 downto 18),
      p_8_in(13 downto 0) => p_8_in(15 downto 2),
      \reg_ctrl_reg[7]\(7 downto 0) => cfg_ctrl_reg_chb(7 downto 0),
      \reg_rd_data[22]_i_3\(6 downto 0) => cfg_buf1_adr_cha(22 downto 16),
      \reg_rd_data[22]_i_3_0\ => \reg_rd_data[4]_i_6_n_0\,
      \reg_rd_data[22]_i_3_1\ => \reg_rd_data[4]_i_7_n_0\,
      \reg_rd_data_reg[16]\ => \reg_rd_data[16]_i_2_n_0\,
      \reg_rd_data_reg[16]_0\ => \reg_rd_data[31]_i_9_n_0\,
      \reg_rd_data_reg[16]_1\ => \reg_rd_data[31]_i_8_n_0\,
      \reg_rd_data_reg[16]_2\ => U_dac1_n_89,
      \reg_rd_data_reg[16]_3\ => \reg_rd_data[31]_i_12_n_0\,
      \reg_rd_data_reg[16]_4\ => \reg_rd_data[23]_i_7_n_0\,
      \reg_rd_data_reg[17]\ => \reg_rd_data[17]_i_2_n_0\,
      \reg_rd_data_reg[17]_0\ => U_dac1_n_90,
      \reg_rd_data_reg[18]\ => \reg_rd_data[18]_i_2_n_0\,
      \reg_rd_data_reg[18]_0\ => U_dac1_n_83,
      \reg_rd_data_reg[19]\ => \reg_rd_data[19]_i_2_n_0\,
      \reg_rd_data_reg[19]_0\ => U_dac1_n_84,
      \reg_rd_data_reg[20]\ => \reg_rd_data[20]_i_2_n_0\,
      \reg_rd_data_reg[20]_0\ => U_dac1_n_85,
      \reg_rd_data_reg[21]\ => \reg_rd_data[21]_i_2_n_0\,
      \reg_rd_data_reg[21]_0\ => U_dac1_n_86,
      \reg_rd_data_reg[22]\ => \reg_rd_data[22]_i_2_n_0\,
      \reg_rd_data_reg[22]_0\ => U_dac1_n_87,
      \reg_rd_data_reg[23]\ => \reg_rd_data[23]_i_2_n_0\,
      \reg_rd_data_reg[23]_0\ => U_dac1_n_88,
      \reg_rd_data_reg[23]_1\ => \reg_rd_data[23]_i_6_n_0\,
      \req_buf_addr_reg[31]\(31 downto 0) => cfg_buf2_adr_chb(31 downto 0),
      rst_n => rst_n
    );
U_reg_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl
     port map (
      bram_addr_a(11 downto 8) => NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED(11 downto 8),
      bram_addr_a(7 downto 0) => reg_addr(7 downto 0),
      bram_clk_a => NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED,
      bram_en_a => reg_en,
      bram_rddata_a(31) => \reg_rd_data_reg_n_0_[31]\,
      bram_rddata_a(30) => \reg_rd_data_reg_n_0_[30]\,
      bram_rddata_a(29) => \reg_rd_data_reg_n_0_[29]\,
      bram_rddata_a(28) => \reg_rd_data_reg_n_0_[28]\,
      bram_rddata_a(27) => \reg_rd_data_reg_n_0_[27]\,
      bram_rddata_a(26) => \reg_rd_data_reg_n_0_[26]\,
      bram_rddata_a(25) => \reg_rd_data_reg_n_0_[25]\,
      bram_rddata_a(24) => \reg_rd_data_reg_n_0_[24]\,
      bram_rddata_a(23) => \reg_rd_data_reg_n_0_[23]\,
      bram_rddata_a(22) => \reg_rd_data_reg_n_0_[22]\,
      bram_rddata_a(21) => \reg_rd_data_reg_n_0_[21]\,
      bram_rddata_a(20) => \reg_rd_data_reg_n_0_[20]\,
      bram_rddata_a(19) => \reg_rd_data_reg_n_0_[19]\,
      bram_rddata_a(18) => \reg_rd_data_reg_n_0_[18]\,
      bram_rddata_a(17) => \reg_rd_data_reg_n_0_[17]\,
      bram_rddata_a(16) => \reg_rd_data_reg_n_0_[16]\,
      bram_rddata_a(15) => \reg_rd_data_reg_n_0_[15]\,
      bram_rddata_a(14) => \reg_rd_data_reg_n_0_[14]\,
      bram_rddata_a(13) => \reg_rd_data_reg_n_0_[13]\,
      bram_rddata_a(12) => \reg_rd_data_reg_n_0_[12]\,
      bram_rddata_a(11) => \reg_rd_data_reg_n_0_[11]\,
      bram_rddata_a(10) => \reg_rd_data_reg_n_0_[10]\,
      bram_rddata_a(9) => \reg_rd_data_reg_n_0_[9]\,
      bram_rddata_a(8) => \reg_rd_data_reg_n_0_[8]\,
      bram_rddata_a(7) => \reg_rd_data_reg_n_0_[7]\,
      bram_rddata_a(6) => \reg_rd_data_reg_n_0_[6]\,
      bram_rddata_a(5) => \reg_rd_data_reg_n_0_[5]\,
      bram_rddata_a(4) => \reg_rd_data_reg_n_0_[4]\,
      bram_rddata_a(3) => \reg_rd_data_reg_n_0_[3]\,
      bram_rddata_a(2) => \reg_rd_data_reg_n_0_[2]\,
      bram_rddata_a(1) => \reg_rd_data_reg_n_0_[1]\,
      bram_rddata_a(0) => \reg_rd_data_reg_n_0_[0]\,
      bram_rst_a => NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED,
      bram_we_a(3 downto 0) => reg_we(3 downto 0),
      bram_wrdata_a(31 downto 0) => reg_wr_data(31 downto 0),
      s_axi_aclk => s_axi_reg_aclk,
      s_axi_araddr(11 downto 0) => s_axi_reg_araddr(11 downto 0),
      s_axi_aresetn => s_axi_reg_aresetn,
      s_axi_arprot(2 downto 0) => s_axi_reg_arprot(2 downto 0),
      s_axi_arready => s_axi_reg_arready,
      s_axi_arvalid => s_axi_reg_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_reg_awaddr(11 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_reg_awprot(2 downto 0),
      s_axi_awready => s_axi_reg_awready,
      s_axi_awvalid => s_axi_reg_awvalid,
      s_axi_bready => s_axi_reg_bready,
      s_axi_bresp(1 downto 0) => s_axi_reg_bresp(1 downto 0),
      s_axi_bvalid => s_axi_reg_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_rready => s_axi_reg_rready,
      s_axi_rresp(1 downto 0) => s_axi_reg_rresp(1 downto 0),
      s_axi_rvalid => s_axi_reg_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_wready => s_axi_reg_wready,
      s_axi_wstrb(3 downto 0) => s_axi_reg_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_reg_wvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\cfg_buf1_adr_cha[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => reg_wr_we,
      I1 => reg_addr(2),
      I2 => reg_addr(0),
      I3 => reg_addr(4),
      I4 => reg_addr(3),
      I5 => \cfg_event_sel[4]_i_2_n_0\,
      O => cfg_buf1_adr_cha0
    );
\cfg_buf1_adr_cha_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(0),
      Q => cfg_buf1_adr_cha(0),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(10),
      Q => cfg_buf1_adr_cha(10),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(11),
      Q => cfg_buf1_adr_cha(11),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(12),
      Q => cfg_buf1_adr_cha(12),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(13),
      Q => cfg_buf1_adr_cha(13),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(14),
      Q => cfg_buf1_adr_cha(14),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(15),
      Q => cfg_buf1_adr_cha(15),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(16),
      Q => cfg_buf1_adr_cha(16),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(17),
      Q => cfg_buf1_adr_cha(17),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(18),
      Q => cfg_buf1_adr_cha(18),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(19),
      Q => cfg_buf1_adr_cha(19),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(1),
      Q => cfg_buf1_adr_cha(1),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(20),
      Q => cfg_buf1_adr_cha(20),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(21),
      Q => cfg_buf1_adr_cha(21),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(22),
      Q => cfg_buf1_adr_cha(22),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(23),
      Q => cfg_buf1_adr_cha(23),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(24),
      Q => cfg_buf1_adr_cha(24),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(25),
      Q => cfg_buf1_adr_cha(25),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(26),
      Q => cfg_buf1_adr_cha(26),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(27),
      Q => cfg_buf1_adr_cha(27),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(28),
      Q => cfg_buf1_adr_cha(28),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(29),
      Q => cfg_buf1_adr_cha(29),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(2),
      Q => cfg_buf1_adr_cha(2),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(30),
      Q => cfg_buf1_adr_cha(30),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(31),
      Q => cfg_buf1_adr_cha(31),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(3),
      Q => cfg_buf1_adr_cha(3),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(4),
      Q => cfg_buf1_adr_cha(4),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(5),
      Q => cfg_buf1_adr_cha(5),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(6),
      Q => cfg_buf1_adr_cha(6),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(7),
      Q => cfg_buf1_adr_cha(7),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(8),
      Q => cfg_buf1_adr_cha(8),
      R => p_0_in
    );
\cfg_buf1_adr_cha_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_cha0,
      D => reg_wr_data(9),
      Q => cfg_buf1_adr_cha(9),
      R => p_0_in
    );
\cfg_buf1_adr_chb[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \cfg_buf1_adr_chb[31]_i_2_n_0\,
      I1 => reg_addr(7),
      I2 => reg_addr(6),
      I3 => reg_addr(0),
      I4 => reg_addr(1),
      I5 => \dac_cha_conf[15]_i_3_n_0\,
      O => cfg_buf1_adr_chb0
    );
\cfg_buf1_adr_chb[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_addr(5),
      I1 => reg_addr(4),
      O => \cfg_buf1_adr_chb[31]_i_2_n_0\
    );
\cfg_buf1_adr_chb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(0),
      Q => cfg_buf1_adr_chb(0),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(10),
      Q => cfg_buf1_adr_chb(10),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(11),
      Q => cfg_buf1_adr_chb(11),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(12),
      Q => cfg_buf1_adr_chb(12),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(13),
      Q => cfg_buf1_adr_chb(13),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(14),
      Q => cfg_buf1_adr_chb(14),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(15),
      Q => cfg_buf1_adr_chb(15),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(16),
      Q => cfg_buf1_adr_chb(16),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(17),
      Q => cfg_buf1_adr_chb(17),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(18),
      Q => cfg_buf1_adr_chb(18),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(19),
      Q => cfg_buf1_adr_chb(19),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(1),
      Q => cfg_buf1_adr_chb(1),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(20),
      Q => cfg_buf1_adr_chb(20),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(21),
      Q => cfg_buf1_adr_chb(21),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(22),
      Q => cfg_buf1_adr_chb(22),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(23),
      Q => cfg_buf1_adr_chb(23),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(24),
      Q => cfg_buf1_adr_chb(24),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(25),
      Q => cfg_buf1_adr_chb(25),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(26),
      Q => cfg_buf1_adr_chb(26),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(27),
      Q => cfg_buf1_adr_chb(27),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(28),
      Q => cfg_buf1_adr_chb(28),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(29),
      Q => cfg_buf1_adr_chb(29),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(2),
      Q => cfg_buf1_adr_chb(2),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(30),
      Q => cfg_buf1_adr_chb(30),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(31),
      Q => cfg_buf1_adr_chb(31),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(3),
      Q => cfg_buf1_adr_chb(3),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(4),
      Q => cfg_buf1_adr_chb(4),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(5),
      Q => cfg_buf1_adr_chb(5),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(6),
      Q => cfg_buf1_adr_chb(6),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(7),
      Q => cfg_buf1_adr_chb(7),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(8),
      Q => cfg_buf1_adr_chb(8),
      R => p_0_in
    );
\cfg_buf1_adr_chb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf1_adr_chb0,
      D => reg_wr_data(9),
      Q => cfg_buf1_adr_chb(9),
      R => p_0_in
    );
\cfg_buf2_adr_cha[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => reg_addr(5),
      I1 => \cfg_buf2_adr_cha[31]_i_2_n_0\,
      I2 => \dac_cha_conf[15]_i_2_n_0\,
      I3 => reg_addr(7),
      I4 => reg_addr(6),
      I5 => U_dac1_n_40,
      O => cfg_buf2_adr_cha0
    );
\cfg_buf2_adr_cha[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => reg_addr(3),
      I1 => reg_addr(4),
      O => \cfg_buf2_adr_cha[31]_i_2_n_0\
    );
\cfg_buf2_adr_cha_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(0),
      Q => cfg_buf2_adr_cha(0),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(10),
      Q => cfg_buf2_adr_cha(10),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(11),
      Q => cfg_buf2_adr_cha(11),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(12),
      Q => cfg_buf2_adr_cha(12),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(13),
      Q => cfg_buf2_adr_cha(13),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(14),
      Q => cfg_buf2_adr_cha(14),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(15),
      Q => cfg_buf2_adr_cha(15),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(16),
      Q => cfg_buf2_adr_cha(16),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(17),
      Q => cfg_buf2_adr_cha(17),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(18),
      Q => cfg_buf2_adr_cha(18),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(19),
      Q => cfg_buf2_adr_cha(19),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(1),
      Q => cfg_buf2_adr_cha(1),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(20),
      Q => cfg_buf2_adr_cha(20),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(21),
      Q => cfg_buf2_adr_cha(21),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(22),
      Q => cfg_buf2_adr_cha(22),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(23),
      Q => cfg_buf2_adr_cha(23),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(24),
      Q => cfg_buf2_adr_cha(24),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(25),
      Q => cfg_buf2_adr_cha(25),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(26),
      Q => cfg_buf2_adr_cha(26),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(27),
      Q => cfg_buf2_adr_cha(27),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(28),
      Q => cfg_buf2_adr_cha(28),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(29),
      Q => cfg_buf2_adr_cha(29),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(2),
      Q => cfg_buf2_adr_cha(2),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(30),
      Q => cfg_buf2_adr_cha(30),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(31),
      Q => cfg_buf2_adr_cha(31),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(3),
      Q => cfg_buf2_adr_cha(3),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(4),
      Q => cfg_buf2_adr_cha(4),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(5),
      Q => cfg_buf2_adr_cha(5),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(6),
      Q => cfg_buf2_adr_cha(6),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(7),
      Q => cfg_buf2_adr_cha(7),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(8),
      Q => cfg_buf2_adr_cha(8),
      R => p_0_in
    );
\cfg_buf2_adr_cha_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_cha0,
      D => reg_wr_data(9),
      Q => cfg_buf2_adr_cha(9),
      R => p_0_in
    );
\cfg_buf2_adr_chb[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(1),
      I2 => reg_addr(4),
      I3 => reg_addr(5),
      I4 => reg_addr(6),
      I5 => \cfg_cha_scale[15]_i_2_n_0\,
      O => cfg_buf2_adr_chb0
    );
\cfg_buf2_adr_chb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(0),
      Q => cfg_buf2_adr_chb(0),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(10),
      Q => cfg_buf2_adr_chb(10),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(11),
      Q => cfg_buf2_adr_chb(11),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(12),
      Q => cfg_buf2_adr_chb(12),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(13),
      Q => cfg_buf2_adr_chb(13),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(14),
      Q => cfg_buf2_adr_chb(14),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(15),
      Q => cfg_buf2_adr_chb(15),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(16),
      Q => cfg_buf2_adr_chb(16),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(17),
      Q => cfg_buf2_adr_chb(17),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(18),
      Q => cfg_buf2_adr_chb(18),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(19),
      Q => cfg_buf2_adr_chb(19),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(1),
      Q => cfg_buf2_adr_chb(1),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(20),
      Q => cfg_buf2_adr_chb(20),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(21),
      Q => cfg_buf2_adr_chb(21),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(22),
      Q => cfg_buf2_adr_chb(22),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(23),
      Q => cfg_buf2_adr_chb(23),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(24),
      Q => cfg_buf2_adr_chb(24),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(25),
      Q => cfg_buf2_adr_chb(25),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(26),
      Q => cfg_buf2_adr_chb(26),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(27),
      Q => cfg_buf2_adr_chb(27),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(28),
      Q => cfg_buf2_adr_chb(28),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(29),
      Q => cfg_buf2_adr_chb(29),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(2),
      Q => cfg_buf2_adr_chb(2),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(30),
      Q => cfg_buf2_adr_chb(30),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(31),
      Q => cfg_buf2_adr_chb(31),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(3),
      Q => cfg_buf2_adr_chb(3),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(4),
      Q => cfg_buf2_adr_chb(4),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(5),
      Q => cfg_buf2_adr_chb(5),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(6),
      Q => cfg_buf2_adr_chb(6),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(7),
      Q => cfg_buf2_adr_chb(7),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(8),
      Q => cfg_buf2_adr_chb(8),
      R => p_0_in
    );
\cfg_buf2_adr_chb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_buf2_adr_chb0,
      D => reg_wr_data(9),
      Q => cfg_buf2_adr_chb(9),
      R => p_0_in
    );
\cfg_cha_offs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(24),
      Q => p_9_in(26),
      R => p_0_in
    );
\cfg_cha_offs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(25),
      Q => p_9_in(27),
      R => p_0_in
    );
\cfg_cha_offs_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(26),
      Q => p_9_in(28),
      R => p_0_in
    );
\cfg_cha_offs_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(27),
      Q => p_9_in(29),
      R => p_0_in
    );
\cfg_cha_offs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(28),
      Q => p_9_in(30),
      R => p_0_in
    );
\cfg_cha_offs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(29),
      Q => p_9_in(31),
      R => p_0_in
    );
\cfg_cha_offs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(16),
      Q => p_9_in(18),
      R => p_0_in
    );
\cfg_cha_offs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(17),
      Q => p_9_in(19),
      R => p_0_in
    );
\cfg_cha_offs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(18),
      Q => p_9_in(20),
      R => p_0_in
    );
\cfg_cha_offs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(19),
      Q => p_9_in(21),
      R => p_0_in
    );
\cfg_cha_offs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(20),
      Q => p_9_in(22),
      R => p_0_in
    );
\cfg_cha_offs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(21),
      Q => p_9_in(23),
      R => p_0_in
    );
\cfg_cha_offs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(22),
      Q => p_9_in(24),
      R => p_0_in
    );
\cfg_cha_offs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(23),
      Q => p_9_in(25),
      R => p_0_in
    );
\cfg_cha_outshift[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(1),
      I2 => reg_addr(4),
      I3 => reg_addr(0),
      I4 => \cfg_cha_outshift[4]_i_2_n_0\,
      I5 => \dac_cha_conf[15]_i_3_n_0\,
      O => cfg_cha_outshift0
    );
\cfg_cha_outshift[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reg_addr(5),
      I1 => reg_addr(6),
      O => \cfg_cha_outshift[4]_i_2_n_0\
    );
\cfg_cha_outshift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_outshift0,
      D => reg_wr_data(0),
      Q => cfg_cha_outshift(0),
      R => p_0_in
    );
\cfg_cha_outshift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_outshift0,
      D => reg_wr_data(1),
      Q => cfg_cha_outshift(1),
      R => p_0_in
    );
\cfg_cha_outshift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_outshift0,
      D => reg_wr_data(2),
      Q => cfg_cha_outshift(2),
      R => p_0_in
    );
\cfg_cha_outshift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_outshift0,
      D => reg_wr_data(3),
      Q => cfg_cha_outshift(3),
      R => p_0_in
    );
\cfg_cha_outshift_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_outshift0,
      D => reg_wr_data(4),
      Q => cfg_cha_outshift(4),
      R => p_0_in
    );
\cfg_cha_scale[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => reg_addr(1),
      I1 => reg_addr(7),
      I2 => reg_addr(6),
      I3 => reg_addr(4),
      I4 => reg_addr(5),
      I5 => \cfg_cha_scale[15]_i_2_n_0\,
      O => cfg_cha_scale0
    );
\cfg_cha_scale[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => reg_addr(3),
      I1 => reg_addr(0),
      I2 => U_dac1_n_40,
      O => \cfg_cha_scale[15]_i_2_n_0\
    );
\cfg_cha_scale_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(8),
      Q => p_9_in(10),
      R => p_0_in
    );
\cfg_cha_scale_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(9),
      Q => p_9_in(11),
      R => p_0_in
    );
\cfg_cha_scale_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(10),
      Q => p_9_in(12),
      R => p_0_in
    );
\cfg_cha_scale_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(11),
      Q => p_9_in(13),
      R => p_0_in
    );
\cfg_cha_scale_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(12),
      Q => p_9_in(14),
      R => p_0_in
    );
\cfg_cha_scale_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(13),
      Q => p_9_in(15),
      S => p_0_in
    );
\cfg_cha_scale_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(0),
      Q => p_9_in(2),
      R => p_0_in
    );
\cfg_cha_scale_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(1),
      Q => p_9_in(3),
      R => p_0_in
    );
\cfg_cha_scale_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(2),
      Q => p_9_in(4),
      R => p_0_in
    );
\cfg_cha_scale_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(3),
      Q => p_9_in(5),
      R => p_0_in
    );
\cfg_cha_scale_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(4),
      Q => p_9_in(6),
      R => p_0_in
    );
\cfg_cha_scale_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(5),
      Q => p_9_in(7),
      R => p_0_in
    );
\cfg_cha_scale_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(6),
      Q => p_9_in(8),
      R => p_0_in
    );
\cfg_cha_scale_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_scale0,
      D => reg_wr_data(7),
      Q => p_9_in(9),
      R => p_0_in
    );
\cfg_cha_setdec[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \cfg_cha_setdec[15]_i_2_n_0\,
      I1 => reg_addr(6),
      I2 => reg_addr(3),
      I3 => reg_addr(2),
      I4 => reg_addr(0),
      I5 => reg_wr_we,
      O => cfg_cha_setdec0
    );
\cfg_cha_setdec[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(1),
      I2 => reg_addr(4),
      I3 => reg_addr(5),
      O => \cfg_cha_setdec[15]_i_2_n_0\
    );
\cfg_cha_setdec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(0),
      Q => cfg_cha_setdec(0),
      S => p_0_in
    );
\cfg_cha_setdec_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(10),
      Q => cfg_cha_setdec(10),
      R => p_0_in
    );
\cfg_cha_setdec_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(11),
      Q => cfg_cha_setdec(11),
      R => p_0_in
    );
\cfg_cha_setdec_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(12),
      Q => cfg_cha_setdec(12),
      R => p_0_in
    );
\cfg_cha_setdec_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(13),
      Q => cfg_cha_setdec(13),
      R => p_0_in
    );
\cfg_cha_setdec_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(14),
      Q => cfg_cha_setdec(14),
      R => p_0_in
    );
\cfg_cha_setdec_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(15),
      Q => cfg_cha_setdec(15),
      R => p_0_in
    );
\cfg_cha_setdec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(1),
      Q => cfg_cha_setdec(1),
      R => p_0_in
    );
\cfg_cha_setdec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(2),
      Q => cfg_cha_setdec(2),
      R => p_0_in
    );
\cfg_cha_setdec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(3),
      Q => cfg_cha_setdec(3),
      R => p_0_in
    );
\cfg_cha_setdec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(4),
      Q => cfg_cha_setdec(4),
      R => p_0_in
    );
\cfg_cha_setdec_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(5),
      Q => cfg_cha_setdec(5),
      R => p_0_in
    );
\cfg_cha_setdec_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(6),
      Q => cfg_cha_setdec(6),
      R => p_0_in
    );
\cfg_cha_setdec_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(7),
      Q => cfg_cha_setdec(7),
      R => p_0_in
    );
\cfg_cha_setdec_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(8),
      Q => cfg_cha_setdec(8),
      R => p_0_in
    );
\cfg_cha_setdec_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_setdec0,
      D => reg_wr_data(9),
      Q => cfg_cha_setdec(9),
      R => p_0_in
    );
\cfg_cha_step[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \cfg_cha_step[31]_i_2_n_0\,
      I1 => reg_addr(1),
      I2 => reg_addr(3),
      I3 => reg_addr(2),
      I4 => reg_addr(0),
      I5 => reg_wr_we,
      O => cfg_cha_step0
    );
\cfg_cha_step[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(6),
      I2 => reg_addr(4),
      I3 => reg_addr(5),
      O => \cfg_cha_step[31]_i_2_n_0\
    );
\cfg_cha_step_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(0),
      Q => cfg_cha_step(0),
      R => p_0_in
    );
\cfg_cha_step_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(10),
      Q => cfg_cha_step(10),
      R => p_0_in
    );
\cfg_cha_step_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(11),
      Q => cfg_cha_step(11),
      R => p_0_in
    );
\cfg_cha_step_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(12),
      Q => cfg_cha_step(12),
      R => p_0_in
    );
\cfg_cha_step_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(13),
      Q => cfg_cha_step(13),
      R => p_0_in
    );
\cfg_cha_step_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(14),
      Q => cfg_cha_step(14),
      R => p_0_in
    );
\cfg_cha_step_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(15),
      Q => cfg_cha_step(15),
      R => p_0_in
    );
\cfg_cha_step_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(16),
      Q => cfg_cha_step(16),
      R => p_0_in
    );
\cfg_cha_step_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(17),
      Q => cfg_cha_step(17),
      R => p_0_in
    );
\cfg_cha_step_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(18),
      Q => cfg_cha_step(18),
      R => p_0_in
    );
\cfg_cha_step_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(19),
      Q => cfg_cha_step(19),
      R => p_0_in
    );
\cfg_cha_step_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(1),
      Q => cfg_cha_step(1),
      R => p_0_in
    );
\cfg_cha_step_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(20),
      Q => cfg_cha_step(20),
      R => p_0_in
    );
\cfg_cha_step_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(21),
      Q => cfg_cha_step(21),
      R => p_0_in
    );
\cfg_cha_step_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(22),
      Q => cfg_cha_step(22),
      R => p_0_in
    );
\cfg_cha_step_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(23),
      Q => cfg_cha_step(23),
      R => p_0_in
    );
\cfg_cha_step_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(24),
      Q => cfg_cha_step(24),
      R => p_0_in
    );
\cfg_cha_step_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(25),
      Q => cfg_cha_step(25),
      R => p_0_in
    );
\cfg_cha_step_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(26),
      Q => cfg_cha_step(26),
      R => p_0_in
    );
\cfg_cha_step_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(27),
      Q => cfg_cha_step(27),
      R => p_0_in
    );
\cfg_cha_step_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(28),
      Q => cfg_cha_step(28),
      R => p_0_in
    );
\cfg_cha_step_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(29),
      Q => cfg_cha_step(29),
      R => p_0_in
    );
\cfg_cha_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(2),
      Q => cfg_cha_step(2),
      R => p_0_in
    );
\cfg_cha_step_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(30),
      Q => cfg_cha_step(30),
      R => p_0_in
    );
\cfg_cha_step_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(31),
      Q => cfg_cha_step(31),
      R => p_0_in
    );
\cfg_cha_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(3),
      Q => cfg_cha_step(3),
      R => p_0_in
    );
\cfg_cha_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(4),
      Q => cfg_cha_step(4),
      R => p_0_in
    );
\cfg_cha_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(5),
      Q => cfg_cha_step(5),
      R => p_0_in
    );
\cfg_cha_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(6),
      Q => cfg_cha_step(6),
      R => p_0_in
    );
\cfg_cha_step_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(7),
      Q => cfg_cha_step(7),
      R => p_0_in
    );
\cfg_cha_step_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(8),
      Q => cfg_cha_step(8),
      R => p_0_in
    );
\cfg_cha_step_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_cha_step0,
      D => reg_wr_data(9),
      Q => cfg_cha_step(9),
      R => p_0_in
    );
\cfg_chb_offs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(24),
      Q => p_8_in(26),
      R => p_0_in
    );
\cfg_chb_offs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(25),
      Q => p_8_in(27),
      R => p_0_in
    );
\cfg_chb_offs_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(26),
      Q => p_8_in(28),
      R => p_0_in
    );
\cfg_chb_offs_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(27),
      Q => p_8_in(29),
      R => p_0_in
    );
\cfg_chb_offs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(28),
      Q => p_8_in(30),
      R => p_0_in
    );
\cfg_chb_offs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(29),
      Q => p_8_in(31),
      R => p_0_in
    );
\cfg_chb_offs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(16),
      Q => p_8_in(18),
      R => p_0_in
    );
\cfg_chb_offs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(17),
      Q => p_8_in(19),
      R => p_0_in
    );
\cfg_chb_offs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(18),
      Q => p_8_in(20),
      R => p_0_in
    );
\cfg_chb_offs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(19),
      Q => p_8_in(21),
      R => p_0_in
    );
\cfg_chb_offs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(20),
      Q => p_8_in(22),
      R => p_0_in
    );
\cfg_chb_offs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(21),
      Q => p_8_in(23),
      R => p_0_in
    );
\cfg_chb_offs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(22),
      Q => p_8_in(24),
      R => p_0_in
    );
\cfg_chb_offs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(23),
      Q => p_8_in(25),
      R => p_0_in
    );
\cfg_chb_outshift[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => U_dac1_n_40,
      I1 => reg_addr(6),
      I2 => reg_addr(5),
      I3 => reg_addr(3),
      I4 => \cfg_chb_outshift[4]_i_2_n_0\,
      O => cfg_chb_outshift0
    );
\cfg_chb_outshift[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(1),
      I2 => reg_addr(4),
      I3 => reg_addr(0),
      O => \cfg_chb_outshift[4]_i_2_n_0\
    );
\cfg_chb_outshift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_outshift0,
      D => reg_wr_data(0),
      Q => cfg_chb_outshift(0),
      R => p_0_in
    );
\cfg_chb_outshift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_outshift0,
      D => reg_wr_data(1),
      Q => cfg_chb_outshift(1),
      R => p_0_in
    );
\cfg_chb_outshift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_outshift0,
      D => reg_wr_data(2),
      Q => cfg_chb_outshift(2),
      R => p_0_in
    );
\cfg_chb_outshift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_outshift0,
      D => reg_wr_data(3),
      Q => cfg_chb_outshift(3),
      R => p_0_in
    );
\cfg_chb_outshift_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_outshift0,
      D => reg_wr_data(4),
      Q => cfg_chb_outshift(4),
      R => p_0_in
    );
\cfg_chb_scale[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => U_dac1_n_41,
      I1 => reg_addr(4),
      I2 => reg_addr(0),
      I3 => reg_addr(5),
      I4 => \dac_cha_conf[15]_i_3_n_0\,
      O => cfg_chb_scale0
    );
\cfg_chb_scale_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(8),
      Q => p_8_in(10),
      R => p_0_in
    );
\cfg_chb_scale_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(9),
      Q => p_8_in(11),
      R => p_0_in
    );
\cfg_chb_scale_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(10),
      Q => p_8_in(12),
      R => p_0_in
    );
\cfg_chb_scale_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(11),
      Q => p_8_in(13),
      R => p_0_in
    );
\cfg_chb_scale_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(12),
      Q => p_8_in(14),
      R => p_0_in
    );
\cfg_chb_scale_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(13),
      Q => p_8_in(15),
      S => p_0_in
    );
\cfg_chb_scale_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(0),
      Q => p_8_in(2),
      R => p_0_in
    );
\cfg_chb_scale_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(1),
      Q => p_8_in(3),
      R => p_0_in
    );
\cfg_chb_scale_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(2),
      Q => p_8_in(4),
      R => p_0_in
    );
\cfg_chb_scale_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(3),
      Q => p_8_in(5),
      R => p_0_in
    );
\cfg_chb_scale_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(4),
      Q => p_8_in(6),
      R => p_0_in
    );
\cfg_chb_scale_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(5),
      Q => p_8_in(7),
      R => p_0_in
    );
\cfg_chb_scale_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(6),
      Q => p_8_in(8),
      R => p_0_in
    );
\cfg_chb_scale_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_scale0,
      D => reg_wr_data(7),
      Q => p_8_in(9),
      R => p_0_in
    );
\cfg_chb_setdec[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => U_dac1_n_40,
      I1 => reg_addr(6),
      I2 => reg_addr(3),
      I3 => reg_addr(0),
      I4 => \cfg_cha_setdec[15]_i_2_n_0\,
      O => cfg_chb_setdec0
    );
\cfg_chb_setdec_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(0),
      Q => cfg_chb_setdec(0),
      S => p_0_in
    );
\cfg_chb_setdec_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(10),
      Q => cfg_chb_setdec(10),
      R => p_0_in
    );
\cfg_chb_setdec_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(11),
      Q => cfg_chb_setdec(11),
      R => p_0_in
    );
\cfg_chb_setdec_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(12),
      Q => cfg_chb_setdec(12),
      R => p_0_in
    );
\cfg_chb_setdec_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(13),
      Q => cfg_chb_setdec(13),
      R => p_0_in
    );
\cfg_chb_setdec_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(14),
      Q => cfg_chb_setdec(14),
      R => p_0_in
    );
\cfg_chb_setdec_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(15),
      Q => cfg_chb_setdec(15),
      R => p_0_in
    );
\cfg_chb_setdec_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(1),
      Q => cfg_chb_setdec(1),
      R => p_0_in
    );
\cfg_chb_setdec_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(2),
      Q => cfg_chb_setdec(2),
      R => p_0_in
    );
\cfg_chb_setdec_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(3),
      Q => cfg_chb_setdec(3),
      R => p_0_in
    );
\cfg_chb_setdec_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(4),
      Q => cfg_chb_setdec(4),
      R => p_0_in
    );
\cfg_chb_setdec_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(5),
      Q => cfg_chb_setdec(5),
      R => p_0_in
    );
\cfg_chb_setdec_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(6),
      Q => cfg_chb_setdec(6),
      R => p_0_in
    );
\cfg_chb_setdec_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(7),
      Q => cfg_chb_setdec(7),
      R => p_0_in
    );
\cfg_chb_setdec_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(8),
      Q => cfg_chb_setdec(8),
      R => p_0_in
    );
\cfg_chb_setdec_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_setdec0,
      D => reg_wr_data(9),
      Q => cfg_chb_setdec(9),
      R => p_0_in
    );
\cfg_chb_step[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(6),
      I2 => reg_addr(1),
      I3 => reg_addr(4),
      I4 => reg_addr(5),
      I5 => \cfg_cha_scale[15]_i_2_n_0\,
      O => cfg_chb_step0
    );
\cfg_chb_step_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(0),
      Q => cfg_chb_step(0),
      R => p_0_in
    );
\cfg_chb_step_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(10),
      Q => cfg_chb_step(10),
      R => p_0_in
    );
\cfg_chb_step_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(11),
      Q => cfg_chb_step(11),
      R => p_0_in
    );
\cfg_chb_step_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(12),
      Q => cfg_chb_step(12),
      R => p_0_in
    );
\cfg_chb_step_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(13),
      Q => cfg_chb_step(13),
      R => p_0_in
    );
\cfg_chb_step_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(14),
      Q => cfg_chb_step(14),
      R => p_0_in
    );
\cfg_chb_step_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(15),
      Q => cfg_chb_step(15),
      R => p_0_in
    );
\cfg_chb_step_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(16),
      Q => cfg_chb_step(16),
      R => p_0_in
    );
\cfg_chb_step_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(17),
      Q => cfg_chb_step(17),
      R => p_0_in
    );
\cfg_chb_step_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(18),
      Q => cfg_chb_step(18),
      R => p_0_in
    );
\cfg_chb_step_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(19),
      Q => cfg_chb_step(19),
      R => p_0_in
    );
\cfg_chb_step_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(1),
      Q => cfg_chb_step(1),
      R => p_0_in
    );
\cfg_chb_step_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(20),
      Q => cfg_chb_step(20),
      R => p_0_in
    );
\cfg_chb_step_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(21),
      Q => cfg_chb_step(21),
      R => p_0_in
    );
\cfg_chb_step_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(22),
      Q => cfg_chb_step(22),
      R => p_0_in
    );
\cfg_chb_step_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(23),
      Q => cfg_chb_step(23),
      R => p_0_in
    );
\cfg_chb_step_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(24),
      Q => cfg_chb_step(24),
      R => p_0_in
    );
\cfg_chb_step_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(25),
      Q => cfg_chb_step(25),
      R => p_0_in
    );
\cfg_chb_step_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(26),
      Q => cfg_chb_step(26),
      R => p_0_in
    );
\cfg_chb_step_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(27),
      Q => cfg_chb_step(27),
      R => p_0_in
    );
\cfg_chb_step_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(28),
      Q => cfg_chb_step(28),
      R => p_0_in
    );
\cfg_chb_step_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(29),
      Q => cfg_chb_step(29),
      R => p_0_in
    );
\cfg_chb_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(2),
      Q => cfg_chb_step(2),
      R => p_0_in
    );
\cfg_chb_step_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(30),
      Q => cfg_chb_step(30),
      R => p_0_in
    );
\cfg_chb_step_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(31),
      Q => cfg_chb_step(31),
      R => p_0_in
    );
\cfg_chb_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(3),
      Q => cfg_chb_step(3),
      R => p_0_in
    );
\cfg_chb_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(4),
      Q => cfg_chb_step(4),
      R => p_0_in
    );
\cfg_chb_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(5),
      Q => cfg_chb_step(5),
      R => p_0_in
    );
\cfg_chb_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(6),
      Q => cfg_chb_step(6),
      R => p_0_in
    );
\cfg_chb_step_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(7),
      Q => cfg_chb_step(7),
      R => p_0_in
    );
\cfg_chb_step_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(8),
      Q => cfg_chb_step(8),
      R => p_0_in
    );
\cfg_chb_step_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_chb_step0,
      D => reg_wr_data(9),
      Q => cfg_chb_step(9),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(0),
      Q => cfg_ctrl_reg_cha(0),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(1),
      Q => cfg_ctrl_reg_cha(1),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(2),
      Q => cfg_ctrl_reg_cha(2),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(3),
      Q => cfg_ctrl_reg_cha(3),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(4),
      Q => cfg_ctrl_reg_cha(4),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(5),
      Q => cfg_ctrl_reg_cha(5),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(6),
      Q => cfg_ctrl_reg_cha(6),
      R => p_0_in
    );
\cfg_ctrl_reg_cha_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(7),
      Q => cfg_ctrl_reg_cha(7),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(8),
      Q => cfg_ctrl_reg_chb(0),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(9),
      Q => cfg_ctrl_reg_chb(1),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(10),
      Q => cfg_ctrl_reg_chb(2),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(11),
      Q => cfg_ctrl_reg_chb(3),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(12),
      Q => cfg_ctrl_reg_chb(4),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(13),
      Q => cfg_ctrl_reg_chb(5),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(14),
      Q => cfg_ctrl_reg_chb(6),
      R => p_0_in
    );
\cfg_ctrl_reg_chb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_ctrl_reg_cha0,
      D => reg_wr_data(15),
      Q => cfg_ctrl_reg_chb(7),
      R => p_0_in
    );
\cfg_dma_buf_size[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => reg_addr(5),
      I1 => reg_addr(4),
      I2 => reg_addr(3),
      I3 => \cfg_dma_buf_size[31]_i_2_n_0\,
      I4 => U_dac1_n_40,
      O => cfg_dma_buf_size0
    );
\cfg_dma_buf_size[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => reg_addr(0),
      I1 => reg_addr(1),
      I2 => reg_addr(7),
      I3 => reg_addr(6),
      O => \cfg_dma_buf_size[31]_i_2_n_0\
    );
\cfg_dma_buf_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(0),
      Q => cfg_dma_buf_size(0),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(10),
      Q => cfg_dma_buf_size(10),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(11),
      Q => cfg_dma_buf_size(11),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(12),
      Q => cfg_dma_buf_size(12),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(13),
      Q => cfg_dma_buf_size(13),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(14),
      Q => cfg_dma_buf_size(14),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(15),
      Q => cfg_dma_buf_size(15),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(16),
      Q => cfg_dma_buf_size(16),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(17),
      Q => cfg_dma_buf_size(17),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(18),
      Q => cfg_dma_buf_size(18),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(19),
      Q => cfg_dma_buf_size(19),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(1),
      Q => cfg_dma_buf_size(1),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(20),
      Q => cfg_dma_buf_size(20),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(21),
      Q => cfg_dma_buf_size(21),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(22),
      Q => cfg_dma_buf_size(22),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(23),
      Q => cfg_dma_buf_size(23),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(24),
      Q => cfg_dma_buf_size(24),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(25),
      Q => cfg_dma_buf_size(25),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(26),
      Q => cfg_dma_buf_size(26),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(27),
      Q => cfg_dma_buf_size(27),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(28),
      Q => cfg_dma_buf_size(28),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(29),
      Q => cfg_dma_buf_size(29),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(2),
      Q => cfg_dma_buf_size(2),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(30),
      Q => cfg_dma_buf_size(30),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(31),
      Q => cfg_dma_buf_size(31),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(3),
      Q => cfg_dma_buf_size(3),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(4),
      Q => cfg_dma_buf_size(4),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(5),
      Q => cfg_dma_buf_size(5),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(6),
      Q => cfg_dma_buf_size(6),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(7),
      Q => cfg_dma_buf_size(7),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(8),
      Q => cfg_dma_buf_size(8),
      R => p_0_in
    );
\cfg_dma_buf_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_dma_buf_size0,
      D => reg_wr_data(9),
      Q => cfg_dma_buf_size(9),
      R => p_0_in
    );
\cfg_event_sel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \cfg_event_sel[4]_i_2_n_0\,
      I1 => reg_addr(0),
      I2 => reg_addr(4),
      I3 => reg_wr_we,
      I4 => reg_addr(2),
      I5 => reg_addr(3),
      O => cfg_event_sel0
    );
\cfg_event_sel[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => reg_addr(5),
      I1 => reg_addr(1),
      I2 => reg_addr(6),
      I3 => reg_addr(7),
      O => \cfg_event_sel[4]_i_2_n_0\
    );
\cfg_event_sel[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => reg_en,
      I1 => reg_we(0),
      I2 => reg_we(1),
      I3 => reg_we(3),
      I4 => reg_we(2),
      O => reg_wr_we
    );
\cfg_event_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_event_sel0,
      D => reg_wr_data(0),
      Q => cfg_event_sel(0),
      R => p_0_in
    );
\cfg_event_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_event_sel0,
      D => reg_wr_data(1),
      Q => cfg_event_sel(1),
      R => p_0_in
    );
\cfg_event_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_event_sel0,
      D => reg_wr_data(2),
      Q => cfg_event_sel(2),
      R => p_0_in
    );
\cfg_event_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_event_sel0,
      D => reg_wr_data(3),
      Q => cfg_event_sel(3),
      R => p_0_in
    );
\cfg_event_sel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_event_sel0,
      D => reg_wr_data(4),
      Q => cfg_event_sel(4),
      R => p_0_in
    );
\cfg_event_sts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => event_val,
      D => reg_wr_data(0),
      Q => cfg_event_sts(0),
      R => p_0_in
    );
\cfg_event_sts_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => event_val,
      D => reg_wr_data(1),
      Q => cfg_event_sts(1),
      R => p_0_in
    );
\cfg_event_sts_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => event_val,
      D => reg_wr_data(2),
      Q => cfg_event_sts(2),
      R => p_0_in
    );
\cfg_event_sts_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => event_val,
      D => reg_wr_data(3),
      Q => cfg_event_sts(3),
      R => p_0_in
    );
\cfg_event_sts_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => event_val,
      D => reg_wr_data(4),
      Q => cfg_event_sts(4),
      R => p_0_in
    );
cfg_loopback_cha_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_wr_data(0),
      I1 => cfg_loopback_cha0,
      I2 => cfg_loopback_cha,
      O => cfg_loopback_cha_i_1_n_0
    );
cfg_loopback_cha_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => U_dac1_n_40,
      I1 => reg_addr(6),
      I2 => reg_addr(4),
      I3 => reg_addr(3),
      I4 => \errs_cnt_cha[0]_i_4_n_0\,
      O => cfg_loopback_cha0
    );
cfg_loopback_cha_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_loopback_cha_i_1_n_0,
      Q => cfg_loopback_cha,
      R => p_0_in
    );
cfg_loopback_chb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_wr_data(4),
      I1 => cfg_loopback_cha0,
      I2 => cfg_loopback_chb,
      O => cfg_loopback_chb_i_1_n_0
    );
cfg_loopback_chb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_loopback_chb_i_1_n_0,
      Q => cfg_loopback_chb,
      R => p_0_in
    );
\cfg_trig_mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(5),
      I2 => reg_addr(1),
      I3 => reg_addr(6),
      I4 => reg_addr(7),
      I5 => \cfg_cha_scale[15]_i_2_n_0\,
      O => cfg_trig_mask0
    );
\cfg_trig_mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(0),
      Q => cfg_trig_mask(0),
      R => p_0_in
    );
\cfg_trig_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(1),
      Q => cfg_trig_mask(1),
      R => p_0_in
    );
\cfg_trig_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(2),
      Q => cfg_trig_mask(2),
      R => p_0_in
    );
\cfg_trig_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(3),
      Q => cfg_trig_mask(3),
      R => p_0_in
    );
\cfg_trig_mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(4),
      Q => cfg_trig_mask(4),
      R => p_0_in
    );
\cfg_trig_mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cfg_trig_mask0,
      D => reg_wr_data(5),
      Q => \cfg_trig_mask__0\(5),
      R => p_0_in
    );
ctrl_cha_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => reg_wr_we,
      I1 => reg_addr(2),
      I2 => reg_addr(0),
      I3 => reg_addr(3),
      I4 => reg_addr(4),
      I5 => \cfg_event_sel[4]_i_2_n_0\,
      O => cfg_ctrl_reg_cha0
    );
ctrl_cha_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_ctrl_reg_cha0,
      Q => ctrl_cha,
      R => '0'
    );
\dac_a_diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(0),
      Q => dac_a_diff(0),
      R => '0'
    );
\dac_a_diff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(10),
      Q => dac_a_diff(10),
      R => '0'
    );
\dac_a_diff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(11),
      Q => dac_a_diff(11),
      R => '0'
    );
\dac_a_diff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(12),
      Q => dac_a_diff(12),
      R => '0'
    );
\dac_a_diff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(13),
      Q => dac_a_diff(13),
      R => '0'
    );
\dac_a_diff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(14),
      Q => dac_a_diff(14),
      R => '0'
    );
\dac_a_diff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(15),
      Q => dac_a_diff(15),
      R => '0'
    );
\dac_a_diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(1),
      Q => dac_a_diff(1),
      R => '0'
    );
\dac_a_diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(2),
      Q => dac_a_diff(2),
      R => '0'
    );
\dac_a_diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(3),
      Q => dac_a_diff(3),
      R => '0'
    );
\dac_a_diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(4),
      Q => dac_a_diff(4),
      R => '0'
    );
\dac_a_diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(5),
      Q => dac_a_diff(5),
      R => '0'
    );
\dac_a_diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(6),
      Q => dac_a_diff(6),
      R => '0'
    );
\dac_a_diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(7),
      Q => dac_a_diff(7),
      R => '0'
    );
\dac_a_diff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(8),
      Q => dac_a_diff(8),
      R => '0'
    );
\dac_a_diff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_a_diff01_out(9),
      Q => dac_a_diff(9),
      R => '0'
    );
\dac_a_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(0),
      Q => dac_a_r(0),
      R => '0'
    );
\dac_a_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(10),
      Q => dac_a_r(10),
      R => '0'
    );
\dac_a_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(11),
      Q => dac_a_r(11),
      R => '0'
    );
\dac_a_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(12),
      Q => dac_a_r(12),
      R => '0'
    );
\dac_a_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(13),
      Q => dac_a_r(13),
      R => '0'
    );
\dac_a_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(14),
      Q => dac_a_r(14),
      R => '0'
    );
\dac_a_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(15),
      Q => dac_a_r(15),
      R => '0'
    );
\dac_a_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(1),
      Q => dac_a_r(1),
      R => '0'
    );
\dac_a_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(2),
      Q => dac_a_r(2),
      R => '0'
    );
\dac_a_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(3),
      Q => dac_a_r(3),
      R => '0'
    );
\dac_a_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(4),
      Q => dac_a_r(4),
      R => '0'
    );
\dac_a_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(5),
      Q => dac_a_r(5),
      R => '0'
    );
\dac_a_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(6),
      Q => dac_a_r(6),
      R => '0'
    );
\dac_a_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(7),
      Q => dac_a_r(7),
      R => '0'
    );
\dac_a_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(8),
      Q => dac_a_r(8),
      R => '0'
    );
\dac_a_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_cha_o\(9),
      Q => dac_a_r(9),
      R => '0'
    );
\dac_b_diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(0),
      Q => dac_b_diff(0),
      R => '0'
    );
\dac_b_diff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(10),
      Q => dac_b_diff(10),
      R => '0'
    );
\dac_b_diff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(11),
      Q => dac_b_diff(11),
      R => '0'
    );
\dac_b_diff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(12),
      Q => dac_b_diff(12),
      R => '0'
    );
\dac_b_diff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(13),
      Q => dac_b_diff(13),
      R => '0'
    );
\dac_b_diff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(14),
      Q => dac_b_diff(14),
      R => '0'
    );
\dac_b_diff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(15),
      Q => dac_b_diff(15),
      R => '0'
    );
\dac_b_diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(1),
      Q => dac_b_diff(1),
      R => '0'
    );
\dac_b_diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(2),
      Q => dac_b_diff(2),
      R => '0'
    );
\dac_b_diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(3),
      Q => dac_b_diff(3),
      R => '0'
    );
\dac_b_diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(4),
      Q => dac_b_diff(4),
      R => '0'
    );
\dac_b_diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(5),
      Q => dac_b_diff(5),
      R => '0'
    );
\dac_b_diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(6),
      Q => dac_b_diff(6),
      R => '0'
    );
\dac_b_diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(7),
      Q => dac_b_diff(7),
      R => '0'
    );
\dac_b_diff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(8),
      Q => dac_b_diff(8),
      R => '0'
    );
\dac_b_diff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dac_b_diff00_out(9),
      Q => dac_b_diff(9),
      R => '0'
    );
\dac_b_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(0),
      Q => dac_b_r(0),
      R => '0'
    );
\dac_b_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(10),
      Q => dac_b_r(10),
      R => '0'
    );
\dac_b_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(11),
      Q => dac_b_r(11),
      R => '0'
    );
\dac_b_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(12),
      Q => dac_b_r(12),
      R => '0'
    );
\dac_b_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(13),
      Q => dac_b_r(13),
      R => '0'
    );
\dac_b_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(14),
      Q => dac_b_r(14),
      R => '0'
    );
\dac_b_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(15),
      Q => dac_b_r(15),
      R => '0'
    );
\dac_b_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(1),
      Q => dac_b_r(1),
      R => '0'
    );
\dac_b_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(2),
      Q => dac_b_r(2),
      R => '0'
    );
\dac_b_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(3),
      Q => dac_b_r(3),
      R => '0'
    );
\dac_b_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(4),
      Q => dac_b_r(4),
      R => '0'
    );
\dac_b_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(5),
      Q => dac_b_r(5),
      R => '0'
    );
\dac_b_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(6),
      Q => dac_b_r(6),
      R => '0'
    );
\dac_b_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(7),
      Q => dac_b_r(7),
      R => '0'
    );
\dac_b_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(8),
      Q => dac_b_r(8),
      R => '0'
    );
\dac_b_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dac_data_chb_o\(9),
      Q => dac_b_r(9),
      R => '0'
    );
\dac_cha_conf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \dac_cha_conf[15]_i_2_n_0\,
      I1 => reg_addr(7),
      I2 => reg_addr(6),
      I3 => reg_addr(4),
      I4 => reg_addr(5),
      I5 => \dac_cha_conf[15]_i_3_n_0\,
      O => dac_cha_conf0
    );
\dac_cha_conf[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_addr(1),
      I1 => reg_addr(0),
      O => \dac_cha_conf[15]_i_2_n_0\
    );
\dac_cha_conf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => reg_addr(3),
      I1 => reg_addr(2),
      I2 => reg_wr_we,
      O => \dac_cha_conf[15]_i_3_n_0\
    );
\dac_cha_conf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(0),
      Q => p_10_in(0),
      R => p_0_in
    );
\dac_cha_conf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(10),
      Q => p_10_in(10),
      R => p_0_in
    );
\dac_cha_conf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(11),
      Q => p_10_in(11),
      R => p_0_in
    );
\dac_cha_conf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(12),
      Q => p_10_in(12),
      R => p_0_in
    );
\dac_cha_conf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(13),
      Q => p_10_in(13),
      R => p_0_in
    );
\dac_cha_conf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(14),
      Q => p_10_in(14),
      R => p_0_in
    );
\dac_cha_conf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(15),
      Q => p_10_in(15),
      R => p_0_in
    );
\dac_cha_conf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(1),
      Q => p_10_in(1),
      R => p_0_in
    );
\dac_cha_conf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(2),
      Q => p_10_in(2),
      R => p_0_in
    );
\dac_cha_conf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(3),
      Q => p_10_in(3),
      R => p_0_in
    );
\dac_cha_conf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(4),
      Q => p_10_in(4),
      R => p_0_in
    );
\dac_cha_conf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(5),
      Q => p_10_in(5),
      R => p_0_in
    );
\dac_cha_conf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(6),
      Q => p_10_in(6),
      R => p_0_in
    );
\dac_cha_conf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(7),
      Q => p_10_in(7),
      R => p_0_in
    );
\dac_cha_conf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(8),
      Q => p_10_in(8),
      R => p_0_in
    );
\dac_cha_conf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(9),
      Q => p_10_in(9),
      R => p_0_in
    );
\dac_chb_conf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(16),
      Q => p_10_in(16),
      R => p_0_in
    );
\dac_chb_conf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(26),
      Q => p_10_in(26),
      R => p_0_in
    );
\dac_chb_conf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(27),
      Q => p_10_in(27),
      R => p_0_in
    );
\dac_chb_conf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(28),
      Q => p_10_in(28),
      R => p_0_in
    );
\dac_chb_conf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(29),
      Q => p_10_in(29),
      R => p_0_in
    );
\dac_chb_conf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(30),
      Q => p_10_in(30),
      R => p_0_in
    );
\dac_chb_conf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(31),
      Q => p_10_in(31),
      R => p_0_in
    );
\dac_chb_conf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(17),
      Q => p_10_in(17),
      R => p_0_in
    );
\dac_chb_conf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(18),
      Q => p_10_in(18),
      R => p_0_in
    );
\dac_chb_conf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(19),
      Q => p_10_in(19),
      R => p_0_in
    );
\dac_chb_conf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(20),
      Q => p_10_in(20),
      R => p_0_in
    );
\dac_chb_conf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(21),
      Q => p_10_in(21),
      R => p_0_in
    );
\dac_chb_conf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(22),
      Q => p_10_in(22),
      R => p_0_in
    );
\dac_chb_conf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(23),
      Q => p_10_in(23),
      R => p_0_in
    );
\dac_chb_conf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(24),
      Q => p_10_in(24),
      R => p_0_in
    );
\dac_chb_conf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dac_cha_conf0,
      D => reg_wr_data(25),
      Q => p_10_in(25),
      R => p_0_in
    );
\errs_cnt_cha[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \dac_cha_conf[15]_i_3_n_0\,
      I1 => reg_addr(6),
      I2 => reg_addr(4),
      I3 => \errs_cnt_cha[0]_i_4_n_0\,
      I4 => rst_n,
      O => errs_cnt_chb
    );
\errs_cnt_cha[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_a_diff(12),
      I1 => cfg_cha_setdec(12),
      I2 => dac_a_diff(13),
      I3 => cfg_cha_setdec(13),
      I4 => dac_a_diff(14),
      I5 => cfg_cha_setdec(14),
      O => \errs_cnt_cha[0]_i_10_n_0\
    );
\errs_cnt_cha[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_a_diff(10),
      I1 => dac_a_diff(11),
      I2 => dac_a_diff(8),
      I3 => dac_a_diff(9),
      O => \errs_cnt_cha[0]_i_11_n_0\
    );
\errs_cnt_cha[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dac_a_diff(5),
      I1 => dac_a_diff(4),
      I2 => dac_a_diff(7),
      I3 => dac_a_diff(6),
      I4 => \errs_cnt_cha[0]_i_17_n_0\,
      O => \errs_cnt_cha[0]_i_12_n_0\
    );
\errs_cnt_cha[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_a_diff(9),
      I1 => cfg_cha_setdec(9),
      I2 => dac_a_diff(10),
      I3 => cfg_cha_setdec(10),
      I4 => dac_a_diff(11),
      I5 => cfg_cha_setdec(11),
      O => \errs_cnt_cha[0]_i_13_n_0\
    );
\errs_cnt_cha[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_a_diff(6),
      I1 => cfg_cha_setdec(6),
      I2 => dac_a_diff(7),
      I3 => cfg_cha_setdec(7),
      I4 => dac_a_diff(8),
      I5 => cfg_cha_setdec(8),
      O => \errs_cnt_cha[0]_i_14_n_0\
    );
\errs_cnt_cha[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_a_diff(3),
      I1 => cfg_cha_setdec(3),
      I2 => dac_a_diff(4),
      I3 => cfg_cha_setdec(4),
      I4 => dac_a_diff(5),
      I5 => cfg_cha_setdec(5),
      O => \errs_cnt_cha[0]_i_15_n_0\
    );
\errs_cnt_cha[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_a_diff(0),
      I1 => cfg_cha_setdec(0),
      I2 => dac_a_diff(1),
      I3 => cfg_cha_setdec(1),
      I4 => dac_a_diff(2),
      I5 => cfg_cha_setdec(2),
      O => \errs_cnt_cha[0]_i_16_n_0\
    );
\errs_cnt_cha[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_a_diff(2),
      I1 => dac_a_diff(3),
      I2 => dac_a_diff(0),
      I3 => dac_a_diff(1),
      O => \errs_cnt_cha[0]_i_17_n_0\
    );
\errs_cnt_cha[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => dac_a_diff(14),
      I1 => dac_a_diff(13),
      I2 => dac_a_diff(12),
      I3 => errs_cnt_cha2,
      I4 => dac_a_diff(15),
      I5 => \errs_cnt_cha[0]_i_6_n_0\,
      O => errs_cnt_cha03_out
    );
\errs_cnt_cha[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_addr(0),
      I1 => reg_addr(5),
      I2 => reg_addr(7),
      I3 => reg_addr(1),
      O => \errs_cnt_cha[0]_i_4_n_0\
    );
\errs_cnt_cha[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \errs_cnt_cha[0]_i_11_n_0\,
      I1 => dac_a_diff(15),
      I2 => dac_a_diff(14),
      I3 => dac_a_diff(12),
      I4 => dac_a_diff(13),
      I5 => \errs_cnt_cha[0]_i_12_n_0\,
      O => \errs_cnt_cha[0]_i_6_n_0\
    );
\errs_cnt_cha[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => errs_cnt_cha_reg(0),
      O => \errs_cnt_cha[0]_i_7_n_0\
    );
\errs_cnt_cha[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cfg_cha_setdec(15),
      I1 => dac_a_diff(15),
      O => \errs_cnt_cha[0]_i_9_n_0\
    );
\errs_cnt_cha_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[0]_i_3_n_7\,
      Q => errs_cnt_cha_reg(0),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errs_cnt_cha_reg[0]_i_3_n_0\,
      CO(2) => \errs_cnt_cha_reg[0]_i_3_n_1\,
      CO(1) => \errs_cnt_cha_reg[0]_i_3_n_2\,
      CO(0) => \errs_cnt_cha_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \errs_cnt_cha_reg[0]_i_3_n_4\,
      O(2) => \errs_cnt_cha_reg[0]_i_3_n_5\,
      O(1) => \errs_cnt_cha_reg[0]_i_3_n_6\,
      O(0) => \errs_cnt_cha_reg[0]_i_3_n_7\,
      S(3 downto 1) => errs_cnt_cha_reg(3 downto 1),
      S(0) => \errs_cnt_cha[0]_i_7_n_0\
    );
\errs_cnt_cha_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[0]_i_8_n_0\,
      CO(3 downto 2) => \NLW_errs_cnt_cha_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => errs_cnt_cha2,
      CO(0) => \errs_cnt_cha_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_errs_cnt_cha_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \errs_cnt_cha[0]_i_9_n_0\,
      S(0) => \errs_cnt_cha[0]_i_10_n_0\
    );
\errs_cnt_cha_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errs_cnt_cha_reg[0]_i_8_n_0\,
      CO(2) => \errs_cnt_cha_reg[0]_i_8_n_1\,
      CO(1) => \errs_cnt_cha_reg[0]_i_8_n_2\,
      CO(0) => \errs_cnt_cha_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_errs_cnt_cha_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \errs_cnt_cha[0]_i_13_n_0\,
      S(2) => \errs_cnt_cha[0]_i_14_n_0\,
      S(1) => \errs_cnt_cha[0]_i_15_n_0\,
      S(0) => \errs_cnt_cha[0]_i_16_n_0\
    );
\errs_cnt_cha_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[8]_i_1_n_5\,
      Q => errs_cnt_cha_reg(10),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[8]_i_1_n_4\,
      Q => errs_cnt_cha_reg(11),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[12]_i_1_n_7\,
      Q => errs_cnt_cha_reg(12),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[8]_i_1_n_0\,
      CO(3) => \errs_cnt_cha_reg[12]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[12]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[12]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[12]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[12]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[12]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[12]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(15 downto 12)
    );
\errs_cnt_cha_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[12]_i_1_n_6\,
      Q => errs_cnt_cha_reg(13),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[12]_i_1_n_5\,
      Q => errs_cnt_cha_reg(14),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[12]_i_1_n_4\,
      Q => errs_cnt_cha_reg(15),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[16]_i_1_n_7\,
      Q => errs_cnt_cha_reg(16),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[12]_i_1_n_0\,
      CO(3) => \errs_cnt_cha_reg[16]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[16]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[16]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[16]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[16]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[16]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[16]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(19 downto 16)
    );
\errs_cnt_cha_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[16]_i_1_n_6\,
      Q => errs_cnt_cha_reg(17),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[16]_i_1_n_5\,
      Q => errs_cnt_cha_reg(18),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[16]_i_1_n_4\,
      Q => errs_cnt_cha_reg(19),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[0]_i_3_n_6\,
      Q => errs_cnt_cha_reg(1),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[20]_i_1_n_7\,
      Q => errs_cnt_cha_reg(20),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[16]_i_1_n_0\,
      CO(3) => \errs_cnt_cha_reg[20]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[20]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[20]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[20]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[20]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[20]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[20]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(23 downto 20)
    );
\errs_cnt_cha_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[20]_i_1_n_6\,
      Q => errs_cnt_cha_reg(21),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[20]_i_1_n_5\,
      Q => errs_cnt_cha_reg(22),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[20]_i_1_n_4\,
      Q => errs_cnt_cha_reg(23),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[24]_i_1_n_7\,
      Q => errs_cnt_cha_reg(24),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[20]_i_1_n_0\,
      CO(3) => \errs_cnt_cha_reg[24]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[24]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[24]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[24]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[24]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[24]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[24]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(27 downto 24)
    );
\errs_cnt_cha_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[24]_i_1_n_6\,
      Q => errs_cnt_cha_reg(25),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[24]_i_1_n_5\,
      Q => errs_cnt_cha_reg(26),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[24]_i_1_n_4\,
      Q => errs_cnt_cha_reg(27),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[28]_i_1_n_7\,
      Q => errs_cnt_cha_reg(28),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[24]_i_1_n_0\,
      CO(3) => \NLW_errs_cnt_cha_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \errs_cnt_cha_reg[28]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[28]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[28]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[28]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[28]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[28]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(31 downto 28)
    );
\errs_cnt_cha_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[28]_i_1_n_6\,
      Q => errs_cnt_cha_reg(29),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[0]_i_3_n_5\,
      Q => errs_cnt_cha_reg(2),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[28]_i_1_n_5\,
      Q => errs_cnt_cha_reg(30),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[28]_i_1_n_4\,
      Q => errs_cnt_cha_reg(31),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[0]_i_3_n_4\,
      Q => errs_cnt_cha_reg(3),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[4]_i_1_n_7\,
      Q => errs_cnt_cha_reg(4),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[0]_i_3_n_0\,
      CO(3) => \errs_cnt_cha_reg[4]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[4]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[4]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[4]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[4]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[4]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[4]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(7 downto 4)
    );
\errs_cnt_cha_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[4]_i_1_n_6\,
      Q => errs_cnt_cha_reg(5),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[4]_i_1_n_5\,
      Q => errs_cnt_cha_reg(6),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[4]_i_1_n_4\,
      Q => errs_cnt_cha_reg(7),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[8]_i_1_n_7\,
      Q => errs_cnt_cha_reg(8),
      R => errs_cnt_chb
    );
\errs_cnt_cha_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_cha_reg[4]_i_1_n_0\,
      CO(3) => \errs_cnt_cha_reg[8]_i_1_n_0\,
      CO(2) => \errs_cnt_cha_reg[8]_i_1_n_1\,
      CO(1) => \errs_cnt_cha_reg[8]_i_1_n_2\,
      CO(0) => \errs_cnt_cha_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_cha_reg[8]_i_1_n_4\,
      O(2) => \errs_cnt_cha_reg[8]_i_1_n_5\,
      O(1) => \errs_cnt_cha_reg[8]_i_1_n_6\,
      O(0) => \errs_cnt_cha_reg[8]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_cha_reg(11 downto 8)
    );
\errs_cnt_cha_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_cha03_out,
      D => \errs_cnt_cha_reg[8]_i_1_n_6\,
      Q => errs_cnt_cha_reg(9),
      R => errs_cnt_chb
    );
\errs_cnt_chb[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => dac_b_diff(14),
      I1 => dac_b_diff(13),
      I2 => dac_b_diff(12),
      I3 => errs_cnt_chb2,
      I4 => dac_b_diff(15),
      I5 => \errs_cnt_chb[0]_i_4_n_0\,
      O => errs_cnt_chb0
    );
\errs_cnt_chb[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dac_b_diff(5),
      I1 => dac_b_diff(4),
      I2 => dac_b_diff(7),
      I3 => dac_b_diff(6),
      I4 => \errs_cnt_chb[0]_i_15_n_0\,
      O => \errs_cnt_chb[0]_i_10_n_0\
    );
\errs_cnt_chb[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_b_diff(9),
      I1 => cfg_chb_setdec(9),
      I2 => dac_b_diff(10),
      I3 => cfg_chb_setdec(10),
      I4 => dac_b_diff(11),
      I5 => cfg_chb_setdec(11),
      O => \errs_cnt_chb[0]_i_11_n_0\
    );
\errs_cnt_chb[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_b_diff(6),
      I1 => cfg_chb_setdec(6),
      I2 => dac_b_diff(7),
      I3 => cfg_chb_setdec(7),
      I4 => dac_b_diff(8),
      I5 => cfg_chb_setdec(8),
      O => \errs_cnt_chb[0]_i_12_n_0\
    );
\errs_cnt_chb[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_b_diff(3),
      I1 => cfg_chb_setdec(3),
      I2 => dac_b_diff(4),
      I3 => cfg_chb_setdec(4),
      I4 => dac_b_diff(5),
      I5 => cfg_chb_setdec(5),
      O => \errs_cnt_chb[0]_i_13_n_0\
    );
\errs_cnt_chb[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_b_diff(0),
      I1 => cfg_chb_setdec(0),
      I2 => dac_b_diff(1),
      I3 => cfg_chb_setdec(1),
      I4 => dac_b_diff(2),
      I5 => cfg_chb_setdec(2),
      O => \errs_cnt_chb[0]_i_14_n_0\
    );
\errs_cnt_chb[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_b_diff(2),
      I1 => dac_b_diff(3),
      I2 => dac_b_diff(0),
      I3 => dac_b_diff(1),
      O => \errs_cnt_chb[0]_i_15_n_0\
    );
\errs_cnt_chb[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \errs_cnt_chb[0]_i_9_n_0\,
      I1 => dac_b_diff(15),
      I2 => dac_b_diff(14),
      I3 => dac_b_diff(12),
      I4 => dac_b_diff(13),
      I5 => \errs_cnt_chb[0]_i_10_n_0\,
      O => \errs_cnt_chb[0]_i_4_n_0\
    );
\errs_cnt_chb[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => errs_cnt_chb_reg(0),
      O => \errs_cnt_chb[0]_i_5_n_0\
    );
\errs_cnt_chb[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cfg_chb_setdec(15),
      I1 => dac_b_diff(15),
      O => \errs_cnt_chb[0]_i_7_n_0\
    );
\errs_cnt_chb[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => dac_b_diff(12),
      I1 => cfg_chb_setdec(12),
      I2 => dac_b_diff(13),
      I3 => cfg_chb_setdec(13),
      I4 => dac_b_diff(14),
      I5 => cfg_chb_setdec(14),
      O => \errs_cnt_chb[0]_i_8_n_0\
    );
\errs_cnt_chb[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_b_diff(10),
      I1 => dac_b_diff(11),
      I2 => dac_b_diff(8),
      I3 => dac_b_diff(9),
      O => \errs_cnt_chb[0]_i_9_n_0\
    );
\errs_cnt_chb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[0]_i_2_n_7\,
      Q => errs_cnt_chb_reg(0),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errs_cnt_chb_reg[0]_i_2_n_0\,
      CO(2) => \errs_cnt_chb_reg[0]_i_2_n_1\,
      CO(1) => \errs_cnt_chb_reg[0]_i_2_n_2\,
      CO(0) => \errs_cnt_chb_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \errs_cnt_chb_reg[0]_i_2_n_4\,
      O(2) => \errs_cnt_chb_reg[0]_i_2_n_5\,
      O(1) => \errs_cnt_chb_reg[0]_i_2_n_6\,
      O(0) => \errs_cnt_chb_reg[0]_i_2_n_7\,
      S(3 downto 1) => errs_cnt_chb_reg(3 downto 1),
      S(0) => \errs_cnt_chb[0]_i_5_n_0\
    );
\errs_cnt_chb_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[0]_i_6_n_0\,
      CO(3 downto 2) => \NLW_errs_cnt_chb_reg[0]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => errs_cnt_chb2,
      CO(0) => \errs_cnt_chb_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_errs_cnt_chb_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \errs_cnt_chb[0]_i_7_n_0\,
      S(0) => \errs_cnt_chb[0]_i_8_n_0\
    );
\errs_cnt_chb_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errs_cnt_chb_reg[0]_i_6_n_0\,
      CO(2) => \errs_cnt_chb_reg[0]_i_6_n_1\,
      CO(1) => \errs_cnt_chb_reg[0]_i_6_n_2\,
      CO(0) => \errs_cnt_chb_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_errs_cnt_chb_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \errs_cnt_chb[0]_i_11_n_0\,
      S(2) => \errs_cnt_chb[0]_i_12_n_0\,
      S(1) => \errs_cnt_chb[0]_i_13_n_0\,
      S(0) => \errs_cnt_chb[0]_i_14_n_0\
    );
\errs_cnt_chb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[8]_i_1_n_5\,
      Q => errs_cnt_chb_reg(10),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[8]_i_1_n_4\,
      Q => errs_cnt_chb_reg(11),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[12]_i_1_n_7\,
      Q => errs_cnt_chb_reg(12),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[8]_i_1_n_0\,
      CO(3) => \errs_cnt_chb_reg[12]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[12]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[12]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[12]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[12]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[12]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[12]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(15 downto 12)
    );
\errs_cnt_chb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[12]_i_1_n_6\,
      Q => errs_cnt_chb_reg(13),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[12]_i_1_n_5\,
      Q => errs_cnt_chb_reg(14),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[12]_i_1_n_4\,
      Q => errs_cnt_chb_reg(15),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[16]_i_1_n_7\,
      Q => errs_cnt_chb_reg(16),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[12]_i_1_n_0\,
      CO(3) => \errs_cnt_chb_reg[16]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[16]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[16]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[16]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[16]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[16]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[16]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(19 downto 16)
    );
\errs_cnt_chb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[16]_i_1_n_6\,
      Q => errs_cnt_chb_reg(17),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[16]_i_1_n_5\,
      Q => errs_cnt_chb_reg(18),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[16]_i_1_n_4\,
      Q => errs_cnt_chb_reg(19),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[0]_i_2_n_6\,
      Q => errs_cnt_chb_reg(1),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[20]_i_1_n_7\,
      Q => errs_cnt_chb_reg(20),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[16]_i_1_n_0\,
      CO(3) => \errs_cnt_chb_reg[20]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[20]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[20]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[20]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[20]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[20]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[20]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(23 downto 20)
    );
\errs_cnt_chb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[20]_i_1_n_6\,
      Q => errs_cnt_chb_reg(21),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[20]_i_1_n_5\,
      Q => errs_cnt_chb_reg(22),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[20]_i_1_n_4\,
      Q => errs_cnt_chb_reg(23),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[24]_i_1_n_7\,
      Q => errs_cnt_chb_reg(24),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[20]_i_1_n_0\,
      CO(3) => \errs_cnt_chb_reg[24]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[24]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[24]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[24]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[24]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[24]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[24]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(27 downto 24)
    );
\errs_cnt_chb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[24]_i_1_n_6\,
      Q => errs_cnt_chb_reg(25),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[24]_i_1_n_5\,
      Q => errs_cnt_chb_reg(26),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[24]_i_1_n_4\,
      Q => errs_cnt_chb_reg(27),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[28]_i_1_n_7\,
      Q => errs_cnt_chb_reg(28),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[24]_i_1_n_0\,
      CO(3) => \NLW_errs_cnt_chb_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \errs_cnt_chb_reg[28]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[28]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[28]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[28]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[28]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[28]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(31 downto 28)
    );
\errs_cnt_chb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[28]_i_1_n_6\,
      Q => errs_cnt_chb_reg(29),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[0]_i_2_n_5\,
      Q => errs_cnt_chb_reg(2),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[28]_i_1_n_5\,
      Q => errs_cnt_chb_reg(30),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[28]_i_1_n_4\,
      Q => errs_cnt_chb_reg(31),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[0]_i_2_n_4\,
      Q => errs_cnt_chb_reg(3),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[4]_i_1_n_7\,
      Q => errs_cnt_chb_reg(4),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[0]_i_2_n_0\,
      CO(3) => \errs_cnt_chb_reg[4]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[4]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[4]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[4]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[4]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[4]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[4]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(7 downto 4)
    );
\errs_cnt_chb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[4]_i_1_n_6\,
      Q => errs_cnt_chb_reg(5),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[4]_i_1_n_5\,
      Q => errs_cnt_chb_reg(6),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[4]_i_1_n_4\,
      Q => errs_cnt_chb_reg(7),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[8]_i_1_n_7\,
      Q => errs_cnt_chb_reg(8),
      R => errs_cnt_chb
    );
\errs_cnt_chb_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \errs_cnt_chb_reg[4]_i_1_n_0\,
      CO(3) => \errs_cnt_chb_reg[8]_i_1_n_0\,
      CO(2) => \errs_cnt_chb_reg[8]_i_1_n_1\,
      CO(1) => \errs_cnt_chb_reg[8]_i_1_n_2\,
      CO(0) => \errs_cnt_chb_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \errs_cnt_chb_reg[8]_i_1_n_4\,
      O(2) => \errs_cnt_chb_reg[8]_i_1_n_5\,
      O(1) => \errs_cnt_chb_reg[8]_i_1_n_6\,
      O(0) => \errs_cnt_chb_reg[8]_i_1_n_7\,
      S(3 downto 0) => errs_cnt_chb_reg(11 downto 8)
    );
\errs_cnt_chb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => errs_cnt_chb0,
      D => \errs_cnt_chb_reg[8]_i_1_n_6\,
      Q => errs_cnt_chb_reg(9),
      R => errs_cnt_chb
    );
\reg_rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(0),
      I1 => cfg_buf2_adr_cha(0),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(0),
      I5 => cfg_buf2_adr_chb(0),
      O => \reg_rd_data[0]_i_2_n_0\
    );
\reg_rd_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => m_axi_dac1_rdata_i(32),
      I1 => cfg_cha_outshift(0),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => m_axi_dac1_rdata_i(0),
      I5 => cfg_chb_outshift(0),
      O => \reg_rd_data[0]_i_3_n_0\
    );
\reg_rd_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(10),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(10),
      I4 => cfg_buf1_adr_chb(10),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[10]_i_2_n_0\
    );
\reg_rd_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(42),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(10),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[10]_i_5_n_0\,
      O => \reg_rd_data[10]_i_3_n_0\
    );
\reg_rd_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(10),
      I1 => cfg_buf2_adr_cha(10),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(10),
      I5 => cfg_buf2_adr_chb(10),
      O => \reg_rd_data[10]_i_5_n_0\
    );
\reg_rd_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(11),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(11),
      I4 => cfg_buf1_adr_chb(11),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[11]_i_2_n_0\
    );
\reg_rd_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(43),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(11),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[11]_i_5_n_0\,
      O => \reg_rd_data[11]_i_3_n_0\
    );
\reg_rd_data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(11),
      I1 => cfg_buf2_adr_cha(11),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(11),
      I5 => cfg_buf2_adr_chb(11),
      O => \reg_rd_data[11]_i_5_n_0\
    );
\reg_rd_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(12),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(12),
      I4 => cfg_buf1_adr_chb(12),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[12]_i_2_n_0\
    );
\reg_rd_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(44),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(12),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[12]_i_5_n_0\,
      O => \reg_rd_data[12]_i_3_n_0\
    );
\reg_rd_data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(12),
      I1 => cfg_buf2_adr_cha(12),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(12),
      I5 => cfg_buf2_adr_chb(12),
      O => \reg_rd_data[12]_i_5_n_0\
    );
\reg_rd_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(13),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(13),
      I4 => cfg_buf1_adr_chb(13),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[13]_i_2_n_0\
    );
\reg_rd_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(45),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(13),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[13]_i_5_n_0\,
      O => \reg_rd_data[13]_i_3_n_0\
    );
\reg_rd_data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(13),
      I1 => cfg_buf2_adr_cha(13),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(13),
      I5 => cfg_buf2_adr_chb(13),
      O => \reg_rd_data[13]_i_5_n_0\
    );
\reg_rd_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(14),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(14),
      I4 => cfg_buf1_adr_chb(14),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[14]_i_2_n_0\
    );
\reg_rd_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(46),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(14),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[14]_i_5_n_0\,
      O => \reg_rd_data[14]_i_3_n_0\
    );
\reg_rd_data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(14),
      I1 => cfg_buf2_adr_cha(14),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(14),
      I5 => cfg_buf2_adr_chb(14),
      O => \reg_rd_data[14]_i_5_n_0\
    );
\reg_rd_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(15),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(15),
      I4 => cfg_buf1_adr_chb(15),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[15]_i_2_n_0\
    );
\reg_rd_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(47),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(15),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[15]_i_5_n_0\,
      O => \reg_rd_data[15]_i_3_n_0\
    );
\reg_rd_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(15),
      I1 => cfg_buf2_adr_cha(15),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(15),
      I5 => cfg_buf2_adr_chb(15),
      O => \reg_rd_data[15]_i_5_n_0\
    );
\reg_rd_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(48),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(16),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[16]_i_5_n_0\,
      O => \reg_rd_data[16]_i_2_n_0\
    );
\reg_rd_data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(16),
      I1 => cfg_buf2_adr_cha(16),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(16),
      I5 => cfg_buf2_adr_chb(16),
      O => \reg_rd_data[16]_i_5_n_0\
    );
\reg_rd_data[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5E2E2E6"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(6),
      I2 => reg_addr(5),
      I3 => reg_addr(3),
      I4 => reg_addr(2),
      O => \reg_rd_data[17]_i_10_n_0\
    );
\reg_rd_data[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0FCC3004004400"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(3),
      I2 => reg_addr(4),
      I3 => reg_addr(2),
      I4 => reg_addr(6),
      I5 => reg_addr(5),
      O => \reg_rd_data[17]_i_11_n_0\
    );
\reg_rd_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(49),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(17),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[17]_i_5_n_0\,
      O => \reg_rd_data[17]_i_2_n_0\
    );
\reg_rd_data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(17),
      I1 => cfg_buf2_adr_cha(17),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(17),
      I5 => cfg_buf2_adr_chb(17),
      O => \reg_rd_data[17]_i_5_n_0\
    );
\reg_rd_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303000002000F00"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(5),
      I2 => reg_addr(2),
      I3 => reg_addr(3),
      I4 => reg_addr(6),
      I5 => reg_addr(4),
      O => \reg_rd_data[17]_i_7_n_0\
    );
\reg_rd_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2004001122040411"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(6),
      I2 => reg_addr(5),
      I3 => reg_addr(3),
      I4 => reg_addr(2),
      I5 => reg_addr(7),
      O => \reg_rd_data[17]_i_8_n_0\
    );
\reg_rd_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(50),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(18),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[18]_i_5_n_0\,
      O => \reg_rd_data[18]_i_2_n_0\
    );
\reg_rd_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(18),
      I1 => cfg_buf2_adr_cha(18),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(18),
      I5 => cfg_buf2_adr_chb(18),
      O => \reg_rd_data[18]_i_5_n_0\
    );
\reg_rd_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(51),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(19),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[19]_i_5_n_0\,
      O => \reg_rd_data[19]_i_2_n_0\
    );
\reg_rd_data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(19),
      I1 => cfg_buf2_adr_cha(19),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(19),
      I5 => cfg_buf2_adr_chb(19),
      O => \reg_rd_data[19]_i_5_n_0\
    );
\reg_rd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(1),
      I1 => cfg_buf2_adr_cha(1),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(1),
      I5 => cfg_buf2_adr_chb(1),
      O => \reg_rd_data[1]_i_2_n_0\
    );
\reg_rd_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => m_axi_dac1_rdata_i(33),
      I1 => cfg_cha_outshift(1),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => m_axi_dac1_rdata_i(1),
      I5 => cfg_chb_outshift(1),
      O => \reg_rd_data[1]_i_3_n_0\
    );
\reg_rd_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(52),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(20),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[20]_i_5_n_0\,
      O => \reg_rd_data[20]_i_2_n_0\
    );
\reg_rd_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(20),
      I1 => cfg_buf2_adr_cha(20),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(20),
      I5 => cfg_buf2_adr_chb(20),
      O => \reg_rd_data[20]_i_5_n_0\
    );
\reg_rd_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(53),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(21),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[21]_i_5_n_0\,
      O => \reg_rd_data[21]_i_2_n_0\
    );
\reg_rd_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(21),
      I1 => cfg_buf2_adr_cha(21),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(21),
      I5 => cfg_buf2_adr_chb(21),
      O => \reg_rd_data[21]_i_5_n_0\
    );
\reg_rd_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(54),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(22),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[22]_i_5_n_0\,
      O => \reg_rd_data[22]_i_2_n_0\
    );
\reg_rd_data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(22),
      I1 => cfg_buf2_adr_cha(22),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(22),
      I5 => cfg_buf2_adr_chb(22),
      O => \reg_rd_data[22]_i_5_n_0\
    );
\reg_rd_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(55),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(23),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[23]_i_5_n_0\,
      O => \reg_rd_data[23]_i_2_n_0\
    );
\reg_rd_data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(23),
      I1 => cfg_buf2_adr_cha(23),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(23),
      I5 => cfg_buf2_adr_chb(23),
      O => \reg_rd_data[23]_i_5_n_0\
    );
\reg_rd_data[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => cfg_buf1_adr_cha(23),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(23),
      I3 => \reg_rd_data[31]_i_10_n_0\,
      O => \reg_rd_data[23]_i_6_n_0\
    );
\reg_rd_data[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5E2E2E6"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(6),
      I2 => reg_addr(5),
      I3 => reg_addr(3),
      I4 => reg_addr(2),
      O => \reg_rd_data[23]_i_7_n_0\
    );
\reg_rd_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(24),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(24),
      I4 => cfg_buf1_adr_chb(24),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[24]_i_2_n_0\
    );
\reg_rd_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(56),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(24),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[24]_i_5_n_0\,
      O => \reg_rd_data[24]_i_3_n_0\
    );
\reg_rd_data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(24),
      I1 => cfg_buf2_adr_cha(24),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(24),
      I5 => cfg_buf2_adr_chb(24),
      O => \reg_rd_data[24]_i_5_n_0\
    );
\reg_rd_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(25),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(25),
      I4 => cfg_buf1_adr_chb(25),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[25]_i_2_n_0\
    );
\reg_rd_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(57),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(25),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[25]_i_5_n_0\,
      O => \reg_rd_data[25]_i_3_n_0\
    );
\reg_rd_data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(25),
      I1 => cfg_buf2_adr_cha(25),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(25),
      I5 => cfg_buf2_adr_chb(25),
      O => \reg_rd_data[25]_i_5_n_0\
    );
\reg_rd_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(26),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(26),
      I4 => cfg_buf1_adr_chb(26),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[26]_i_2_n_0\
    );
\reg_rd_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(58),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(26),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[26]_i_5_n_0\,
      O => \reg_rd_data[26]_i_3_n_0\
    );
\reg_rd_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(26),
      I1 => cfg_buf2_adr_cha(26),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(26),
      I5 => cfg_buf2_adr_chb(26),
      O => \reg_rd_data[26]_i_5_n_0\
    );
\reg_rd_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(27),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(27),
      I4 => cfg_buf1_adr_chb(27),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[27]_i_2_n_0\
    );
\reg_rd_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(59),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(27),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[27]_i_5_n_0\,
      O => \reg_rd_data[27]_i_3_n_0\
    );
\reg_rd_data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(27),
      I1 => cfg_buf2_adr_cha(27),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(27),
      I5 => cfg_buf2_adr_chb(27),
      O => \reg_rd_data[27]_i_5_n_0\
    );
\reg_rd_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(28),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(28),
      I4 => cfg_buf1_adr_chb(28),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[28]_i_2_n_0\
    );
\reg_rd_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(60),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(28),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[28]_i_5_n_0\,
      O => \reg_rd_data[28]_i_3_n_0\
    );
\reg_rd_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(28),
      I1 => cfg_buf2_adr_cha(28),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(28),
      I5 => cfg_buf2_adr_chb(28),
      O => \reg_rd_data[28]_i_5_n_0\
    );
\reg_rd_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(29),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(29),
      I4 => cfg_buf1_adr_chb(29),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[29]_i_2_n_0\
    );
\reg_rd_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(61),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(29),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[29]_i_5_n_0\,
      O => \reg_rd_data[29]_i_3_n_0\
    );
\reg_rd_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(29),
      I1 => cfg_buf2_adr_cha(29),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(29),
      I5 => cfg_buf2_adr_chb(29),
      O => \reg_rd_data[29]_i_5_n_0\
    );
\reg_rd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(2),
      I1 => cfg_buf2_adr_cha(2),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(2),
      I5 => cfg_buf2_adr_chb(2),
      O => \reg_rd_data[2]_i_2_n_0\
    );
\reg_rd_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => m_axi_dac1_rdata_i(34),
      I1 => cfg_cha_outshift(2),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => m_axi_dac1_rdata_i(2),
      I5 => cfg_chb_outshift(2),
      O => \reg_rd_data[2]_i_3_n_0\
    );
\reg_rd_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(30),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(30),
      I4 => cfg_buf1_adr_chb(30),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[30]_i_2_n_0\
    );
\reg_rd_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(62),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(30),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[30]_i_5_n_0\,
      O => \reg_rd_data[30]_i_3_n_0\
    );
\reg_rd_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(30),
      I1 => cfg_buf2_adr_cha(30),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(30),
      I5 => cfg_buf2_adr_chb(30),
      O => \reg_rd_data[30]_i_5_n_0\
    );
\reg_rd_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \reg_rd_data[31]_i_3_n_0\,
      I1 => reg_addr(0),
      I2 => reg_addr(1),
      O => reg_rd_data
    );
\reg_rd_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0601040306010443"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(6),
      I2 => reg_addr(3),
      I3 => reg_addr(2),
      I4 => reg_addr(5),
      I5 => reg_addr(7),
      O => \reg_rd_data[31]_i_10_n_0\
    );
\reg_rd_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F003C0F800BB00"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(3),
      I2 => reg_addr(4),
      I3 => reg_addr(2),
      I4 => reg_addr(6),
      I5 => reg_addr(5),
      O => \reg_rd_data[31]_i_11_n_0\
    );
\reg_rd_data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000C00FB00CC"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(3),
      I2 => reg_addr(4),
      I3 => reg_addr(2),
      I4 => reg_addr(6),
      I5 => reg_addr(5),
      O => \reg_rd_data[31]_i_12_n_0\
    );
\reg_rd_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(31),
      I1 => cfg_buf2_adr_cha(31),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(31),
      I5 => cfg_buf2_adr_chb(31),
      O => \reg_rd_data[31]_i_13_n_0\
    );
\reg_rd_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF333F3FFFE3F0F0"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(2),
      I2 => reg_addr(3),
      I3 => reg_addr(5),
      I4 => reg_addr(6),
      I5 => reg_addr(4),
      O => \reg_rd_data[31]_i_14_n_0\
    );
\reg_rd_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF5627FEEF7667"
    )
        port map (
      I0 => reg_addr(4),
      I1 => reg_addr(6),
      I2 => reg_addr(3),
      I3 => reg_addr(2),
      I4 => reg_addr(5),
      I5 => reg_addr(7),
      O => \reg_rd_data[31]_i_15_n_0\
    );
\reg_rd_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070E0707070D4707"
    )
        port map (
      I0 => reg_addr(6),
      I1 => reg_addr(3),
      I2 => reg_addr(7),
      I3 => reg_addr(2),
      I4 => reg_addr(4),
      I5 => reg_addr(5),
      O => \reg_rd_data[31]_i_3_n_0\
    );
\reg_rd_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011000005500000A"
    )
        port map (
      I0 => reg_addr(6),
      I1 => reg_addr(7),
      I2 => reg_addr(3),
      I3 => reg_addr(4),
      I4 => reg_addr(5),
      I5 => reg_addr(2),
      O => \reg_rd_data[31]_i_4_n_0\
    );
\reg_rd_data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(31),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(31),
      I4 => cfg_buf1_adr_chb(31),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[31]_i_5_n_0\
    );
\reg_rd_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(63),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(31),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[31]_i_13_n_0\,
      O => \reg_rd_data[31]_i_6_n_0\
    );
\reg_rd_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECDCECD4EE46CCC"
    )
        port map (
      I0 => reg_addr(2),
      I1 => reg_addr(5),
      I2 => reg_addr(4),
      I3 => reg_addr(3),
      I4 => reg_addr(7),
      I5 => reg_addr(6),
      O => \reg_rd_data[31]_i_8_n_0\
    );
\reg_rd_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEAAAA8000"
    )
        port map (
      I0 => reg_addr(2),
      I1 => reg_addr(5),
      I2 => reg_addr(4),
      I3 => reg_addr(3),
      I4 => reg_addr(7),
      I5 => reg_addr(6),
      O => \reg_rd_data[31]_i_9_n_0\
    );
\reg_rd_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(3),
      I1 => cfg_buf2_adr_cha(3),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(3),
      I5 => cfg_buf2_adr_chb(3),
      O => \reg_rd_data[3]_i_2_n_0\
    );
\reg_rd_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => m_axi_dac1_rdata_i(35),
      I1 => cfg_cha_outshift(3),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => m_axi_dac1_rdata_i(3),
      I5 => cfg_chb_outshift(3),
      O => \reg_rd_data[3]_i_3_n_0\
    );
\reg_rd_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(4),
      I1 => cfg_buf2_adr_cha(4),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(4),
      I5 => cfg_buf2_adr_chb(4),
      O => \reg_rd_data[4]_i_2_n_0\
    );
\reg_rd_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => m_axi_dac1_rdata_i(36),
      I1 => cfg_cha_outshift(4),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => m_axi_dac1_rdata_i(4),
      I5 => cfg_chb_outshift(4),
      O => \reg_rd_data[4]_i_3_n_0\
    );
\reg_rd_data[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0507A5C7"
    )
        port map (
      I0 => reg_addr(5),
      I1 => reg_addr(6),
      I2 => reg_addr(2),
      I3 => reg_addr(4),
      I4 => reg_addr(3),
      O => \reg_rd_data[4]_i_6_n_0\
    );
\reg_rd_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2F3022032FF0"
    )
        port map (
      I0 => reg_addr(7),
      I1 => reg_addr(5),
      I2 => reg_addr(2),
      I3 => reg_addr(3),
      I4 => reg_addr(6),
      I5 => reg_addr(4),
      O => \reg_rd_data[4]_i_7_n_0\
    );
\reg_rd_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(37),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(5),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[5]_i_7_n_0\,
      O => \reg_rd_data[5]_i_4_n_0\
    );
\reg_rd_data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(5),
      I1 => cfg_buf2_adr_cha(5),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(5),
      I5 => cfg_buf2_adr_chb(5),
      O => \reg_rd_data[5]_i_7_n_0\
    );
\reg_rd_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(38),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(6),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[6]_i_5_n_0\,
      O => \reg_rd_data[6]_i_2_n_0\
    );
\reg_rd_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(6),
      I1 => cfg_buf2_adr_cha(6),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(6),
      I5 => cfg_buf2_adr_chb(6),
      O => \reg_rd_data[6]_i_5_n_0\
    );
\reg_rd_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(39),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(7),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[7]_i_5_n_0\,
      O => \reg_rd_data[7]_i_2_n_0\
    );
\reg_rd_data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(7),
      I1 => cfg_buf2_adr_cha(7),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(7),
      I5 => cfg_buf2_adr_chb(7),
      O => \reg_rd_data[7]_i_5_n_0\
    );
\reg_rd_data[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => cfg_buf1_adr_cha(7),
      I1 => \reg_rd_data[31]_i_11_n_0\,
      I2 => cfg_dma_buf_size(7),
      I3 => \reg_rd_data[31]_i_10_n_0\,
      O => \reg_rd_data[7]_i_6_n_0\
    );
\reg_rd_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(8),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(8),
      I4 => cfg_buf1_adr_chb(8),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[8]_i_2_n_0\
    );
\reg_rd_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(40),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(8),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[8]_i_5_n_0\,
      O => \reg_rd_data[8]_i_3_n_0\
    );
\reg_rd_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(8),
      I1 => cfg_buf2_adr_cha(8),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(8),
      I5 => cfg_buf2_adr_chb(8),
      O => \reg_rd_data[8]_i_5_n_0\
    );
\reg_rd_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_rd_data[31]_i_10_n_0\,
      I1 => cfg_dma_buf_size(9),
      I2 => \reg_rd_data[31]_i_11_n_0\,
      I3 => cfg_buf1_adr_cha(9),
      I4 => cfg_buf1_adr_chb(9),
      I5 => \reg_rd_data[31]_i_12_n_0\,
      O => \reg_rd_data[9]_i_2_n_0\
    );
\reg_rd_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \reg_rd_data[31]_i_11_n_0\,
      I1 => m_axi_dac1_rdata_i(41),
      I2 => \reg_rd_data[31]_i_12_n_0\,
      I3 => m_axi_dac1_rdata_i(9),
      I4 => \reg_rd_data[31]_i_8_n_0\,
      I5 => \reg_rd_data[9]_i_5_n_0\,
      O => \reg_rd_data[9]_i_3_n_0\
    );
\reg_rd_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => errs_cnt_cha_reg(9),
      I1 => cfg_buf2_adr_cha(9),
      I2 => \reg_rd_data[4]_i_6_n_0\,
      I3 => \reg_rd_data[4]_i_7_n_0\,
      I4 => errs_cnt_chb_reg(9),
      I5 => cfg_buf2_adr_chb(9),
      O => \reg_rd_data[9]_i_5_n_0\
    );
\reg_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_65,
      Q => \reg_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\reg_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_55,
      Q => \reg_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\reg_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_54,
      Q => \reg_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\reg_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_53,
      Q => \reg_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\reg_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_52,
      Q => \reg_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\reg_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_51,
      Q => \reg_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\reg_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_50,
      Q => \reg_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\reg_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_41,
      Q => \reg_rd_data_reg_n_0_[16]\,
      R => '0'
    );
\reg_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_40,
      Q => \reg_rd_data_reg_n_0_[17]\,
      R => '0'
    );
\reg_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_39,
      Q => \reg_rd_data_reg_n_0_[18]\,
      R => '0'
    );
\reg_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_38,
      Q => \reg_rd_data_reg_n_0_[19]\,
      R => '0'
    );
\reg_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_64,
      Q => \reg_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\reg_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_37,
      Q => \reg_rd_data_reg_n_0_[20]\,
      R => '0'
    );
\reg_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_36,
      Q => \reg_rd_data_reg_n_0_[21]\,
      R => '0'
    );
\reg_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_35,
      Q => \reg_rd_data_reg_n_0_[22]\,
      R => '0'
    );
\reg_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac2_n_34,
      Q => \reg_rd_data_reg_n_0_[23]\,
      R => '0'
    );
\reg_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_49,
      Q => \reg_rd_data_reg_n_0_[24]\,
      R => '0'
    );
\reg_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_48,
      Q => \reg_rd_data_reg_n_0_[25]\,
      R => '0'
    );
\reg_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_47,
      Q => \reg_rd_data_reg_n_0_[26]\,
      R => '0'
    );
\reg_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_46,
      Q => \reg_rd_data_reg_n_0_[27]\,
      R => '0'
    );
\reg_rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_45,
      Q => \reg_rd_data_reg_n_0_[28]\,
      R => '0'
    );
\reg_rd_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_44,
      Q => \reg_rd_data_reg_n_0_[29]\,
      R => '0'
    );
\reg_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_63,
      Q => \reg_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\reg_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_43,
      Q => \reg_rd_data_reg_n_0_[30]\,
      R => '0'
    );
\reg_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_42,
      Q => \reg_rd_data_reg_n_0_[31]\,
      R => '0'
    );
\reg_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_62,
      Q => \reg_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\reg_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_61,
      Q => \reg_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\reg_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_60,
      Q => \reg_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\reg_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_59,
      Q => \reg_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\reg_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_58,
      Q => \reg_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\reg_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_57,
      Q => \reg_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\reg_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rd_data,
      D => U_dac1_n_56,
      Q => \reg_rd_data_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    intr : out STD_LOGIC;
    dac_data_cha_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_chb_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    event_ip_trig : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_stop : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_start : in STD_LOGIC_VECTOR ( 4 downto 0 );
    event_ip_reset : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trig_ip : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dac1_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_trig_op : out STD_LOGIC;
    dac2_event_op : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac2_trig_op : out STD_LOGIC;
    s_axi_reg_aclk : in STD_LOGIC;
    s_axi_reg_aresetn : in STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_reg_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    m_axi_dac1_aclk : in STD_LOGIC;
    m_axi_dac1_aresetn : in STD_LOGIC;
    m_axi_dac1_arid_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac1_arlen_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_arsize_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac1_arburst_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_arlock_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_arcache_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_arprot_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac1_arvalid_o : out STD_LOGIC;
    m_axi_dac1_arready_i : in STD_LOGIC;
    m_axi_dac1_arqos_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_rid_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac1_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_dac1_rresp_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac1_rlast_i : in STD_LOGIC;
    m_axi_dac1_rvalid_i : in STD_LOGIC;
    m_axi_dac1_rready_o : out STD_LOGIC;
    m_axi_dac2_aclk : in STD_LOGIC;
    m_axi_dac2_aresetn : in STD_LOGIC;
    m_axi_dac2_arid_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_araddr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_dac2_arlen_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_arsize_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac2_arburst_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_arlock_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_arcache_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_arprot_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_dac2_arvalid_o : out STD_LOGIC;
    m_axi_dac2_arready_i : in STD_LOGIC;
    m_axi_dac2_arqos_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_rid_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_dac2_rdata_i : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_dac2_rresp_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_dac2_rlast_i : in STD_LOGIC;
    m_axi_dac2_rvalid_i : in STD_LOGIC;
    m_axi_dac2_rready_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_rp_dac_0,rp_dac,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rp_dac,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute AXI_BURST_LEN : integer;
  attribute AXI_BURST_LEN of inst : label is 16;
  attribute DAC_CHA_CNT_STEP : string;
  attribute DAC_CHA_CNT_STEP of inst : label is "8'b00001000";
  attribute DAC_CHA_CUR_RP : string;
  attribute DAC_CHA_CUR_RP of inst : label is "8'b00001100";
  attribute DAC_CHA_SCALE_OFFS : string;
  attribute DAC_CHA_SCALE_OFFS of inst : label is "8'b00000100";
  attribute DAC_CHB_CNT_STEP : string;
  attribute DAC_CHB_CNT_STEP of inst : label is "8'b00010100";
  attribute DAC_CHB_CUR_RP : string;
  attribute DAC_CHB_CUR_RP of inst : label is "8'b00011000";
  attribute DAC_CHB_SCALE_OFFS : string;
  attribute DAC_CHB_SCALE_OFFS of inst : label is "8'b00010000";
  attribute DAC_CONF_REG : string;
  attribute DAC_CONF_REG of inst : label is "8'b00000000";
  attribute DAC_DATA_BITS : integer;
  attribute DAC_DATA_BITS of inst : label is 16;
  attribute DIAG_REG_ADDR1 : string;
  attribute DIAG_REG_ADDR1 of inst : label is "8'b01110000";
  attribute DIAG_REG_ADDR2 : string;
  attribute DIAG_REG_ADDR2 of inst : label is "8'b01110100";
  attribute DIAG_REG_ADDR3 : string;
  attribute DIAG_REG_ADDR3 of inst : label is "8'b01111000";
  attribute DIAG_REG_ADDR4 : string;
  attribute DIAG_REG_ADDR4 of inst : label is "8'b10001100";
  attribute DMA_BUF1_ADR_CHA : string;
  attribute DMA_BUF1_ADR_CHA of inst : label is "8'b00111000";
  attribute DMA_BUF1_ADR_CHB : string;
  attribute DMA_BUF1_ADR_CHB of inst : label is "8'b01000000";
  attribute DMA_BUF2_ADR_CHA : string;
  attribute DMA_BUF2_ADR_CHA of inst : label is "8'b00111100";
  attribute DMA_BUF2_ADR_CHB : string;
  attribute DMA_BUF2_ADR_CHB of inst : label is "8'b01000100";
  attribute DMA_BUF_SIZE_ADDR : string;
  attribute DMA_BUF_SIZE_ADDR of inst : label is "8'b00110100";
  attribute DMA_CTRL_ADDR : string;
  attribute DMA_CTRL_ADDR of inst : label is "8'b00101000";
  attribute DMA_STS_ADDR : string;
  attribute DMA_STS_ADDR of inst : label is "8'b00101100";
  attribute ERRS_CNT_CHA : string;
  attribute ERRS_CNT_CHA of inst : label is "8'b01010100";
  attribute ERRS_CNT_CHB : string;
  attribute ERRS_CNT_CHB of inst : label is "8'b01011000";
  attribute ERRS_RST : string;
  attribute ERRS_RST of inst : label is "8'b01010000";
  attribute EVENT_SEL_ADDR : string;
  attribute EVENT_SEL_ADDR of inst : label is "8'b00100000";
  attribute EVENT_SRC_NUM : integer;
  attribute EVENT_SRC_NUM of inst : label is 5;
  attribute EVENT_STS_ADDR : string;
  attribute EVENT_STS_ADDR of inst : label is "8'b00011100";
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of inst : label is 4;
  attribute LOOPBACK_EN : string;
  attribute LOOPBACK_EN of inst : label is "8'b01011100";
  attribute M_AXI_DAC_ADDR_BITS : integer;
  attribute M_AXI_DAC_ADDR_BITS of inst : label is 32;
  attribute M_AXI_DAC_DATA_BITS : integer;
  attribute M_AXI_DAC_DATA_BITS of inst : label is 64;
  attribute M_AXI_DAC_DATA_BITS_O : integer;
  attribute M_AXI_DAC_DATA_BITS_O of inst : label is 64;
  attribute OUT_SHIFT_CH1 : string;
  attribute OUT_SHIFT_CH1 of inst : label is "8'b01100000";
  attribute OUT_SHIFT_CH2 : string;
  attribute OUT_SHIFT_CH2 of inst : label is "8'b01100100";
  attribute REG_ADDR_BITS : integer;
  attribute REG_ADDR_BITS of inst : label is 8;
  attribute SETDEC_CHA : string;
  attribute SETDEC_CHA of inst : label is "8'b01001000";
  attribute SETDEC_CHB : string;
  attribute SETDEC_CHB of inst : label is "8'b01001100";
  attribute S_AXI_REG_ADDR_BITS : integer;
  attribute S_AXI_REG_ADDR_BITS of inst : label is 12;
  attribute TRIG_MASK_ADDR : string;
  attribute TRIG_MASK_ADDR of inst : label is "8'b00100100";
  attribute TRIG_SRC_NUM : integer;
  attribute TRIG_SRC_NUM of inst : label is 6;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of intr : signal is "xilinx.com:signal:interrupt:1.0 intr INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr : signal is "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_dac1_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_dac1_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axi_dac1_aclk : signal is "XIL_INTERFACENAME m_axi_dac1_aclk, ASSOCIATED_RESET m_axi_dac1_aresetn, ASSOCIATED_BUSIF m_axi_dac1, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac1_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_dac1_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_dac1_aresetn : signal is "XIL_INTERFACENAME m_axi_dac1_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac1_arready_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_dac1_arvalid_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_dac1_rlast_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_dac1_rready_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_dac1_rready_o : signal is "XIL_INTERFACENAME m_axi_dac1, PROTOCOL AXI3, MAX_BURST_LENGTH 16, DATA_WIDTH 64, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac1_rvalid_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_dac2_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_dac2_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axi_dac2_aclk : signal is "XIL_INTERFACENAME m_axi_dac2_aclk, ASSOCIATED_RESET m_axi_dac2_aresetn, ASSOCIATED_BUSIF m_axi_dac2, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac2_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_dac2_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_dac2_aresetn : signal is "XIL_INTERFACENAME m_axi_dac2_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac2_arready_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_dac2_arvalid_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_dac2_rlast_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RLAST";
  attribute X_INTERFACE_INFO of m_axi_dac2_rready_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_dac2_rready_o : signal is "XIL_INTERFACENAME m_axi_dac2, PROTOCOL AXI3, MAX_BURST_LENGTH 16, DATA_WIDTH 64, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac2_rvalid_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RVALID";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_reg_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_aclk : signal is "XIL_INTERFACENAME s_axi_reg_aclk, ASSOCIATED_RESET s_axi_reg_aresetn, ASSOCIATED_BUSIF s_axi_reg, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_reg_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_aresetn : signal is "XIL_INTERFACENAME s_axi_reg_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_reg_rready : signal is "XIL_INTERFACENAME s_axi_reg, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_reg_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RVALID";
  attribute X_INTERFACE_INFO of s_axi_reg_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WREADY";
  attribute X_INTERFACE_INFO of s_axi_reg_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WVALID";
  attribute X_INTERFACE_INFO of event_ip_reset : signal is "xilinx.com:signal:reset:1.0 event_ip_reset RST";
  attribute X_INTERFACE_PARAMETER of event_ip_reset : signal is "XIL_INTERFACENAME event_ip_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_dac1_araddr_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_dac1_arburst_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_dac1_arcache_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_dac1_arid_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARID";
  attribute X_INTERFACE_INFO of m_axi_dac1_arlen_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_dac1_arlock_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_dac1_arprot_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_dac1_arqos_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_dac1_arsize_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_dac1_rdata_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_dac1_rid_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RID";
  attribute X_INTERFACE_INFO of m_axi_dac1_rresp_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_dac2_araddr_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_dac2_arburst_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_dac2_arcache_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_dac2_arid_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARID";
  attribute X_INTERFACE_INFO of m_axi_dac2_arlen_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_dac2_arlock_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_dac2_arprot_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_dac2_arqos_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_dac2_arsize_o : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_dac2_rdata_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RDATA";
  attribute X_INTERFACE_INFO of m_axi_dac2_rid_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RID";
  attribute X_INTERFACE_INFO of m_axi_dac2_rresp_i : signal is "xilinx.com:interface:aximm:1.0 m_axi_dac2 RRESP";
  attribute X_INTERFACE_INFO of s_axi_reg_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARADDR";
  attribute X_INTERFACE_INFO of s_axi_reg_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARPROT";
  attribute X_INTERFACE_INFO of s_axi_reg_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWADDR";
  attribute X_INTERFACE_INFO of s_axi_reg_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWPROT";
  attribute X_INTERFACE_INFO of s_axi_reg_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BRESP";
  attribute X_INTERFACE_INFO of s_axi_reg_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RDATA";
  attribute X_INTERFACE_INFO of s_axi_reg_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RRESP";
  attribute X_INTERFACE_INFO of s_axi_reg_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WDATA";
  attribute X_INTERFACE_INFO of s_axi_reg_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac
     port map (
      clk => clk,
      dac1_event_op(3 downto 0) => dac1_event_op(3 downto 0),
      dac1_trig_op => dac1_trig_op,
      dac2_event_op(3 downto 0) => dac2_event_op(3 downto 0),
      dac2_trig_op => dac2_trig_op,
      dac_data_cha_o(15 downto 0) => dac_data_cha_o(15 downto 0),
      dac_data_chb_o(15 downto 0) => dac_data_chb_o(15 downto 0),
      event_ip_reset(4 downto 0) => event_ip_reset(4 downto 0),
      event_ip_start(4 downto 0) => event_ip_start(4 downto 0),
      event_ip_stop(4 downto 0) => event_ip_stop(4 downto 0),
      event_ip_trig(4 downto 0) => event_ip_trig(4 downto 0),
      intr => intr,
      m_axi_dac1_aclk => m_axi_dac1_aclk,
      m_axi_dac1_araddr_o(31 downto 0) => m_axi_dac1_araddr_o(31 downto 0),
      m_axi_dac1_arburst_o(1 downto 0) => m_axi_dac1_arburst_o(1 downto 0),
      m_axi_dac1_arcache_o(3 downto 0) => m_axi_dac1_arcache_o(3 downto 0),
      m_axi_dac1_aresetn => m_axi_dac1_aresetn,
      m_axi_dac1_arid_o(3 downto 0) => m_axi_dac1_arid_o(3 downto 0),
      m_axi_dac1_arlen_o(3 downto 0) => m_axi_dac1_arlen_o(3 downto 0),
      m_axi_dac1_arlock_o(1 downto 0) => m_axi_dac1_arlock_o(1 downto 0),
      m_axi_dac1_arprot_o(2 downto 0) => m_axi_dac1_arprot_o(2 downto 0),
      m_axi_dac1_arqos_o(3 downto 0) => m_axi_dac1_arqos_o(3 downto 0),
      m_axi_dac1_arready_i => m_axi_dac1_arready_i,
      m_axi_dac1_arsize_o(2 downto 0) => m_axi_dac1_arsize_o(2 downto 0),
      m_axi_dac1_arvalid_o => m_axi_dac1_arvalid_o,
      m_axi_dac1_rdata_i(63 downto 0) => m_axi_dac1_rdata_i(63 downto 0),
      m_axi_dac1_rid_i(3 downto 0) => m_axi_dac1_rid_i(3 downto 0),
      m_axi_dac1_rlast_i => m_axi_dac1_rlast_i,
      m_axi_dac1_rready_o => m_axi_dac1_rready_o,
      m_axi_dac1_rresp_i(1 downto 0) => m_axi_dac1_rresp_i(1 downto 0),
      m_axi_dac1_rvalid_i => m_axi_dac1_rvalid_i,
      m_axi_dac2_aclk => m_axi_dac2_aclk,
      m_axi_dac2_araddr_o(31 downto 0) => m_axi_dac2_araddr_o(31 downto 0),
      m_axi_dac2_arburst_o(1 downto 0) => m_axi_dac2_arburst_o(1 downto 0),
      m_axi_dac2_arcache_o(3 downto 0) => m_axi_dac2_arcache_o(3 downto 0),
      m_axi_dac2_aresetn => m_axi_dac2_aresetn,
      m_axi_dac2_arid_o(3 downto 0) => m_axi_dac2_arid_o(3 downto 0),
      m_axi_dac2_arlen_o(3 downto 0) => m_axi_dac2_arlen_o(3 downto 0),
      m_axi_dac2_arlock_o(1 downto 0) => m_axi_dac2_arlock_o(1 downto 0),
      m_axi_dac2_arprot_o(2 downto 0) => m_axi_dac2_arprot_o(2 downto 0),
      m_axi_dac2_arqos_o(3 downto 0) => m_axi_dac2_arqos_o(3 downto 0),
      m_axi_dac2_arready_i => m_axi_dac2_arready_i,
      m_axi_dac2_arsize_o(2 downto 0) => m_axi_dac2_arsize_o(2 downto 0),
      m_axi_dac2_arvalid_o => m_axi_dac2_arvalid_o,
      m_axi_dac2_rdata_i(63 downto 0) => m_axi_dac2_rdata_i(63 downto 0),
      m_axi_dac2_rid_i(3 downto 0) => m_axi_dac2_rid_i(3 downto 0),
      m_axi_dac2_rlast_i => m_axi_dac2_rlast_i,
      m_axi_dac2_rready_o => m_axi_dac2_rready_o,
      m_axi_dac2_rresp_i(1 downto 0) => m_axi_dac2_rresp_i(1 downto 0),
      m_axi_dac2_rvalid_i => m_axi_dac2_rvalid_i,
      rst_n => rst_n,
      s_axi_reg_aclk => s_axi_reg_aclk,
      s_axi_reg_araddr(11 downto 0) => s_axi_reg_araddr(11 downto 0),
      s_axi_reg_aresetn => s_axi_reg_aresetn,
      s_axi_reg_arprot(2 downto 0) => s_axi_reg_arprot(2 downto 0),
      s_axi_reg_arready => s_axi_reg_arready,
      s_axi_reg_arvalid => s_axi_reg_arvalid,
      s_axi_reg_awaddr(11 downto 0) => s_axi_reg_awaddr(11 downto 0),
      s_axi_reg_awprot(2 downto 0) => s_axi_reg_awprot(2 downto 0),
      s_axi_reg_awready => s_axi_reg_awready,
      s_axi_reg_awvalid => s_axi_reg_awvalid,
      s_axi_reg_bready => s_axi_reg_bready,
      s_axi_reg_bresp(1 downto 0) => s_axi_reg_bresp(1 downto 0),
      s_axi_reg_bvalid => s_axi_reg_bvalid,
      s_axi_reg_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_reg_rready => s_axi_reg_rready,
      s_axi_reg_rresp(1 downto 0) => s_axi_reg_rresp(1 downto 0),
      s_axi_reg_rvalid => s_axi_reg_rvalid,
      s_axi_reg_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_reg_wready => s_axi_reg_wready,
      s_axi_reg_wstrb(3 downto 0) => s_axi_reg_wstrb(3 downto 0),
      s_axi_reg_wvalid => s_axi_reg_wvalid,
      trig_ip(5 downto 0) => trig_ip(5 downto 0)
    );
end STRUCTURE;
