Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1_AR75334_AR75389 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 30 16:26:40 2021
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu5ev
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   223 |
|    Minimum number of control sets                        |   223 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   228 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   223 |
| >= 0 to < 4        |    56 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     1 |
| >= 16              |    84 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2319 |          405 |
| No           | No                    | Yes                    |             186 |           43 |
| No           | Yes                   | No                     |             652 |          175 |
| Yes          | No                    | No                     |             705 |          165 |
| Yes          | No                    | Yes                    |             616 |          101 |
| Yes          | Yes                   | No                     |             450 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                            Clock Signal                                                                                                           |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                              |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                             | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                    |                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                 |                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |         1.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_init_inst/timer_clr__0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_init_inst/FSM_sequential_sm_init[1]_i_1_n_0                                                                                                                                                                                          | gt_exdes_m0/example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                              |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                1 |              2 |         2.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/word_align_m0/E[0]                                                                                                                                                                                                                         | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                            |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]               | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                 | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/E[0]         | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |         1.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                             | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                2 |              3 |         1.50 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/word_align_m0/E[0]                                                                                                                                                                                                                         | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                         | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_IN_WIDTH_INST/addr_count[2]_i_1__0_n_0                                                                                                                                                                          |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                              | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                2 |              3 |         1.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                 | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_init_inst/retry_ctr_out0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | tx_reset_m0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                  | u0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                    | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/word_align_m0/p_0_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | rx_reset_m0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/word_align_m0/p_0_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |         1.33 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0   |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |         5.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                2 |              5 |         2.50 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                             | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0]                                                                                                                                                       |                1 |              5 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_init_inst/reset_synchronizer_reset_all_inst/rst_out                                                                                                                                                                              |                2 |              6 |         3.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | tx_reset_m0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | tx_reset_m0/U0/SEQ/seq_clr                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | rx_reset_m0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | rx_reset_m0/U0/SEQ/seq_clr                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                          |                2 |              6 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                              | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                             | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/link_ctr[6]_i_2_n_0                                                                                                                                                                                                                          | gt_exdes_m0/link_ctr[6]_i_1_n_0                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                         |                2 |              7 |         3.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                        | u0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                          | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | packet_send_m0/tx_packet_data_rd                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                 |                1 |              8 |         8.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                1 |              8 |         8.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | packet_send_m0/FSM_onehot_state[8]_i_1_n_0                                                                                                                                                                                                               | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | gt_exdes_m0/example_wrapper_inst/gtwiz_reset_all_in[0]                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                       |                2 |             10 |         5.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                       | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                1 |             12 |        12.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                       | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                |                3 |             12 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | u0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                1 |             12 |        12.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                            |                5 |             13 |         2.60 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                             |               12 |             14 |         1.17 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | packet_send_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                                      | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                               |                3 |             16 |         5.33 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                               |                3 |             16 |         5.33 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/data_cnt[15]_i_1_n_0                                                                                                                                                                                                                       | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                                       | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                     |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                     |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/packet_len                                                                                                                                                                                                                                 | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/packet_len                                                                                                                                                                                                                                 | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                        | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                3 |             17 |         5.67 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                3 |             17 |         5.67 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                2 |             18 |         9.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                4 |             18 |         4.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/gt_vio_0_inst/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |               11 |             21 |         1.91 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                8 |             22 |         2.75 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_init_inst/timer_ctr                                                                                                                                                                                                                  | gt_exdes_m0/example_init_inst/timer_clr__0                                                                                                                                                                                                           |                4 |             25 |         6.25 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                      | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                              |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                               |                6 |             31 |         5.17 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/error_packet_cnt                                                                                                                                                                                                                           | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                          |                5 |             32 |         6.40 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/error_packet_cnt                                                                                                                                                                                                                           | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/check_sum[31]_i_1_n_0                                                                                                                                                                                                                      | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/packet_cnt                                                                                                                                                                                                                                 | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | packet_send_m0/check_sum[31]_i_1_n_0                                                                                                                                                                                                                     | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | packet_send_m0/FSM_onehot_state_reg_n_0_[7]                                                                                                                                                                                                              | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/check_sum[31]_i_1_n_0                                                                                                                                                                                                                      | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                 |                8 |             32 |         4.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/packet_cnt                                                                                                                                                                                                                                 | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                          |                7 |             34 |         4.86 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]                                                                                                                                                           | packet_send_m0/gt_tx_data[31]_i_1_n_0                                                                                                                                                                                                                    | tx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |               11 |             34 |         3.09 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | packet_rec_m1/word_align_m0/align_bit[3]                                                                                                                                                                                                             |               11 |             36 |         3.27 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | packet_rec_m0/word_align_m0/align_bit[3]                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               13 |             36 |         2.77 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               11 |             49 |         4.45 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                8 |             49 |         6.13 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                8 |             49 |         6.13 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |               14 |             54 |         3.86 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m1/sequence_number                                                                                                                                                                                                                            | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           | packet_rec_m0/sequence_number                                                                                                                                                                                                                            | rx_reset_m0/U0/peripheral_reset[0]                                                                                                                                                                                                                   |               12 |             64 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |               28 |             65 |         2.32 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                      |               24 |            103 |         4.29 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                        |               51 |            256 |         5.02 |
|  gt_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]                                                                                                                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |              119 |           1096 |         9.21 |
|  gt_exdes_m0/hb_gtwiz_reset_clk_freerun_buf_int                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                      |              262 |           1409 |         5.38 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


