Information: Building the design 'msg512Block' instantiated from design 'MyDesign' with
	the parameters "MSG_LENGTH=55". (HDL-193)
Warning: Cannot find the design 'msg512Block' in the library 'WORK'. (LBR-1)
Information: Building the design 'counter' instantiated from design 'MyDesign' with
	the parameters "MAX_MESSAGE_LENGTH=8". (HDL-193)
Warning: Cannot find the design 'counter' in the library 'WORK'. (LBR-1)
Information: Building the design 'counter' instantiated from design 'MyDesign' with
	the parameters "MAX_MESSAGE_LENGTH=64". (HDL-193)
Warning: Cannot find the design 'counter' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'msg512Block' in 'MyDesign'. (LINK-5)
Warning: Unable to resolve reference 'counter' in 'MyDesign'. (LINK-5)
Warning: Design 'MyDesign' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sat Nov 17 14:17:30 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: u12/hash_complete_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u12/updated_hash_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u12/hash_complete_reg/CK (DFF_X2)                     0.0000 #   0.0000 r
  u12/hash_complete_reg/Q (DFF_X2)                      0.5209     0.5209 r
  U18342/ZN (INV_X4)                                    0.1314     0.6523 f
  U18430/ZN (INV_X4)                                    0.2234     0.8757 r
  U18340/ZN (INV_X4)                                    0.1301     1.0058 f
  U17864/ZN (NAND2_X4)                                  0.1247     1.1305 r
  U29284/ZN (INV_X4)                                    0.0427     1.1732 f
  u12/add_238/A[7] (MyDesign_DW01_add_33)               0.0000     1.1732 f
  u12/add_238/U211/ZN (NOR2_X2)                         0.2120     1.3851 r
  u12/add_238/U203/ZN (OAI21_X2)                        0.1083     1.4935 f
  u12/add_238/U182/ZN (AOI21_X2)                        0.3054     1.7989 r
  u12/add_238/U199/ZN (OAI21_X2)                        0.1597     1.9586 f
  u12/add_238/U191/ZN (AOI21_X2)                        0.2229     2.1815 r
  u12/add_238/U198/ZN (OAI21_X2)                        0.1370     2.3185 f
  u12/add_238/U181/ZN (AOI21_X2)                        0.2414     2.5599 r
  u12/add_238/U197/ZN (OAI21_X2)                        0.1426     2.7025 f
  u12/add_238/U190/ZN (AOI21_X2)                        0.2437     2.9462 r
  u12/add_238/U196/ZN (OAI21_X2)                        0.1426     3.0888 f
  u12/add_238/U189/ZN (AOI21_X2)                        0.2437     3.3325 r
  u12/add_238/U195/ZN (OAI21_X2)                        0.1426     3.4751 f
  u12/add_238/U188/ZN (AOI21_X2)                        0.2437     3.7188 r
  u12/add_238/U194/ZN (OAI21_X2)                        0.1426     3.8614 f
  u12/add_238/U187/ZN (AOI21_X2)                        0.2437     4.1051 r
  u12/add_238/U193/ZN (OAI21_X2)                        0.1426     4.2477 f
  u12/add_238/U186/ZN (AOI21_X2)                        0.2437     4.4914 r
  u12/add_238/U192/ZN (OAI21_X2)                        0.1426     4.6340 f
  u12/add_238/U214/ZN (AOI21_X2)                        0.2013     4.8353 r
  u12/add_238/U256/ZN (INV_X4)                          0.0562     4.8915 f
  u12/add_238/U10/CO (FA_X1)                            0.4832     5.3747 f
  u12/add_238/U9/CO (FA_X1)                             0.5172     5.8919 f
  u12/add_238/U8/CO (FA_X1)                             0.5172     6.4092 f
  u12/add_238/U7/CO (FA_X1)                             0.5172     6.9264 f
  u12/add_238/U6/CO (FA_X1)                             0.5172     7.4436 f
  u12/add_238/U5/CO (FA_X1)                             0.5172     7.9609 f
  u12/add_238/U4/CO (FA_X1)                             0.5172     8.4781 f
  u12/add_238/U3/CO (FA_X1)                             0.4882     8.9663 f
  u12/add_238/U183/Z (XOR2_X1)                          0.3906     9.3569 f
  u12/add_238/SUM[31] (MyDesign_DW01_add_33)            0.0000     9.3569 f
  U29963/ZN (NAND2_X2)                                  0.1049     9.4618 r
  U29964/ZN (OAI221_X2)                                 0.1444     9.6062 f
  u12/updated_hash_reg[95]/D (DFF_X2)                   0.0000     9.6062 f
  data arrival time                                                9.6062

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock uncertainty                                    -0.0500     9.9500
  u12/updated_hash_reg[95]/CK (DFF_X2)                  0.0000     9.9500 r
  library setup time                                   -0.3354     9.6146
  data required time                                               9.6146
  --------------------------------------------------------------------------
  data required time                                               9.6146
  data arrival time                                               -9.6062
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0084


1
