0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kayn/Documents/Facultate/SMP/lab02/DECODER.V,1604441019,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateand.v,,decoder,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/MC68000.V,1604439598,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/Sram.v,,mc68000,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/Sram.v,1604440003,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v,,ram8kx8,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_0/sim/design_1_gateand_0_0.v,,design_1_decoder_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_0/sim/design_1_gateand_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateor_0_0/sim/design_1_gateor_0_0.v,,design_1_gateand_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_1/sim/design_1_gateand_0_1.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_2/sim/design_1_gateand_0_2.v,,design_1_gateand_0_1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_2/sim/design_1_gateand_0_2.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_d_0_0/sim/design_1_impartitor_d_0_0.v,,design_1_gateand_0_2,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gatenegare_0_0/sim/design_1_gatenegare_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateand_0_1/sim/design_1_gateand_0_1.v,,design_1_gatenegare_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gateor_0_0/sim/design_1_gateor_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_gatenegare_0_0/sim/design_1_gatenegare_0_0.v,,design_1_gateor_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_a_0_0/sim/design_1_impartitor_a_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v,,design_1_impartitor_a_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_d_0_0/sim/design_1_impartitor_d_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_impartitor_a_0_0/sim/design_1_impartitor_a_0_0.v,,design_1_impartitor_d_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v,,design_1_mc68000_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v,,design_1_ram8kx8_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v,1604441098,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_ram8kx8_1_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1604441097,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sim_1/new/simulare.v,1604440870,verilog,,,,simulare,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1604441097,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sim_1/new/simulare.v,,design_1_wrapper,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateand.v,1604428015,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateor.v,,gateand,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gatenegare.v,1604428450,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_d.v,,gatenegare,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gateor.v,1604428085,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/gatenegare.v,,gateor,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_a.v,1604429466,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/MC68000.V,,impartitor_a,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_d.v,1604429020,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab02/project_2/project_2.srcs/sources_1/new/impartitor_a.v,,impartitor_d,,,,,,,,
