## Unique design files for Trace simulation
Use ```*reg.sv``` here to replace ```Common/*reg.sv``` to add debug signals.  
Add ```myCPU.sv``` and  ```miniRV_SoC.sv``` here to run **cdp-tests** in ```RISCV-Trace```.