// Seed: 2652550161
module module_0 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13
);
  assign id_4 = 1'd0;
  wire id_15;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0
    , id_7,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5
);
  module_0(
      id_3, id_1, id_5, id_5, id_5, id_5, id_1, id_1, id_5, id_4, id_3, id_2, id_4, id_0
  );
endmodule
