{
  "module_name": "i915_perf_oa_regs.h",
  "hash_id": "abe7a0dbf51688cbad4870b7a3ea061ac1284040a5ec786641193f49add5eb6d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/i915_perf_oa_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_PERF_OA_REGS__\n#define __INTEL_PERF_OA_REGS__\n\n#include \"i915_reg_defs.h\"\n\n#define GEN7_OACONTROL _MMIO(0x2360)\n#define  GEN7_OACONTROL_CTX_MASK\t    0xFFFFF000\n#define  GEN7_OACONTROL_TIMER_PERIOD_MASK   0x3F\n#define  GEN7_OACONTROL_TIMER_PERIOD_SHIFT  6\n#define  GEN7_OACONTROL_TIMER_ENABLE\t    (1 << 5)\n#define  GEN7_OACONTROL_FORMAT_A13\t    (0 << 2)\n#define  GEN7_OACONTROL_FORMAT_A29\t    (1 << 2)\n#define  GEN7_OACONTROL_FORMAT_A13_B8_C8    (2 << 2)\n#define  GEN7_OACONTROL_FORMAT_A29_B8_C8    (3 << 2)\n#define  GEN7_OACONTROL_FORMAT_B4_C8\t    (4 << 2)\n#define  GEN7_OACONTROL_FORMAT_A45_B8_C8    (5 << 2)\n#define  GEN7_OACONTROL_FORMAT_B4_C8_A16    (6 << 2)\n#define  GEN7_OACONTROL_FORMAT_C4_B8\t    (7 << 2)\n#define  GEN7_OACONTROL_FORMAT_SHIFT\t    2\n#define  GEN7_OACONTROL_PER_CTX_ENABLE\t    (1 << 1)\n#define  GEN7_OACONTROL_ENABLE\t\t    (1 << 0)\n\n#define GEN8_OACTXID _MMIO(0x2364)\n\n#define GEN8_OA_DEBUG _MMIO(0x2B04)\n#define  GEN9_OA_DEBUG_DISABLE_CLK_RATIO_REPORTS    (1 << 5)\n#define  GEN9_OA_DEBUG_INCLUDE_CLK_RATIO\t    (1 << 6)\n#define  GEN9_OA_DEBUG_DISABLE_GO_1_0_REPORTS\t    (1 << 2)\n#define  GEN9_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS   (1 << 1)\n\n#define GEN8_OACONTROL _MMIO(0x2B00)\n#define  GEN8_OA_REPORT_FORMAT_A12\t    (0 << 2)\n#define  GEN8_OA_REPORT_FORMAT_A12_B8_C8    (2 << 2)\n#define  GEN8_OA_REPORT_FORMAT_A36_B8_C8    (5 << 2)\n#define  GEN8_OA_REPORT_FORMAT_C4_B8\t    (7 << 2)\n#define  GEN8_OA_REPORT_FORMAT_SHIFT\t    2\n#define  GEN8_OA_SPECIFIC_CONTEXT_ENABLE    (1 << 1)\n#define  GEN8_OA_COUNTER_ENABLE             (1 << 0)\n\n#define GEN8_OACTXCONTROL _MMIO(0x2360)\n#define  GEN8_OA_TIMER_PERIOD_MASK\t    0x3F\n#define  GEN8_OA_TIMER_PERIOD_SHIFT\t    2\n#define  GEN8_OA_TIMER_ENABLE\t\t    (1 << 1)\n#define  GEN8_OA_COUNTER_RESUME\t\t    (1 << 0)\n\n#define GEN7_OABUFFER _MMIO(0x23B0)  \n#define  GEN7_OABUFFER_OVERRUN_DISABLE\t    (1 << 3)\n#define  GEN7_OABUFFER_EDGE_TRIGGER\t    (1 << 2)\n#define  GEN7_OABUFFER_STOP_RESUME_ENABLE   (1 << 1)\n#define  GEN7_OABUFFER_RESUME\t\t    (1 << 0)\n\n#define GEN8_OABUFFER_UDW _MMIO(0x23b4)\n#define GEN8_OABUFFER _MMIO(0x2b14)\n#define  GEN8_OABUFFER_MEM_SELECT_GGTT      (1 << 0)   \n\n#define GEN7_OASTATUS1 _MMIO(0x2364)\n#define  GEN7_OASTATUS1_TAIL_MASK\t    0xffffffc0\n#define  GEN7_OASTATUS1_COUNTER_OVERFLOW    (1 << 2)\n#define  GEN7_OASTATUS1_OABUFFER_OVERFLOW   (1 << 1)\n#define  GEN7_OASTATUS1_REPORT_LOST\t    (1 << 0)\n\n#define GEN7_OASTATUS2 _MMIO(0x2368)\n#define  GEN7_OASTATUS2_HEAD_MASK           0xffffffc0\n#define  GEN7_OASTATUS2_MEM_SELECT_GGTT     (1 << 0)  \n\n#define GEN8_OASTATUS _MMIO(0x2b08)\n#define  GEN8_OASTATUS_TAIL_POINTER_WRAP    (1 << 17)\n#define  GEN8_OASTATUS_HEAD_POINTER_WRAP    (1 << 16)\n#define  GEN8_OASTATUS_OVERRUN_STATUS\t    (1 << 3)\n#define  GEN8_OASTATUS_COUNTER_OVERFLOW     (1 << 2)\n#define  GEN8_OASTATUS_OABUFFER_OVERFLOW    (1 << 1)\n#define  GEN8_OASTATUS_REPORT_LOST\t    (1 << 0)\n\n#define GEN8_OAHEADPTR _MMIO(0x2B0C)\n#define GEN8_OAHEADPTR_MASK    0xffffffc0\n#define GEN8_OATAILPTR _MMIO(0x2B10)\n#define GEN8_OATAILPTR_MASK    0xffffffc0\n\n#define OABUFFER_SIZE_128K  (0 << 3)\n#define OABUFFER_SIZE_256K  (1 << 3)\n#define OABUFFER_SIZE_512K  (2 << 3)\n#define OABUFFER_SIZE_1M    (3 << 3)\n#define OABUFFER_SIZE_2M    (4 << 3)\n#define OABUFFER_SIZE_4M    (5 << 3)\n#define OABUFFER_SIZE_8M    (6 << 3)\n#define OABUFFER_SIZE_16M   (7 << 3)\n\n#define GEN12_OA_TLB_INV_CR _MMIO(0xceec)\n\n \n#define GEN12_OAR_OACONTROL _MMIO(0x2960)\n#define  GEN12_OAR_OACONTROL_COUNTER_FORMAT_SHIFT 1\n#define  GEN12_OAR_OACONTROL_COUNTER_ENABLE       (1 << 0)\n\n#define GEN12_OACTXCONTROL(base) _MMIO((base) + 0x360)\n#define GEN12_OAR_OASTATUS _MMIO(0x2968)\n\n \n#define GEN12_OAG_OAHEADPTR _MMIO(0xdb00)\n#define  GEN12_OAG_OAHEADPTR_MASK 0xffffffc0\n#define GEN12_OAG_OATAILPTR _MMIO(0xdb04)\n#define  GEN12_OAG_OATAILPTR_MASK 0xffffffc0\n\n#define GEN12_OAG_OABUFFER  _MMIO(0xdb08)\n#define  GEN12_OAG_OABUFFER_BUFFER_SIZE_MASK  (0x7)\n#define  GEN12_OAG_OABUFFER_BUFFER_SIZE_SHIFT (3)\n#define  GEN12_OAG_OABUFFER_MEMORY_SELECT     (1 << 0)  \n\n#define GEN12_OAG_OAGLBCTXCTRL _MMIO(0x2b28)\n#define  GEN12_OAG_OAGLBCTXCTRL_TIMER_PERIOD_SHIFT 2\n#define  GEN12_OAG_OAGLBCTXCTRL_TIMER_ENABLE       (1 << 1)\n#define  GEN12_OAG_OAGLBCTXCTRL_COUNTER_RESUME     (1 << 0)\n\n#define GEN12_OAG_OACONTROL _MMIO(0xdaf4)\n#define  GEN12_OAG_OACONTROL_OA_COUNTER_FORMAT_SHIFT 2\n#define  GEN12_OAG_OACONTROL_OA_COUNTER_ENABLE       (1 << 0)\n\n#define GEN12_OAG_OA_DEBUG _MMIO(0xdaf8)\n#define  GEN12_OAG_OA_DEBUG_INCLUDE_CLK_RATIO          (1 << 6)\n#define  GEN12_OAG_OA_DEBUG_DISABLE_CLK_RATIO_REPORTS  (1 << 5)\n#define  GEN12_OAG_OA_DEBUG_DISABLE_GO_1_0_REPORTS     (1 << 2)\n#define  GEN12_OAG_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS (1 << 1)\n\n#define GEN12_OAG_OASTATUS _MMIO(0xdafc)\n#define  GEN12_OAG_OASTATUS_COUNTER_OVERFLOW (1 << 2)\n#define  GEN12_OAG_OASTATUS_BUFFER_OVERFLOW  (1 << 1)\n#define  GEN12_OAG_OASTATUS_REPORT_LOST      (1 << 0)\n\n#define GDT_CHICKEN_BITS    _MMIO(0x9840)\n#define   GT_NOA_ENABLE\t    0x00000080\n\n \n#define GEN12_OAM_HEAD_POINTER_OFFSET   (0x1a0)\n#define  GEN12_OAM_HEAD_POINTER_MASK    0xffffffc0\n\n#define GEN12_OAM_TAIL_POINTER_OFFSET   (0x1a4)\n#define  GEN12_OAM_TAIL_POINTER_MASK    0xffffffc0\n\n#define GEN12_OAM_BUFFER_OFFSET         (0x1a8)\n#define  GEN12_OAM_BUFFER_SIZE_MASK     (0x7)\n#define  GEN12_OAM_BUFFER_SIZE_SHIFT    (3)\n#define  GEN12_OAM_BUFFER_MEMORY_SELECT REG_BIT(0)  \n\n#define GEN12_OAM_CONTEXT_CONTROL_OFFSET              (0x1bc)\n#define  GEN12_OAM_CONTEXT_CONTROL_TIMER_PERIOD_SHIFT 2\n#define  GEN12_OAM_CONTEXT_CONTROL_TIMER_ENABLE       REG_BIT(1)\n#define  GEN12_OAM_CONTEXT_CONTROL_COUNTER_RESUME     REG_BIT(0)\n\n#define GEN12_OAM_CONTROL_OFFSET                (0x194)\n#define  GEN12_OAM_CONTROL_COUNTER_FORMAT_SHIFT 1\n#define  GEN12_OAM_CONTROL_COUNTER_ENABLE       REG_BIT(0)\n\n#define GEN12_OAM_DEBUG_OFFSET                      (0x198)\n#define  GEN12_OAM_DEBUG_BUFFER_SIZE_SELECT         REG_BIT(12)\n#define  GEN12_OAM_DEBUG_INCLUDE_CLK_RATIO          REG_BIT(6)\n#define  GEN12_OAM_DEBUG_DISABLE_CLK_RATIO_REPORTS  REG_BIT(5)\n#define  GEN12_OAM_DEBUG_DISABLE_GO_1_0_REPORTS     REG_BIT(2)\n#define  GEN12_OAM_DEBUG_DISABLE_CTX_SWITCH_REPORTS REG_BIT(1)\n\n#define GEN12_OAM_STATUS_OFFSET            (0x19c)\n#define  GEN12_OAM_STATUS_COUNTER_OVERFLOW REG_BIT(2)\n#define  GEN12_OAM_STATUS_BUFFER_OVERFLOW  REG_BIT(1)\n#define  GEN12_OAM_STATUS_REPORT_LOST      REG_BIT(0)\n\n#define GEN12_OAM_MMIO_TRG_OFFSET\t(0x1d0)\n\n#define GEN12_OAM_MMIO_TRG(base) \\\n\t_MMIO((base) + GEN12_OAM_MMIO_TRG_OFFSET)\n\n#define GEN12_OAM_HEAD_POINTER(base) \\\n\t_MMIO((base) + GEN12_OAM_HEAD_POINTER_OFFSET)\n#define GEN12_OAM_TAIL_POINTER(base) \\\n\t_MMIO((base) + GEN12_OAM_TAIL_POINTER_OFFSET)\n#define GEN12_OAM_BUFFER(base) \\\n\t_MMIO((base) + GEN12_OAM_BUFFER_OFFSET)\n#define GEN12_OAM_CONTEXT_CONTROL(base) \\\n\t_MMIO((base) + GEN12_OAM_CONTEXT_CONTROL_OFFSET)\n#define GEN12_OAM_CONTROL(base) \\\n\t_MMIO((base) + GEN12_OAM_CONTROL_OFFSET)\n#define GEN12_OAM_DEBUG(base) \\\n\t_MMIO((base) + GEN12_OAM_DEBUG_OFFSET)\n#define GEN12_OAM_STATUS(base) \\\n\t_MMIO((base) + GEN12_OAM_STATUS_OFFSET)\n\n#define GEN12_OAM_CEC0_0_OFFSET\t\t(0x40)\n#define GEN12_OAM_CEC7_1_OFFSET\t\t(0x7c)\n#define GEN12_OAM_CEC0_0(base) \\\n\t_MMIO((base) + GEN12_OAM_CEC0_0_OFFSET)\n#define GEN12_OAM_CEC7_1(base) \\\n\t_MMIO((base) + GEN12_OAM_CEC7_1_OFFSET)\n\n#define GEN12_OAM_STARTTRIG1_OFFSET\t(0x00)\n#define GEN12_OAM_STARTTRIG8_OFFSET\t(0x1c)\n#define GEN12_OAM_STARTTRIG1(base) \\\n\t_MMIO((base) + GEN12_OAM_STARTTRIG1_OFFSET)\n#define GEN12_OAM_STARTTRIG8(base) \\\n\t_MMIO((base) + GEN12_OAM_STARTTRIG8_OFFSET)\n\n#define GEN12_OAM_REPORTTRIG1_OFFSET\t(0x20)\n#define GEN12_OAM_REPORTTRIG8_OFFSET\t(0x3c)\n#define GEN12_OAM_REPORTTRIG1(base) \\\n\t_MMIO((base) + GEN12_OAM_REPORTTRIG1_OFFSET)\n#define GEN12_OAM_REPORTTRIG8(base) \\\n\t_MMIO((base) + GEN12_OAM_REPORTTRIG8_OFFSET)\n\n#define GEN12_OAM_PERF_COUNTER_B0_OFFSET\t(0x84)\n#define GEN12_OAM_PERF_COUNTER_B(base, idx) \\\n\t_MMIO((base) + GEN12_OAM_PERF_COUNTER_B0_OFFSET + 4 * (idx))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}