<html><head><title>Icestorm: LD2 (single, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2 (single, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 3.004</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 2.004</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>63005</td><td>30095</td><td>3017</td><td>1</td><td>2014</td><td>1002</td><td>0</td><td>2004</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29997</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15288</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29684</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29361</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29373</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29365</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29611</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29511</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29361</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29371</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>0</td><td>2000</td><td>1000</td><td>3000</td><td>15284</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>4000</td><td>1</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0042</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120161</td><td>80120</td><td>40101</td><td>30018</td><td>10001</td><td>30130</td><td>30027</td><td>10014</td><td>3209229</td><td>1208932</td><td>3084831</td><td>70179</td><td>30242</td><td>10015</td><td>30043</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70205</td><td>120075</td><td>80114</td><td>40106</td><td>30007</td><td>10001</td><td>30133</td><td>30034</td><td>10003</td><td>3209033</td><td>1208995</td><td>3084678</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120044</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120048</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208871</td><td>1208927</td><td>3084522</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70026</td><td>120330</td><td>80040</td><td>40016</td><td>30022</td><td>10002</td><td>30070</td><td>30057</td><td>10003</td><td>3209177</td><td>1209504</td><td>3084725</td><td>70018</td><td>30028</td><td>10003</td><td>30009</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60108</td><td>10015</td><td>50071</td><td>40006</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208863</td><td>1209345</td><td>3084420</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60104</td><td>10015</td><td>50073</td><td>40006</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120043</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120042</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10207</td><td>3219854</td><td>1213841</td><td>3086034</td><td>70579</td><td>30508</td><td>10237</td><td>30044</td><td>60032</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.d, v1.d }[1], [x6]
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120516</td><td>80120</td><td>40101</td><td>30018</td><td>10001</td><td>30130</td><td>30027</td><td>10003</td><td>3208893</td><td>1208817</td><td>3084517</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70205</td><td>120135</td><td>80120</td><td>40106</td><td>30013</td><td>10001</td><td>30133</td><td>30032</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120051</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120056</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70205</td><td>120089</td><td>80120</td><td>40106</td><td>30013</td><td>10001</td><td>30133</td><td>30032</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120053</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3209060</td><td>1209000</td><td>3084697</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120051</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120049</td><td>80107</td><td>40101</td><td>30006</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208979</td><td>1208967</td><td>3084619</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>50015</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0042</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120521</td><td>80030</td><td>40011</td><td>30018</td><td>10001</td><td>30040</td><td>30027</td><td>10003</td><td>3209015</td><td>1209442</td><td>3084569</td><td>70018</td><td>30028</td><td>10003</td><td>30009</td><td>60108</td><td>10015</td><td>50073</td><td>40006</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30013</td><td>30002</td><td>10003</td><td>3209015</td><td>1209442</td><td>3084569</td><td>70018</td><td>30028</td><td>10003</td><td>30009</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10014</td><td>3209531</td><td>1209621</td><td>3085050</td><td>70089</td><td>30062</td><td>10015</td><td>30043</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208998</td><td>1209393</td><td>3084543</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209160</td><td>1209453</td><td>3084693</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>50000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]
  movi v0.16b, 0
  movi v1.16b, 0
  ld2 { v0.d, v1.d }[1], [x6]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.2512</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400205</td><td>100483</td><td>240220</td><td>101</td><td>160100</td><td>80019</td><td>100</td><td>160035</td><td>80005</td><td>300</td><td>240023</td><td>1220730</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320020</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100104</td><td>240140</td><td>101</td><td>160035</td><td>80004</td><td>100</td><td>160010</td><td>80025</td><td>300</td><td>240089</td><td>1221105</td><td>240175</td><td>200</td><td>80025</td><td>160050</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100096</td><td>240124</td><td>101</td><td>160020</td><td>80003</td><td>100</td><td>160009</td><td>80005</td><td>300</td><td>240022</td><td>1220532</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100096</td><td>240124</td><td>101</td><td>160020</td><td>80003</td><td>100</td><td>160009</td><td>80027</td><td>300</td><td>240088</td><td>1220849</td><td>240179</td><td>200</td><td>80027</td><td>160052</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400205</td><td>100134</td><td>240190</td><td>101</td><td>160063</td><td>80026</td><td>100</td><td>160052</td><td>80005</td><td>300</td><td>240035</td><td>1220816</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100096</td><td>240124</td><td>101</td><td>160020</td><td>80003</td><td>100</td><td>160009</td><td>80005</td><td>300</td><td>240034</td><td>1220580</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100112</td><td>240140</td><td>101</td><td>160035</td><td>80004</td><td>100</td><td>160010</td><td>80005</td><td>300</td><td>240094</td><td>1220826</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100096</td><td>240124</td><td>101</td><td>160020</td><td>80003</td><td>100</td><td>160009</td><td>80005</td><td>300</td><td>240022</td><td>1220532</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400204</td><td>100096</td><td>240124</td><td>101</td><td>160020</td><td>80003</td><td>100</td><td>160009</td><td>80005</td><td>300</td><td>240022</td><td>1220532</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr><tr><td>400205</td><td>100132</td><td>240183</td><td>101</td><td>160058</td><td>80024</td><td>100</td><td>160050</td><td>80005</td><td>300</td><td>240023</td><td>1220730</td><td>240114</td><td>200</td><td>80005</td><td>160009</td><td>200</td><td>80005</td><td>320018</td><td>1</td><td>80000</td><td>320000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.2639</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>400025</td><td>102832</td><td>240132</td><td>11</td><td>160101</td><td>80020</td><td>10</td><td>160036</td><td>80026</td><td>30</td><td>240086</td><td>1221403</td><td>240087</td><td>20</td><td>80026</td><td>160051</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400025</td><td>102187</td><td>240107</td><td>11</td><td>160072</td><td>80024</td><td>10</td><td>160050</td><td>80000</td><td>30</td><td>240020</td><td>1220912</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101195</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240027</td><td>1220882</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>316487</td><td>104868</td><td>193727</td><td>5429</td><td>122650</td><td>65648</td><td>5364</td><td>122611</td><td>80000</td><td>30</td><td>240008</td><td>1220887</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101132</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240008</td><td>1220861</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101145</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240008</td><td>1220848</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101158</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240008</td><td>1220845</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101150</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240008</td><td>1220851</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>102551</td><td>240050</td><td>11</td><td>160035</td><td>80004</td><td>10</td><td>160010</td><td>80000</td><td>30</td><td>240008</td><td>1220868</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr><tr><td>400024</td><td>101139</td><td>240041</td><td>11</td><td>160030</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240008</td><td>1220867</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>320000</td><td>1</td><td>80000</td><td>320000</td><td>10</td></tr></table></div></div></div></div></body></html>