{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678804793572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678804793573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:39:53 2023 " "Processing started: Tue Mar 14 07:39:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678804793573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804793573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804793573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678804793841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678804793841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_lab " "Found entity 1: VGA_lab" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804798999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804798999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_control-vga " "Found design unit 1: vga_control-vga" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799255 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_image1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_image1-image " "Found design unit 1: make_image1-image" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799257 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_image1 " "Found entity 1: make_image1" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_2-rtl " "Found design unit 1: lfsr_2-rtl" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799258 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_2 " "Found entity 1: lfsr_2" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_1-rtl " "Found design unit 1: lfsr_1-rtl" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799260 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_1 " "Found entity 1: lfsr_1" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799261 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider " "Found design unit 1: clock_divider-clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799262 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678804799262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799262 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "digit_boxed_T_2 make_image1.vhd(499) " "VHDL error at make_image1.vhd(499): object \"digit_boxed_T_2\" is used but not declared" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 499 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1678804799263 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678804799334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 07:39:59 2023 " "Processing ended: Tue Mar 14 07:39:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678804799334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678804799334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678804799334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678804799334 ""}
