INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eddy/Documents/vhdl/vhdl_coursera/sequential/jk_flip_flop/jk_flip_flop.srcs/sim_1/new/jkff_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jkff_TB'
