$date
	Sun Sep 18 14:10:12 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#8
0"
1!
#16
1"
0!
#24
0"
1!
#32
1"
0!
#40
0"
1!
#48
1"
0!
#56
0"
1!
#64
1"
0!
#72
0"
1!
#80
1"
0!
#88
0"
1!
#96
1"
0!
#104
0"
1!
#112
1"
0!
#120
0"
1!
#128
1"
0!
#136
0"
1!
#144
1"
0!
#152
0"
1!
#160
1"
0!
#168
0"
1!
#176
1"
0!
#184
0"
1!
#192
1"
0!
#200
0"
1!
#208
1"
0!
#216
0"
1!
#224
1"
0!
#232
0"
1!
#240
1"
0!
#248
0"
1!
#256
1"
0!
#264
0"
1!
#272
1"
0!
#280
0"
1!
#288
1"
0!
#296
0"
1!
#304
1"
0!
#312
0"
1!
#320
1"
0!
#328
0"
1!
#336
1"
0!
#344
0"
1!
#352
1"
0!
#360
0"
1!
#368
1"
0!
#376
0"
1!
