
 PARAMETER VERSION = 2.1.0


 PORT leds = leds_8_GPIO, DIR = O, VEC = [0:7]
 PORT switch = switch_4_GPIO, DIR = I, VEC = [0:3]
 PORT clock = card_clock, DIR = I, SIGIS = CLK, CLK_FREQ = 50000
 PORT reset = card_rst, DIR = I, SIGIS = RST


BEGIN lmb_v10
 PARAMETER INSTANCE = data_lmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clock
 PORT SYS_Rst = reset_bus
END

BEGIN plb_v46
 PARAMETER INSTANCE = sys_plb
 PARAMETER HW_VER = 1.05.a
 PORT SYS_Rst = reset_bus
 PORT PLB_Clk = sys_clock
END

BEGIN microblaze
 PARAMETER INSTANCE = processor
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 6
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 2
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 2
 PARAMETER C_CACHE_BYTE_SIZE = 32768
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_ICACHE_STREAMS = 1
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_DCACHE_BYTE_SIZE = 32768
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_USE_WRITEBACK = 1
 PARAMETER C_DCACHE_VICTIMS = 8
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 2
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_USE_DIV = 1
 BUS_INTERFACE DPLB = sys_plb
 BUS_INTERFACE IPLB = sys_plb
 BUS_INTERFACE DLMB = data_lmb
 BUS_INTERFACE ILMB = instruction_lmb
 BUS_INTERFACE DEBUG = mdm_0_MBDEBUG_0
 PORT MB_RESET = reset_mb
 PORT INTERRUPT = debugger_Interrupt
 PORT MB_Halted = processor_MB_Halted_to_chipscope_ila_0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = instruction_lmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clock
 PORT SYS_Rst = reset_bus
END

BEGIN mdm
 PARAMETER INSTANCE = debugger
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x84407FFF
 BUS_INTERFACE SPLB = sys_plb
 BUS_INTERFACE MBDEBUG_0 = mdm_0_MBDEBUG_0
 PORT Debug_SYS_Rst = reset_debug
 PORT Interrupt = debugger_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = leds_switch_8_4
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO2_WIDTH = 4
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x81407FFF
 BUS_INTERFACE SPLB = sys_plb
 PORT GPIO_IO_O = leds_8_GPIO
 PORT GPIO2_IO_I = switch_4_GPIO
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_mod
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 50000000
 PORT CLKIN = card_clock
 PORT CLKOUT0 = sys_clock
 PORT RST = net_gnd
 PORT LOCKED = clock_lock
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_mod
 PARAMETER HW_VER = 3.00.a
 PORT Ext_Reset_In = card_rst
 PORT MB_Reset = reset_mb
 PORT Bus_Struct_Reset = reset_bus
 PORT MB_Debug_Sys_Rst = reset_debug
 PORT Dcm_locked = clock_lock
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ctrl_instructions
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007FFF
 BUS_INTERFACE SLMB = instruction_lmb
 BUS_INTERFACE BRAM_PORT = ctrl_instructions_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ctrl_data
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007FFF
 BUS_INTERFACE SLMB = data_lmb
 BUS_INTERFACE BRAM_PORT = ctrl_data_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = ram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTB = ctrl_data_BRAM_PORT
 BUS_INTERFACE PORTA = ctrl_instructions_BRAM_PORT
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 13
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PARAMETER C_TRIG1_UNITS = 1
 PARAMETER C_TRIG1_TRIGGER_IN_WIDTH = 1
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = leds_8_GPIO & switch_4_GPIO & card_clock
 PORT CLK = sys_clock
 PORT TRIG_OUT = chipscope_int
 PORT TRIG1 = processor_MB_Halted_to_chipscope_ila_0
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

