# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20240619_UVM_AXI_LITE_Slave_Memory.srcs/sources_1/imports/new/AXI_Memory.sv" \
"../../../../20240619_UVM_AXI_LITE_Slave_Memory.srcs/sim_1/imports/new/tb_Axi_slave_memory.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
