
// File generated by mist version O-2018.09#f5599cac26#190121, Tue May 28 10:41:41 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../.. -I../../../../isg -r +f +i stdio-rename_ tmicro


// m3;   next: m4 (next offset: 13)
000000  1 0  "0101000100110000"   // (SP) = _pl_rd_res_reg_const_wr_res_reg_1_B2 (19,SP,SP); 
000001  1 0  "0010010100001010"   // (R[0]) = rd_res_reg_1_B1 (SP); 
000002  1 0  "0011111011010011"   // (R[3]) = const_5_B2 (-19); 
000003  1 0  "0000000000000011"   // (R[0],) = _pl_1_B1 (R[0],R[3]); 
000004  1 0  "0011000000000011"   // (R[3]) = const_3_B2 (); 
000005  1 0  "0011000101000100"   // (R[4]) = const_4_B2 (); 
000006  1 0  "0111111111111011"   // (__spill_DM[-1]) = stack_store_bndl_B1 (LR,SP,-1); 
000007  1 0  "0111111100000010"   // (DM) = store__pl_rd_res_reg_const_1_B1 (R[2],-16,DM,SP); 
000008  1 0  "0111111100010001"   // (DM) = store__pl_rd_res_reg_const_1_B1 (R[1],-15,DM,SP); 
000009  1 0  "0111111011110011"   // (DM) = store__pl_rd_res_reg_const_2_B1 (R[3],-17,DM,SP); 
000010  1 0  "0100001000000100"   // (DM) = store_1_B1 (R[4],R[0],DM); 
000011  2 0  "0010111010011000"   // (LR) = bsr_const_1_B1 (0); 
000012  0 0  "0000000000000000"   // /

// m4 subroutine call;   next: m5 (next offset: 13)

// m5;   next: m8, jump target: m9 (next offset: 17)
000013  1 0  "0110111011110001"   // (R[1]) = load__pl_rd_res_reg_const_1_B1 (-17,DM,SP); 
000014  1 0  "0011000000000000"   // (R[0]) = const_3_B2 (); 
000015  1 0  "0001101000001000"   // (CND) = _eq_1_B1 (R[1],R[0]); 
000016  1 0  "0010111100000011"   // () = jump_const_2_B1 (CND,3); 

// m8;   next: m12 (next offset: 21)
000017  2 0  "0010010000010000"   // (R[0]) = const_2_B1 (0); 
000018  0 0  "0000000000000000"   // /
000019  1 0  "0100001000000001"   // (DM) = store_1_B1 (R[1],R[0],DM); 
000020  1 0  "0011111111110000"   // (R[0]) = const_1_B2 (); 

// m9;   next: m12 (next offset: 21)

// m12 (next offset: /)
000021  1 0  "0110111111111011"   // (LR) = stack_load_bndl_B1 (__spill_DM[-1],SP,-1); 
000022  1 0  "0010111011000000"   // () = ret_1_B1 (LR); 
000023  1 0  "0101111011010000"   // (SP) = _pl_rd_res_reg_const_wr_res_reg_1_B2 (-19,SP,SP); 
000024  1 0  "0010111000000000" .swstall "delay_slot"   // () = vd_nop_E1 (); 

