
*** Running vivado
    with args -log lab4_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_xbar_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.242 ; gain = 90.004 ; free physical = 816 ; free virtual = 10872
INFO: [Synth 8-638] synthesizing module 'lab4_xbar_0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_xbar_0/synth/lab4_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' (3#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' (4#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' (5#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter' (6#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' (6#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (8#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' (9#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' (10#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'lab4_xbar_0' (11#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_xbar_0/synth/lab4_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1451.777 ; gain = 211.539 ; free physical = 606 ; free virtual = 10662
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1451.777 ; gain = 211.539 ; free physical = 772 ; free virtual = 10827
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1722.066 ; gain = 1.000 ; free physical = 982 ; free virtual = 11040
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 1092 ; free virtual = 11150
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 1092 ; free virtual = 11150
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 1094 ; free virtual = 11152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 1086 ; free virtual = 11143
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 1074 ; free virtual = 11132
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 951 ; free virtual = 11009
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11004
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11004
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     8|
|3     |LUT3 |     6|
|4     |LUT4 |    84|
|5     |LUT5 |    18|
|6     |LUT6 |    47|
|7     |FDRE |   130|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:14 . Memory (MB): peak = 1722.066 ; gain = 481.828 ; free physical = 946 ; free virtual = 11003
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 1722.066 ; gain = 501.922 ; free physical = 987 ; free virtual = 11045
