# 👋 Hey, I'm Justin Gahona

🎓 **Electrical Engineering @ Texas Tech University**  
🏆 **SDE Program** | Texas Instruments Sponsored  
🔍 Focus: RTL Design • Verification 

---

## 🧠 Technical Skills
- **Languages**: Verilog, SystemVerilog, Embedded C, Python
- **Tools**: Icarus Verilog, GTKWave, Code Composer Studio, VS Code, Git
- **Interests**: RTL Design, Digital Logic Verification, Embedded Systems

---

## 📂 Featured Projects

### 🔹 [16-bit Divider in Verilog](https://github.com/Gahona06/Verilog-16bit-divider)
Multi-cycle divider using FSM and shift-subtract logic. Modularized into control, datapath, and wrapper.

### 🔹 [8-bit ALU](https://github.com/Gahona06/verilog-8bit-ALU)
Modular arithmetic and logic unit with individual logic blocks and full testbenches.

---

## 📫 Connect With Me
- 📍 Based in **Lubbock, TX**
- 🔗 [LinkedIn](https://linkedin.com/in/justin-gahona)


<!--
**Gahona06/Gahona06** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
