Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 17 19:53:04 2021
| Host         : Duller running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_top_control_sets_placed.rpt
| Design       : hdmi_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             289 |           78 |
| No           | No                    | Yes                    |             213 |           55 |
| No           | Yes                   | No                     |              61 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             215 |          111 |
| Yes          | Yes                   | No                     |              37 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                                                                      Enable Signal                                                                     |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        | inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/in0                                                                                                        |                1 |              2 |         2.00 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        | inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                    |                2 |              5 |         2.50 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                3 |             10 |         3.33 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                3 |             10 |         3.33 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        | inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                 |                3 |             10 |         3.33 |
|  inst_clock/inst/clk_out1 | inst_vga_shift/cnt_v                                                                                                                                   | inst_vga_shift/cnt_v[0]_i_1_n_0                                                                                                                            |                4 |             13 |         3.25 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                8 |             20 |         2.50 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        | inst_vga_shift/rst                                                                                                                                         |               10 |             21 |         2.10 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[1]                   | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |               12 |             23 |         1.92 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |               23 |             23 |         1.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                7 |             23 |         3.29 |
|  inst_clock/inst/clk_out2 | inst_clock/inst/locked                                                                                                                                 | inst_vga_shift/rst                                                                                                                                         |               11 |             23 |         2.09 |
|  inst_clock/inst/clk_out1 | inst_vga_shift/y[0]_i_1_n_0                                                                                                                            | inst_vga_shift/rst                                                                                                                                         |                6 |             24 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                9 |             30 |         3.33 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |               10 |             30 |         3.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_3                              |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_4                              |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                              |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                              |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_4                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_4                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_3                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_5                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                              |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        | inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                     |               13 |             32 |         2.46 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                       |                                                                                                                                                            |                8 |             32 |         4.00 |
|  inst_clock/inst/clk_out2 | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                         | dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |               31 |             43 |         1.39 |
|  inst_clock/inst/clk_out1 |                                                                                                                                                        |                                                                                                                                                            |               30 |             87 |         2.90 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        | inst_vga_shift/rst                                                                                                                                         |               37 |            156 |         4.22 |
|  inst_clock/inst/clk_out2 |                                                                                                                                                        |                                                                                                                                                            |               48 |            228 |         4.75 |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


