==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.977 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.977 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.309 ; gain = 59.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] pixel_pack/pixel_pack.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 123.164 ; gain = 65.969
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_out_32.data.V' (pixel_pack/pixel_pack.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_in_24.data.V' (pixel_pack/pixel_pack.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (pixel_pack/pixel_pack.cpp:42) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (pixel_pack/pixel_pack.cpp:82) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (pixel_pack/pixel_pack.cpp:104) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (pixel_pack/pixel_pack.cpp:121) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (pixel_pack/pixel_pack.cpp:48) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (pixel_pack/pixel_pack.cpp:58) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (pixel_pack/pixel_pack.cpp:87) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (pixel_pack/pixel_pack.cpp:108) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (pixel_pack/pixel_pack.cpp:125) in function 'pixel_pack' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 152.039 ; gain = 94.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 154.621 ; gain = 97.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pixel_pack' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.289 seconds; current allocated memory: 103.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/alpha_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'alpha_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generated clock port 'control' for AXI-Lite bundle 'AXILiteS'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 106.360 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 162.082 ; gain = 104.887
INFO: [SYSC 207-301] Generating SystemC RTL for pixel_pack.
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_pack.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_pack.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 26.62 seconds; peak allocated memory: 106.360 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri May 17 06:01:01 2019...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3cg-sbva484-1-e'
INFO: [HLS 200-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.152 ; gain = 46.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.152 ; gain = 46.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.746 ; gain = 59.152
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] pixel_pack/pixel_pack.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 124.305 ; gain = 66.711
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_out_32.data.V' (pixel_pack/pixel_pack.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_in_24.data.V' (pixel_pack/pixel_pack.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (pixel_pack/pixel_pack.cpp:42) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (pixel_pack/pixel_pack.cpp:82) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (pixel_pack/pixel_pack.cpp:104) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (pixel_pack/pixel_pack.cpp:121) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (pixel_pack/pixel_pack.cpp:48) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (pixel_pack/pixel_pack.cpp:58) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (pixel_pack/pixel_pack.cpp:87) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (pixel_pack/pixel_pack.cpp:108) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (pixel_pack/pixel_pack.cpp:125) in function 'pixel_pack' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.164 ; gain = 95.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 155.219 ; gain = 97.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pixel_pack' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.747 seconds; current allocated memory: 103.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 104.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/alpha_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'alpha_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generated clock port 'control' for AXI-Lite bundle 'AXILiteS'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 106.550 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 162.234 ; gain = 104.641
INFO: [SYSC 207-301] Generating SystemC RTL for pixel_pack.
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_pack.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_pack.
INFO: [HLS 200-112] Total elapsed time: 18.294 seconds; peak allocated memory: 106.550 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3cg-sbva484-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
