==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:180:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:180:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:206:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:214:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:214:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.24 seconds. Elapsed time: 3 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:228) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.593 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:232:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.94 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.557 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_1' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.591 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_158_1' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:125:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:151:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:179:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:179:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:123:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:131:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:216:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:217:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:205:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:213:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:213:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.89 seconds; current allocated memory: 81.135 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.136 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.192 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.561 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:227) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_103_1' (assessment/toplevel.cpp:104) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.599 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:131:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:230:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:231:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.494 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:74:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:153:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:155:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:181:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:181:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:125:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:133:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:136:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:218:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:219:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:215:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:215:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.02 seconds; current allocated memory: 81.101 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:229) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_81_1' (assessment/toplevel.cpp:79) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_104_1' (assessment/toplevel.cpp:106) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.572 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:133:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:233:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:234:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:96:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.170 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.214 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 113.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln98', assessment/toplevel.cpp:98)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln102', assessment/toplevel.cpp:102) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:102 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln103', assessment/toplevel.cpp:103) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:94) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_1', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_11_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_8', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_2', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_14_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_10', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117_3', assessment/toplevel.cpp:117)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_17_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:117 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_12', assessment/toplevel.cpp:117) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 115.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.729ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'toplevel' consists of the following:	bus request on port 'MAXI' (assessment/toplevel.cpp:265) [122]  (7.3 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:239) in function 'toplevel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 106.212 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.17 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.800 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 106.217 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:197:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:184:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:181:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:175:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:229:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:225:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:225:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.14 seconds; current allocated memory: 80.740 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.741 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.799 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.171 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.209 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:244:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:189:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:189:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:31)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:224:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:224:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.756 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.757 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.798 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.166 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.199 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:243:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:66:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.369 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.62 seconds; current allocated memory: 92.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:227:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:223:2) has been inferred on port 'MAXI' (assessment/toplevel.cpp:223:2)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 32 has been inferred on port 'MAXI' (assessment/toplevel.cpp:233:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.94 seconds; current allocated memory: 96.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 100.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.269 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 122.311 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:241:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:242:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.658 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:230:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned char)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:227:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:227:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.84 seconds; current allocated memory: 80.811 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.872 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.245 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 106.278 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:245:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.97 seconds; current allocated memory: 80.888 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.889 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.947 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 106.354 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:102:22)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.55 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:78:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:148:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:163:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:188:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:188:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:134:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:143:19)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:146:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:232:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:228:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:228:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.28 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.954 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.317 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:215) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:83) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:114) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 106.358 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:143:19) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:247:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:134:34)
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:238:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:221:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:235:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:235:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.86 seconds; current allocated memory: 80.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 80.872 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.963 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 84.335 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:221) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.362 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:253:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 80.952 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 85.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.414 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.443 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.406 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 76.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:239:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:222:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:236:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:236:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.05 seconds; current allocated memory: 80.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.919 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 85.011 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.385 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:222) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.419 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:254:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.25 seconds. Elapsed time: 3 seconds; current allocated memory: 80.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.907 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 85.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.386 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.431 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.63 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:193:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:193:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:244:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7828 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:241:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:241:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.36 seconds; current allocated memory: 81.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.247 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 85.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.745 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_1' (assessment/toplevel.cpp:163) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 106.778 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:163:81)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.64 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.447 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.504 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:67:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 113.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln99', assessment/toplevel.cpp:99)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln104', assessment/toplevel.cpp:104) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:95) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_1', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_13_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_2', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_16_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln118_3', assessment/toplevel.cpp:118)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_19_write_ln123', assessment/toplevel.cpp:123) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 117.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:79:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:140:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:152:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:168:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:35)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:180:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:194:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:194:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:138:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:150:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:248:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:229:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:244:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.62 seconds; current allocated memory: 79.920 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.921 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.448 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:229) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:84) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:115) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 105.501 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:147:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:263:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:104:27)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:195:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:195:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:186:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:19)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:191:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:191:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:247:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:228:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:243:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:243:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.74 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.381 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 83.789 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:228) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' in function 'a_star_len' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 105.837 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:261:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:262:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.136 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.63 seconds; current allocated memory: 80.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 84.365 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 83.775 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.842 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 113.756 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 115.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:21
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:21
WARNING: [HLS 207-4955] '&&' within '||': assessment/toplevel.cpp:194:52
INFO: [HLS 207-4423] place parentheses around the '&&' expression to silence this warning: assessment/toplevel.cpp:194:52
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.4 seconds; current allocated memory: 77.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'toplevel(unsigned int*, unsigned int volatile*)' (assessment/toplevel.cpp:227:0)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.325 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.851 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 105.916 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 113.799 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 118.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.38 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:165:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:176:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:167:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:190:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:190:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:135:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:245:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:242:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.61 seconds; current allocated memory: 79.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.506 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:227) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:112) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 105.588 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:144:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:259:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:101:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 113.490 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln96', assessment/toplevel.cpp:96)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln101', assessment/toplevel.cpp:101) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:100 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_1', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_2', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115_3', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln120', assessment/toplevel.cpp:120) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:115) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 115.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln268) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 118.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.374 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 76.636 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.82 seconds; current allocated memory: 79.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 79.993 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 84.115 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 83.505 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 105.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 113.481 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 115.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 117.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 118.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-186] Unrolling loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:33) in function 'a_star_len' completely with a factor of 4 (assessment/toplevel.cpp:187:33)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:239:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.68 seconds; current allocated memory: 79.901 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 84.021 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 83.415 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:224) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:254) in function 'toplevel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 105.489 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:257:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 113.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_1', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_12_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_9', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_9', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_2', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_15_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_11', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_11', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112_3', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_18_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_13', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_13', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 115.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 117.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 118.271 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.367 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.42 seconds; current allocated memory: 76.659 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:76:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:146:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:162:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:182:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:173:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:164:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:132:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:141:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:144:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:241:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:242:31)
INFO: [HLS 214-115] Multiple burst reads of length 7827 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:238:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:238:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.38 seconds; current allocated memory: 79.858 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 79.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 83.792 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 83.122 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:223) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:81) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:111) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:253) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 104.486 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:141:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:187:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:255:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:256:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:98:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:99:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:64:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:117:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 110.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93_1', assessment/toplevel.cpp:93)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln99', assessment/toplevel.cpp:99) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:98 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:92) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln112', assessment/toplevel.cpp:112)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln117', assessment/toplevel.cpp:117) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:112 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:112) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 111.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 112.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_11ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 121.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'toplevel_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.370 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.67 seconds; current allocated memory: 77.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:255:18)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:31)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'anonymous'(assessment/toplevel.cpp:252:5) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.68 seconds; current allocated memory: 80.136 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 84.081 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 83.370 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:267) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 104.714 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:269:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:270:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 110.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 111.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 113.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 121.940 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'toplevel_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:257:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:252:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.57 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 83.980 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:252) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:269) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 105.337 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:253:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:271:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:272:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.818 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 114.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln288) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 114.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 115.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 117.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 123.630 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:156:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:172:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:183:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:174:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:151:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:154:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:258:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:259:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:252:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:252:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 84.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 83.985 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:235) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:89) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_UP_LOOP' (assessment/toplevel.cpp:119) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:270) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 105.343 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:151:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:198:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:254:15)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:272:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.865 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:106 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:100) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln120', assessment/toplevel.cpp:120)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_10_write_ln125', assessment/toplevel.cpp:125) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:120 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:120) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'SIFT_UP_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 114.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 114.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 115.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 117.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 123.659 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:161:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:156:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:159:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:263:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:257:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:257:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.004 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:240) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:274) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:96:11) to (assessment/toplevel.cpp:103:7) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 105.387 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:156:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:203:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:258:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:276:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:277:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:159:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:108:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 111.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', assessment/toplevel.cpp:125)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln130', assessment/toplevel.cpp:130) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:125 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:125) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [131]  (3.25 ns)
	'icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101) [135]  (2.43 ns)
	'select' operation ('select_ln101', assessment/toplevel.cpp:101) [136]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:101) [137]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:102) [144]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [145]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 114.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 114.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 115.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 117.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 123.911 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 93.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:149:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:161:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:177:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:188:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:179:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:147:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:156:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:159:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:262:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:263:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:257:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:257:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.52 seconds; current allocated memory: 96.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.106 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 100.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 100.007 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:240) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:257) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:274) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:96:11) to (assessment/toplevel.cpp:103:7) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 121.389 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:156:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:203:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:258:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:276:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:277:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:159:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:108:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 127.893 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', assessment/toplevel.cpp:103)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln107', assessment/toplevel.cpp:107) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln108', assessment/toplevel.cpp:108) of variable 'open_set_heap_f_score_load_5', assessment/toplevel.cpp:107 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', assessment/toplevel.cpp:125)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln130', assessment/toplevel.cpp:130) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:125 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:125) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [131]  (3.25 ns)
	'icmp' operation ('icmp_ln101_1', assessment/toplevel.cpp:101) [135]  (2.43 ns)
	'select' operation ('select_ln101', assessment/toplevel.cpp:101) [136]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:101) [137]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:102) [144]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [145]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 129.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 130.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 130.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 131.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 133.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 139.852 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.95 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.749 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.030 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:97:11) to (assessment/toplevel.cpp:115:7) in function 'a_star_len'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 105.487 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:27)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln115', assessment/toplevel.cpp:115)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_2_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln122', assessment/toplevel.cpp:122) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('smallest_f', assessment/toplevel.cpp:98) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln139', assessment/toplevel.cpp:139)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln144', assessment/toplevel.cpp:144) of variable 'open_set_heap_f_score_load_6', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [140]  (3.25 ns)
	'select' operation ('right_f', assessment/toplevel.cpp:102) [141]  (0 ns)
	'icmp' operation ('icmp_ln109', assessment/toplevel.cpp:109) [147]  (2.43 ns)
	'select' operation ('select_ln109', assessment/toplevel.cpp:109) [148]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:102) [149]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_5', assessment/toplevel.cpp:121) [154]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:121) on array 'open_set_heap_f_score' [155]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 113.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 114.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln307) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 114.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 115.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 117.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 123.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.44 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:162:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:174:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:190:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:208:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:160:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:169:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:172:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:275:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:270:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:270:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.69 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.737 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.020 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:253) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:270) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:287) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:11) to (assessment/toplevel.cpp:116:7) in function 'a_star_len'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.485 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:169:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:216:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:289:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:160:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 112.097 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln116', assessment/toplevel.cpp:116)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln138', assessment/toplevel.cpp:138)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln143', assessment/toplevel.cpp:143) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:138 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:138) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (9.742ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score' [166]  (3.25 ns)
	'select' operation ('reuse_select66', assessment/toplevel.cpp:103) [168]  (0 ns)
	'select' operation ('right_f', assessment/toplevel.cpp:103) [169]  (0 ns)
	'icmp' operation ('icmp_ln110', assessment/toplevel.cpp:110) [175]  (2.43 ns)
	'select' operation ('select_ln110', assessment/toplevel.cpp:110) [176]  (0 ns)
	'select' operation ('smallest', assessment/toplevel.cpp:103) [177]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_6', assessment/toplevel.cpp:119) [182]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_5', assessment/toplevel.cpp:119) on array 'open_set_heap_f_score' [185]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 113.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 115.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln306) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 115.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 116.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 118.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.66 seconds; current allocated memory: 125.767 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.34 seconds; current allocated memory: 136.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:165:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:177:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:227:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:211:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:204:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:195:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:163:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:172:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:279:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:273:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:273:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.66 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.740 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.012 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:256) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:273) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:290) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.388 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:172:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:219:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:274:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:293:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:146:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 111.795 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:176:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:213:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:162:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:174:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:272:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:272:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.72 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.739 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.016 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:255) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:289) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.386 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:171:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:218:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:273:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 111.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln140', assessment/toplevel.cpp:140)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln145', assessment/toplevel.cpp:145) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:140 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (15.053ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('left_node.f_score', assessment/toplevel.cpp:101) on array 'open_set_heap_f_score' [132]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:104) [138]  (0.805 ns)
	'icmp' operation ('icmp_ln109', assessment/toplevel.cpp:109) [142]  (2.43 ns)
	'select' operation ('current_f', assessment/toplevel.cpp:109) [143]  (0 ns)
	'icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117) [145]  (2.43 ns)
	'select' operation ('idx', assessment/toplevel.cpp:117) [146]  (0.805 ns)
	'phi' operation ('idx', assessment/toplevel.cpp:117) with incoming values : ('idx', assessment/toplevel.cpp:117) [117]  (0 ns)
	'shl' operation ('shl_ln99', assessment/toplevel.cpp:99) [127]  (0 ns)
	'add' operation ('right', assessment/toplevel.cpp:100) [129]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_3', assessment/toplevel.cpp:102) [134]  (0 ns)
	'load' operation ('right_node.f_score', assessment/toplevel.cpp:102) on array 'open_set_heap_f_score' [135]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.65 seconds; current allocated memory: 80.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 84.735 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.012 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.390 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 111.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:176:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:192:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:213:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:194:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:162:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:171:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:174:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:278:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:272:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:272:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 80.158 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.159 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.813 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.107 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:255) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:272) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:289) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:22) to (assessment/toplevel.cpp:110:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.600 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:171:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:218:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:273:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:292:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:174:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:113:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:120:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:145:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 112.327 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln113', assessment/toplevel.cpp:113) of variable 'select_ln103_1', assessment/toplevel.cpp:103 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('open_set_heap_f_score_addr_4_write_ln120', assessment/toplevel.cpp:120) of variable 'select_ln104_1', assessment/toplevel.cpp:104 on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln140', assessment/toplevel.cpp:140)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln145', assessment/toplevel.cpp:145) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:140 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:140) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (10.72ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:103) on array 'open_set_heap_f_score' [136]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:105) [162]  (0.805 ns)
	'icmp' operation ('icmp_ln110', assessment/toplevel.cpp:110) [164]  (2.43 ns)
	'and' operation ('and_ln110', assessment/toplevel.cpp:110) [166]  (0.978 ns)
	multiplexor before 'phi' operation ('done') [175]  (1.59 ns)
	blocking operation 1.67 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 115.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln308) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 115.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 115.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 125.044 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.27 seconds; current allocated memory: 135.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.41 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:168:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:180:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:241:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:166:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:281:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:276:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:276:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.64 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.763 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.064 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:259) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:276) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:293) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:22) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 105.572 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:175:20) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:222:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:277:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:295:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:296:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:148:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:149:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 112.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_DOWN_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_3_write_ln119', assessment/toplevel.cpp:119) of variable 'left_node.f_score', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('left_node.f_score', assessment/toplevel.cpp:110) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('open_set_heap_f_score_addr_4_write_ln124', assessment/toplevel.cpp:124) of variable 'right_node.f_score', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', assessment/toplevel.cpp:144)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln149', assessment/toplevel.cpp:149) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (10.72ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('left_node.f_score', assessment/toplevel.cpp:110) on array 'open_set_heap_f_score' [157]  (3.25 ns)
	'select' operation ('left_f', assessment/toplevel.cpp:109) [162]  (0.805 ns)
	'icmp' operation ('icmp_ln117', assessment/toplevel.cpp:117) [179]  (2.43 ns)
	'and' operation ('and_ln117', assessment/toplevel.cpp:117) [181]  (0.978 ns)
	multiplexor before 'phi' operation ('done') [198]  (1.59 ns)
	blocking operation 1.67 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 115.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 115.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 116.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 118.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 125.544 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.26 seconds; current allocated memory: 136.299 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.54 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.046 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:118:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 107.891 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 123.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln213', assessment/toplevel.cpp:213)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:131) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_3', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_32_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_68', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln108_73', assessment/toplevel.cpp:108 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln131', assessment/toplevel.cpp:131) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:131 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [1177]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [1181]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:171:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:183:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:233:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:220:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:210:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:201:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:169:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:181:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:285:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:279:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:279:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.85 seconds; current allocated memory: 80.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 84.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 84.042 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:262) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:178) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:279) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:296) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:178) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 107.888 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:225:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:280:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:299:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:169:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:181:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:127:25)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:152:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln214', assessment/toplevel.cpp:214)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln217', assessment/toplevel.cpp:217)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:132) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_3', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_32_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_68', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln123', assessment/toplevel.cpp:123) of variable 'select_ln109_73', assessment/toplevel.cpp:109 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln132', assessment/toplevel.cpp:132) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:132 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('node.f_score', assessment/toplevel.cpp:181) on array 'open_set_heap_f_score' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln147', assessment/toplevel.cpp:147)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln152', assessment/toplevel.cpp:152) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:147 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score' [1177]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:147 on array 'open_set_heap_f_score' [1181]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.41 seconds; current allocated memory: 93.498 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.66 seconds; current allocated memory: 96.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 100.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 99.995 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (assessment/toplevel.cpp:117:7) in function 'a_star_len'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 121.389 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:119:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 127.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln128', assessment/toplevel.cpp:128)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_7_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [311]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_6_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [315]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 129.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 130.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln314) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 130.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 131.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 133.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 139.928 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.28 seconds; current allocated memory: 150.601 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.25 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.39 seconds; current allocated memory: 151.304 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:168:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:180:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:241:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:235:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:229:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:217:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:214:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:166:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:178:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:281:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:282:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:276:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:276:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.7 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.751 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.054 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:259) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:276) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:293) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (assessment/toplevel.cpp:112:7) in function 'a_star_len'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 105.506 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:175:20) in function 'a_star_len' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:222:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:277:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:295:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:296:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:178:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:114:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:24)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:122:25)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:148:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:149:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 112.267 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln126', assessment/toplevel.cpp:126)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', assessment/toplevel.cpp:144)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln149', assessment/toplevel.cpp:149) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:144) on array 'open_set_heap_f_score' [360]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_7_write_ln148', assessment/toplevel.cpp:148) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:144 on array 'open_set_heap_f_score' [364]  (3.25 ns)
	blocking operation 2.43 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 113.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 115.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln312) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 115.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 116.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 118.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 125.456 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.29 seconds; current allocated memory: 136.210 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:163:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:175:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:191:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:236:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:212:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:193:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:161:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:170:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:173:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:276:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:277:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:271:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:271:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.63 seconds; current allocated memory: 80.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 84.743 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.027 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:254) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:271) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:288) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:170) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:121:29) to (assessment/toplevel.cpp:117:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 106.971 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:217:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:272:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:290:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:291:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:161:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:173:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:121:27)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:143:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:144:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 118.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln206', assessment/toplevel.cpp:206)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln209', assessment/toplevel.cpp:209)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:124) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln121', assessment/toplevel.cpp:121) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:121 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln124', assessment/toplevel.cpp:124) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:124 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:173) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln124', assessment/toplevel.cpp:124) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:124 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:109) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 82, Depth = 82, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln139', assessment/toplevel.cpp:139)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln144', assessment/toplevel.cpp:144) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:139) on array 'open_set_heap_f_score' [878]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln143', assessment/toplevel.cpp:143) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:139 on array 'open_set_heap_f_score' [882]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:218:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:155:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:164:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:167:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:270:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:265:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:265:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.69 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.030 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:248) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:265) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:115:29) to (assessment/toplevel.cpp:111:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 106.969 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:211:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:266:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:284:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:285:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:155:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:115:27)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:137:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 118.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln200', assessment/toplevel.cpp:200)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_2_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_f_score_load_15', assessment/toplevel.cpp:115 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 81, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_6_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_1', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:108) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 82, Depth = 82, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln133', assessment/toplevel.cpp:133)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_9_write_ln138', assessment/toplevel.cpp:138) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_3', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [878]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_8_write_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_f_score_load_3', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' [882]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:157:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:169:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:185:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:230:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:218:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:203:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:196:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:187:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:155:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:164:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:167:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:270:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:271:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:265:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:265:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.81 seconds; current allocated memory: 80.119 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.120 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.756 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.044 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:248) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:265) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:282) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:164) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:23) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:106:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 107.836 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:211:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:266:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:284:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:285:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:155:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:111:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:118:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:137:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:138:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.131 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln200', assessment/toplevel.cpp:200)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203', assessment/toplevel.cpp:203)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:118) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_7', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_61_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_33', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_65_write_ln111', assessment/toplevel.cpp:111) of variable 'open_set_heap_f_score_load_35', assessment/toplevel.cpp:105 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:167) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln118', assessment/toplevel.cpp:118) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:118 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:104) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 52, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln133', assessment/toplevel.cpp:133)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_11_write_ln138', assessment/toplevel.cpp:138) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_4', assessment/toplevel.cpp:133) on array 'open_set_heap_f_score' [1198]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_10_write_ln137', assessment/toplevel.cpp:137) of variable 'open_set_heap_f_score_load_4', assessment/toplevel.cpp:133 on array 'open_set_heap_f_score' [1202]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.321 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 77.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:170:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:182:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:198:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:243:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:232:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:231:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:219:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:209:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:200:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:168:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:177:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:180:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:283:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:284:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:278:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:278:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.72 seconds; current allocated memory: 80.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 84.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.045 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:261) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:278) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:295) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:177) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:122:19) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:100:27) to (assessment/toplevel.cpp:119:26) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 108.136 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:224:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:279:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:297:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:298:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:168:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:180:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:150:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:151:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 124.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln213', assessment/toplevel.cpp:213)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln216', assessment/toplevel.cpp:216)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:131) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_1', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_47_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_66', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_50_write_ln126', assessment/toplevel.cpp:126) of variable 'select_ln113_71', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln131', assessment/toplevel.cpp:131) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:131 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:180) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:110) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'SIFT_UP_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_8_write_ln151', assessment/toplevel.cpp:151) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.937ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'load' operation ('open_set_heap_f_score_load_2', assessment/toplevel.cpp:146) on array 'open_set_heap_f_score' [1293]  (3.25 ns)
	'store' operation ('open_set_heap_f_score_addr_7_write_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_f_score_load_2', assessment/toplevel.cpp:146 on array 'open_set_heap_f_score' [1297]  (3.25 ns)
	blocking operation 2.43 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.42 seconds; current allocated memory: 93.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:84:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:177:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:189:5)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:205:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:239:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:238:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:226:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:216:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:207:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:175:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:187:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:290:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:291:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:285:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:285:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.64 seconds; current allocated memory: 96.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 100.759 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 100.057 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:268) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:184) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:285) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:302) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:184) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:99) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:122:19) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:102:27) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 124.163 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:231:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:286:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:304:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:305:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:187:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:132:21)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:72:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:157:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 140.091 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln220', assessment/toplevel.cpp:220)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln223', assessment/toplevel.cpp:223)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:132) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_1', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_48_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_66', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_51_write_ln127', assessment/toplevel.cpp:127) of variable 'select_ln113_71', assessment/toplevel.cpp:113 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln132', assessment/toplevel.cpp:132) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:132 on array 'open_set_heap_f_score' and 'load' operation ('node.f_score', assessment/toplevel.cpp:187) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:110) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln153', assessment/toplevel.cpp:153)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln177', assessment/toplevel.cpp:177) ('parent', assessment/toplevel.cpp:149) [1288]  (0 ns)
	'sub' operation ('sub_ln149', assessment/toplevel.cpp:149) [1302]  (2.08 ns)
	'sub' operation ('sub_ln149_1', assessment/toplevel.cpp:149) [1304]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:149) [1306]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:150) [1308]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_35', assessment/toplevel.cpp:150) on array 'open_set_heap_f_score' [1311]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.42 seconds; current allocated memory: 148.380 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.325 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:237:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:237:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:246:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:246:66
WARNING: [HLS 207-4855]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:356:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:356:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:357:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:360:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:360:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:366:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:366:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.78 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.45 seconds; current allocated memory: 78.327 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:339:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:333:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:333:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.64 seconds; current allocated memory: 80.901 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.434 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'dbg_list' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:328) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:333) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:350) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:376) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 109.012 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:329:24)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:353:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:237:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_dbg_list' (assessment/toplevel.cpp:238:44)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 116.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 118.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 120.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln369) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 120.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 121.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 123.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:359:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:359:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:365:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:365:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.15 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.8 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:337:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:332:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:332:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.87 seconds; current allocated memory: 80.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.904 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 86.448 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:327) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:332) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 109.036 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 400 on port 'MAXI' (assessment/toplevel.cpp:376:56). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:328:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:351:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 116.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 118.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 120.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 120.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 121.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 123.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.389 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:73:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:120:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:124:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:160:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:165:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:185:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:201:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:201:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:261:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:269:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:277:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:287:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:355:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:356:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:359:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:359:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:365:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:365:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.57 seconds; current allocated memory: 78.303 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:86:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:188:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:204:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:222:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:244:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:250:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:276:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:183:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:196:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:199:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:337:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:338:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:332:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:332:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.68 seconds; current allocated memory: 80.979 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 86.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 86.498 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:309) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:101) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:327) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:332) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:101:11) to (assessment/toplevel.cpp:119:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 109.092 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:257:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:231:21) in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 400 on port 'MAXI' (assessment/toplevel.cpp:376:56). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:328:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:351:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:352:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:183:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:199:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:130:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:74:26)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:166:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:170:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 116.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_DOWN_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln119', assessment/toplevel.cpp:119)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'SIFT_DOWN_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', assessment/toplevel.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln188', assessment/toplevel.cpp:188) ('parent', assessment/toplevel.cpp:156) [382]  (0 ns)
	'sub' operation ('sub_ln156', assessment/toplevel.cpp:156) [396]  (2.08 ns)
	'sub' operation ('sub_ln156_1', assessment/toplevel.cpp:156) [398]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:156) [400]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:157) [402]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_6', assessment/toplevel.cpp:157) on array 'open_set_heap_f_score' [405]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 118.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 120.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln368) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 120.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 121.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 123.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:264:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:283:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:294:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:367:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:367:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:373:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.7 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:205:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:246:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:282:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:197:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:200:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:345:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:346:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:375:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:340:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:340:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.55 seconds; current allocated memory: 81.038 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.456 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 86.607 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:317) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:335) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:340) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:357) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 111.834 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:260:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:387:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:336:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:359:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:360:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:375:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:184:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:265:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:171:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 129.593 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln243', assessment/toplevel.cpp:243)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:136) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln136', assessment/toplevel.cpp:136) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:136 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:111) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln160', assessment/toplevel.cpp:160)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln189', assessment/toplevel.cpp:189) ('parent', assessment/toplevel.cpp:157) [1343]  (0 ns)
	'sub' operation ('sub_ln157', assessment/toplevel.cpp:157) [1357]  (2.08 ns)
	'sub' operation ('sub_ln157_1', assessment/toplevel.cpp:157) [1359]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:157) [1361]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:158) [1363]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:158) on array 'open_set_heap_f_score' [1366]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.94 seconds; current allocated memory: 138.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 144.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 144.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 145.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 152.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.39 seconds; current allocated memory: 182.759 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 193.661 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:130:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:161:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:166:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:186:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:186:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:202:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:236:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:236:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:248:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:264:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:273:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:283:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:294:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:294:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:363:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:364:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:367:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:367:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:373:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:373:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.61 seconds; current allocated memory: 78.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:189:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:205:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:223:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:299:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:225:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:234:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:246:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:253:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:282:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:184:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:197:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:200:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:345:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:346:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:375:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:340:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:340:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.51 seconds; current allocated memory: 81.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 86.515 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 86.665 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:317) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:335) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:340) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:357) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:197) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:27) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 111.895 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:260:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:387:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:336:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:359:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:360:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:375:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:184:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:200:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:126:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:237:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:238:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:239:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:240:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:265:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:42)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:167:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:171:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 129.651 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln243', assessment/toplevel.cpp:243)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln246', assessment/toplevel.cpp:246)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:136) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln131', assessment/toplevel.cpp:131) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln136', assessment/toplevel.cpp:136) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:136 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:200) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_2', assessment/toplevel.cpp:111) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 51, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln160', assessment/toplevel.cpp:160)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln189', assessment/toplevel.cpp:189) ('parent', assessment/toplevel.cpp:157) [1343]  (0 ns)
	'sub' operation ('sub_ln157', assessment/toplevel.cpp:157) [1357]  (2.08 ns)
	'sub' operation ('sub_ln157_1', assessment/toplevel.cpp:157) [1359]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:157) [1361]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:158) [1363]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:158) on array 'open_set_heap_f_score' [1366]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.18 seconds; current allocated memory: 138.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 144.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 144.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 145.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 152.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 182.839 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:121:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:125:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:133:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:167:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:171:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:194:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:194:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:214:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:214:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:250:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:250:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:262:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:262:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:278:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:287:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:292:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:297:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:308:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:308:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:308:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:377:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:378:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:381:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:381:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:387:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:387:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.94 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.58 seconds; current allocated memory: 78.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:201:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:219:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:237:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:313:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:239:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:248:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:260:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:267:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:291:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:296:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:305:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:192:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:209:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:212:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:359:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:360:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:389:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:354:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:354:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.26 seconds; current allocated memory: 81.224 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 81.225 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 86.673 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 86.859 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:331) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:209) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:349) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:354) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:371) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:400) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:209) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:102) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:111:14) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:124:19) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:103:23) to (assessment/toplevel.cpp:120:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 112.557 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:274:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1000 on port 'MAXI' (assessment/toplevel.cpp:401:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:350:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:355:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:373:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:374:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:389:38)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:192:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:215:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:216:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:126:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:127:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:129:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:137:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:128:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:135:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:251:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:252:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:261:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:279:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:288:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:298:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:312:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:172:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:173:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:174:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:179:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 133.396 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln257', assessment/toplevel.cpp:257)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln260', assessment/toplevel.cpp:260)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'load' operation ('open_set_heap_f_score_load', assessment/toplevel.cpp:142) on array 'open_set_heap_f_score' and 'store' operation ('open_set_heap_f_score_addr_5_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_2', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_49_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_67', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln137', assessment/toplevel.cpp:137) of variable 'select_ln114_72', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_4_write_ln142', assessment/toplevel.cpp:142) of variable 'open_set_heap_f_score_load', assessment/toplevel.cpp:142 on array 'open_set_heap_f_score' and 'load' operation ('node_f', assessment/toplevel.cpp:212) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('open_set_heap_y_load_6', assessment/toplevel.cpp:115) on array 'open_set_heap_y' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'open_set_heap_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 51, Depth = 53, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln166', assessment/toplevel.cpp:166)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln201', assessment/toplevel.cpp:201) ('parent', assessment/toplevel.cpp:163) [1630]  (0 ns)
	'sub' operation ('sub_ln163', assessment/toplevel.cpp:163) [1646]  (2.08 ns)
	'sub' operation ('sub_ln163_1', assessment/toplevel.cpp:163) [1648]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:163) [1650]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:164) [1652]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_37', assessment/toplevel.cpp:164) on array 'open_set_heap_f_score' [1655]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.63 seconds; current allocated memory: 143.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 150.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 150.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 151.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 161.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:181:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:185:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:211:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:211:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:233:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:233:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:271:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:271:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:299:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:308:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:313:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:318:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:329:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:329:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:329:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:398:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:398:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:399:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:402:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:402:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:408:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:408:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.56 seconds; current allocated memory: 94.342 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:218:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:238:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:258:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:334:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:269:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:281:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:312:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:317:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:326:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:209:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:228:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:231:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:380:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:381:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:410:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:375:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:375:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3 seconds; current allocated memory: 97.560 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.561 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 103.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 103.287 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:352) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_1' (assessment/toplevel.cpp:94) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:370) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:375) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:392) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:421) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:112:11) to (assessment/toplevel.cpp:130:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 126.231 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:295:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2000 on port 'MAXI' (assessment/toplevel.cpp:422:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:371:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:376:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:394:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:395:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:410:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:93:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:96:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:209:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:212:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:213:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:214:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:215:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:231:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:234:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:235:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:137:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:138:36)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:139:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:145:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:272:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:273:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:274:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:275:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:282:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:300:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:309:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:314:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:319:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:333:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:186:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:187:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:188:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:189:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:194:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 144.974 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln97', assessment/toplevel.cpp:97) of variable 'zext_ln97', assessment/toplevel.cpp:97 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 145.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 145.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln180', assessment/toplevel.cpp:180)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln218', assessment/toplevel.cpp:218) ('parent', assessment/toplevel.cpp:177) [511]  (0 ns)
	'sub' operation ('sub_ln177', assessment/toplevel.cpp:177) [527]  (2.08 ns)
	'sub' operation ('sub_ln177_1', assessment/toplevel.cpp:177) [529]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:177) [531]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_8', assessment/toplevel.cpp:178) [533]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:178) on array 'open_set_heap_f_score' [536]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 92.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:49
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:74:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:131:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:104
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:112
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:117
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:125
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:132
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:135:141
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:106
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:120
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:128
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:134
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:143:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:103
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:187:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:87
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:95
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:191:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:222:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:222:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:245:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:245:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:283:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:283:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:295:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:295:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:311:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:320:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:325:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:330:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:341:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:341:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:341:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:410:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:410:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:411:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:414:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:414:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:420:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:420:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.46 seconds; current allocated memory: 94.343 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:87:35)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:230:9)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:250:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:270:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:346:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:272:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:281:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:293:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:324:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:329:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:338:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:220:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:240:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:243:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:392:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:393:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:422:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:387:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:387:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.11 seconds; current allocated memory: 97.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.712 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 103.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 103.527 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:364) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_1' (assessment/toplevel.cpp:94) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:382) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:387) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:404) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:433) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:112:11) to (assessment/toplevel.cpp:130:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 126.659 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:307:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:434:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:383:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:406:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:407:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:422:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:93:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:96:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:220:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:223:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:224:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:225:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:227:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:243:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:246:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:247:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:137:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:138:36)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:139:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:145:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:33)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:147:23)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:284:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:285:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:286:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:287:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:75:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:312:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:321:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:326:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:331:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:345:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:167:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:168:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:169:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:192:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:193:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:200:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:201:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:202:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:203:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:204:32)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:205:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 146.216 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln97', assessment/toplevel.cpp:97) of variable 'zext_ln97', assessment/toplevel.cpp:97 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 146.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 147.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln62) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:126
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:133
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:107
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:135
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:119
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:228:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:252:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:290:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:317:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:326:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:331:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:336:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:412:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:412:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:418:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:418:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.13 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.78 seconds; current allocated memory: 78.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:181:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:236:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:108:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:257:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:352:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:279:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:330:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:344:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:394:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:395:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:419:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:391:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:391:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.99 seconds; current allocated memory: 82.265 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 87.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 88.081 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:370) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (assessment/toplevel.cpp:96) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:391) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:402) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:430) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 111.269 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:313:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:431:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:387:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:392:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:404:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:405:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:419:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:98:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:99:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:229:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:230:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:232:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:249:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:31)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:88:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:89:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:90:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:91:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:139:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:140:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:291:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:292:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:301:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:71:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:318:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:327:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:332:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:337:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:348:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:164:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:176:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:177:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:178:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:179:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:180:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:208:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:209:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:210:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 130.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln99', assessment/toplevel.cpp:99) of variable 'zext_ln99', assessment/toplevel.cpp:99 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 131.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 131.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln192', assessment/toplevel.cpp:192)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln236', assessment/toplevel.cpp:236) ('parent', assessment/toplevel.cpp:188) [529]  (0 ns)
	'sub' operation ('sub_ln188', assessment/toplevel.cpp:188) [545]  (2.08 ns)
	'sub' operation ('sub_ln188_1', assessment/toplevel.cpp:188) [547]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:188) [549]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_10', assessment/toplevel.cpp:189) [569]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:189) on array 'open_set_heap_f_score' [572]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 133.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 136.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 136.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dump_os_to_dbg_list'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 137.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 141.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 153.439 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.57 seconds; current allocated memory: 163.829 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:96
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:109
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:115
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:123
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:129:130
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:99
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:105
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:126
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:133
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:137:142
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:100
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:107
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:116
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:121
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:135
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:145:143
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:90
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:119
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:202:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:92
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:113
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:207:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:94
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:228:102
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:228:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:62
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:80
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:98
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:252:110
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:252:122
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:290:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:84
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:101
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:118
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:290:129
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:55
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:302:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:317:70
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:326:67
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:331:57
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:336:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:347:66
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:83
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:347:88
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:56
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint16_t' (aka 'unsigned short'): assessment/toplevel.cpp:408:68
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:124
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:127
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:131
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:156
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:409:192
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:412:38
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint32_t' (aka 'unsigned int'): assessment/toplevel.cpp:412:52
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'uint8_t' (aka 'unsigned char'): assessment/toplevel.cpp:418:43
WARNING: [HLS 207-4855] format specifies type 'unsigned long' but the argument has type 'int': assessment/toplevel.cpp:418:46
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.72 seconds; current allocated memory: 78.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:81:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:159:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:211:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:181:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:236:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:108:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:257:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:277:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:352:13)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:279:5)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:288:26)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:300:13)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:9)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:330:17)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:335:17)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:344:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:226:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:246:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:249:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:394:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:395:42)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:419:38)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:391:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:391:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.55 seconds; current allocated memory: 82.235 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 82.237 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 87.760 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 88.056 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:370) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (assessment/toplevel.cpp:96) in function 'dump_os_to_dbg_list' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_CLEAR_LOOP' (assessment/toplevel.cpp:386) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:391) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:402) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DBG_LIST_WRITE_LOOP' (assessment/toplevel.cpp:430) in function 'toplevel' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 111.240 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:313:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3000 on port 'MAXI' (assessment/toplevel.cpp:431:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:387:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:392:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:404:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:405:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:419:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:95:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:97:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:98:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:99:32)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:226:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:229:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:230:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:231:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:232:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:249:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:253:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:254:31)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:88:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:89:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:90:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:91:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:146:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:139:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:140:36)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:291:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:292:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:293:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:294:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:301:36)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:71:26)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:318:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:327:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:332:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:337:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:348:42)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:162:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:163:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:164:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:165:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:166:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:176:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:177:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:178:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:179:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:180:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:194:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:195:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:196:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:197:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:198:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:208:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:209:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dbg_list' (assessment/toplevel.cpp:210:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 130.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dbg_list_addr_4_write_ln99', assessment/toplevel.cpp:99) of variable 'zext_ln99', assessment/toplevel.cpp:99 on array 'dbg_list' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dbg_list'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 131.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 131.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln192', assessment/toplevel.cpp:192)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln236', assessment/toplevel.cpp:236) ('parent', assessment/toplevel.cpp:188) [529]  (0 ns)
	'sub' operation ('sub_ln188', assessment/toplevel.cpp:188) [545]  (2.08 ns)
	'sub' operation ('sub_ln188_1', assessment/toplevel.cpp:188) [547]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:188) [549]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_f_score_addr_10', assessment/toplevel.cpp:189) [569]  (0 ns)
	'load' operation ('open_set_heap_f_score_load_7', assessment/toplevel.cpp:189) on array 'open_set_heap_f_score' [572]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 133.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 136.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_CLEAR_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'DBG_LIST_CLEAR_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'COPY_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'WAYPOINT_EXTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WAYPOINT_EXTRACT_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'DBG_LIST_WRITE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DBG_LIST_WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 136.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 137.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dump_os_to_dbg_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dump_os_to_dbg_list'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 137.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'a_star_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 141.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toplevel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/MAXI' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'toplevel/code' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'toplevel' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'error_flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'open_set_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dbg_list_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'world_size' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'code' and 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'toplevel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 153.329 MB.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_closed_set_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_a_star_len_open_set_heap_f_score_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_dbg_list_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_local_ram_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'toplevel_waypoints_x_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.54 seconds; current allocated memory: 163.728 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for toplevel.
INFO: [VLOG 209-307] Generating Verilog RTL for toplevel.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.322 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.45 seconds; current allocated memory: 77.479 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.81 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.81 seconds; current allocated memory: 80.514 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.515 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.505 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 108.369 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 123.511 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1120]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1136]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1138]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1146]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1149]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.8 seconds. Elapsed time: 0.74 seconds; current allocated memory: 77.490 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.78 seconds; current allocated memory: 80.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 85.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.595 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 108.458 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 123.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1120]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1136]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1138]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1146]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1149]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.03 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 85.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 84.585 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 108.454 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 123.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1118]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1132]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1136]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1144]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1147]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.46 seconds; current allocated memory: 77.489 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.9 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 84.584 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 108.449 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 123.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('parent') with incoming values : ('zext_ln243', assessment/toplevel.cpp:243) ('parent', assessment/toplevel.cpp:195) [1118]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1132]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1134]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1136]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1144]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1147]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name toplevel toplevel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 76.391 MB.
INFO: [HLS 200-10] Analyzing design file 'assessment/toplevel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.49 seconds; current allocated memory: 77.490 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:9)
INFO: [HLS 214-131] Inlining function 'abs_sub(unsigned short, unsigned short)' into 'heuristic(Coord, Coord)' (assessment/toplevel.cpp:88:35)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:218:3)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:206:5)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_up(unsigned short)' (assessment/toplevel.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'os_sift_up(unsigned short)' into 'os_heap_push(ASNode)' (assessment/toplevel.cpp:243:9)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:115:2)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:151:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:143:4)
INFO: [HLS 214-131] Inlining function 'copy_as_node(ASNode*, ASNode*)' into 'os_sift_down(unsigned short)' (assessment/toplevel.cpp:134:5)
INFO: [HLS 214-131] Inlining function 'os_sift_down(unsigned short)' into 'os_heap_pop()' (assessment/toplevel.cpp:264:6)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:284:24)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:359:13)
INFO: [HLS 214-131] Inlining function 'heuristic(Coord, Coord)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:351:34)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:342:17)
INFO: [HLS 214-131] Inlining function 'get_world_bit(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:337:17)
INFO: [HLS 214-131] Inlining function 'set_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:314:9)
INFO: [HLS 214-131] Inlining function 'is_closed(unsigned short, unsigned short)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:307:13)
INFO: [HLS 214-131] Inlining function 'os_heap_pop()' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:295:26)
INFO: [HLS 214-131] Inlining function 'os_heap_push(ASNode)' into 'a_star_len(Coord, Coord)' (assessment/toplevel.cpp:286:5)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:233:34)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:253:20)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:256:22)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:404:29)
WARNING: [HLS 214-167] The program may have out of bound array access (assessment/toplevel.cpp:405:42)
INFO: [HLS 214-115] Multiple burst reads of length 7831 and bit width 32 in loop 'COPY_LOOP'(assessment/toplevel.cpp:401:16) has been inferred on port 'MAXI' (assessment/toplevel.cpp:401:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ASNodes' into 'a_star_len(Coord, Coord)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.92 seconds; current allocated memory: 80.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 80.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 85.243 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 84.580 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'code' (assessment/toplevel.cpp:377) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COPY_LOOP' (assessment/toplevel.cpp:401) in function 'toplevel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WAYPOINT_EXTRACT_LOOP' (assessment/toplevel.cpp:412) in function 'toplevel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AS_SEARCH_LOOP' (assessment/toplevel.cpp:253) in function 'a_star_len' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SIFT_DOWN_LOOP' (assessment/toplevel.cpp:123) in function 'a_star_len' completely with a factor of 16.
INFO: [XFORM 203-102] Automatically partitioning small array 'dy' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dx' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dy' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dx' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (assessment/toplevel.cpp:98:7) to (assessment/toplevel.cpp:132:23) in function 'a_star_len'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 108.453 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPLORE_NEIGHBORS_LOOP' (assessment/toplevel.cpp:320:46) in function 'a_star_len' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'AS_SEARCH_LOOP' in function 'a_star_len' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_ram' (assessment/toplevel.cpp:402:19)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.x' (assessment/toplevel.cpp:414:24)
INFO: [HLS 200-472] Inferring partial write operation for 'waypoints.y' (assessment/toplevel.cpp:415:24)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' 
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:233:34)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:256:22)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.f_score' (assessment/toplevel.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.g_score' (assessment/toplevel.cpp:96:13)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.x' (assessment/toplevel.cpp:97:7)
INFO: [HLS 200-472] Inferring partial write operation for 'open_set_heap.y' (assessment/toplevel.cpp:98:7)
INFO: [HLS 200-472] Inferring partial write operation for 'closed_set' (assessment/toplevel.cpp:78:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 123.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'toplevel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'a_star_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'AS_SEARCH_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln304', assessment/toplevel.cpp:304)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln307', assessment/toplevel.cpp:307)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_34_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_20', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_46_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_28', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_52_write_ln95', assessment/toplevel.cpp:95) of variable 'open_set_heap_f_score_load_32', assessment/toplevel.cpp:129 on array 'open_set_heap_f_score' and 'load' operation ('node', assessment/toplevel.cpp:256) on array 'open_set_heap_f_score'.
WARNING: [HLS 200-880] The II Violation in module 'a_star_len' (loop 'AS_SEARCH_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('open_set_heap_f_score_addr_5_write_ln95', assessment/toplevel.cpp:95) of variable 'node', assessment/toplevel.cpp:256 on array 'open_set_heap_f_score' and 'load' operation ('open_set_heap_f_score_load_1', assessment/toplevel.cpp:129) on array 'open_set_heap_f_score'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'AS_SEARCH_LOOP'
INFO: [SCHED 204-61] Pipelining loop 'SIFT_UP_LOOP'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln199', assessment/toplevel.cpp:199)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SIFT_UP_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.213ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'a_star_len' consists of the following:	'phi' operation ('previous') with incoming values : ('idx', assessment/toplevel.cpp:234) ('parent', assessment/toplevel.cpp:195) [1117]  (0 ns)
	'sub' operation ('sub_ln195', assessment/toplevel.cpp:195) [1131]  (2.08 ns)
	'sub' operation ('sub_ln195_1', assessment/toplevel.cpp:195) [1133]  (2.08 ns)
	'select' operation ('parent', assessment/toplevel.cpp:195) [1135]  (0.805 ns)
	'getelementptr' operation ('open_set_heap_x_addr_8', assessment/toplevel.cpp:196) [1143]  (0 ns)
	'load' operation ('open_set_heap_x_load_35', assessment/toplevel.cpp:196) on array 'open_set_heap_x' [1146]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
