verilog work "src/rtl/seq_add.v"
verilog work "seq_mult.v"
verilog work "src/rtl/seq_alu.v"
