$date
        2017-Nov-29 10:41:43
$end
$version
        Vivado v2017.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 11 " ddr3_block_inst/wr_ddr3_data_sel/fifo_ddr3_sgl_A_w [10:0] $end
$var reg 6 - ddr3_block_inst/wr_ddr3_data_sel/state_a_w [5:0] $end
$var reg 1 3 ddr3_block_inst/wr_ddr3_data_sel/ch_A_ok_w $end
$var reg 1 4 ddr3_block_inst/wr_ddr3_data_sel/type_A0_ok_w $end
$var reg 1 5 ddr3_block_inst/wr_ddr3_data_sel/type_A1_ok_w $end
$var reg 1 6 _TRIGGER $end
$var reg 1 7 _WINDOW $end
$var reg 1 8 _GAP $end
$upscope $end
$enddefinitions $end
