# CA-Final-Project
Single Cycle RISC-V CPU implementation
