#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 21:46:16 2017
# Process ID: 15164
# Current directory: /home/eric/Documents/Vivado/final/final.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/eric/Documents/Vivado/final/final.runs/synth_1/main.vds
# Journal file: /home/eric/Documents/Vivado/final/final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15289 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.629 ; gain = 55.996 ; free physical = 10302 ; free virtual = 29408
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-638] synthesizing module 'state_machine' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/state_machine.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/state_machine.v:44]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/state_machine.v:26]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:29]
INFO: [Synth 8-256] done synthesizing module 'decode' (2#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-638] synthesizing module 'mic_in' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:22]
	Parameter max_clk_cnt bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mic_in' (3#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:22]
INFO: [Synth 8-638] synthesizing module 'mem_counter' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mem_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'mem_counter' (4#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mem_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/eric/Documents/Vivado/final/final.runs/synth_1/.Xil/Vivado-15164-eric-ThinkPad-T440p/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [/home/eric/Documents/Vivado/final/final.runs/synth_1/.Xil/Vivado-15164-eric-ThinkPad-T440p/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'PWM_gen' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/pwm_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'PWM_gen' (6#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/pwm_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'main' (7#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/main.v:22]
WARNING: [Synth 8-3917] design main has port AUD_SD driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.129 ; gain = 97.496 ; free physical = 10312 ; free virtual = 29419
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.129 ; gain = 97.496 ; free physical = 10312 ; free virtual = 29419
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eric/Documents/Vivado/final/final.runs/synth_1/.Xil/Vivado-15164-eric-ThinkPad-T440p/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mem'
Finished Parsing XDC File [/home/eric/Documents/Vivado/final/final.runs/synth_1/.Xil/Vivado-15164-eric-ThinkPad-T440p/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mem'
Parsing XDC File [/home/eric/Documents/Vivado/final/final.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/eric/Documents/Vivado/final/final.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eric/Documents/Vivado/final/final.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.090 ; gain = 0.000 ; free physical = 9962 ; free virtual = 29069
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10134 ; free virtual = 29241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10134 ; free virtual = 29241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10136 ; free virtual = 29243
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mic_en_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:33]
INFO: [Synth 8-5544] ROM "nCS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element shiftCounter_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:84]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mem_counter.v:37]
WARNING: [Synth 8-6014] Unused sequential element PWM_ramp_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/pwm_gen.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'counter_en_reg' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'local_rst_reg' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'load_en_reg' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/decode.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10127 ; free virtual = 29234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module mic_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mem_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PWM_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'SPI_R/DATA_reg' and it is trimmed from '16' to '13' bits. [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'SPI_R/temp_reg' and it is trimmed from '16' to '15' bits. [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:83]
INFO: [Synth 8-5545] ROM "SPI_R/clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SPI_R/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element SPI_R/shiftCounter_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mic_in.v:84]
WARNING: [Synth 8-6014] Unused sequential element mem_c/cnt_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/mem_counter.v:37]
WARNING: [Synth 8-6014] Unused sequential element pg_test/PWM_ramp_reg was removed.  [/home/eric/Documents/Vivado/final/final.srcs/sources_1/new/pwm_gen.v:33]
WARNING: [Synth 8-3917] design main has port AUD_SD driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_R/current_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (SPI_R/current_state_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (SPI_R/temp_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (SPI_R/temp_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (SPI_R/DATA_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10116 ; free virtual = 29224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9992 ; free virtual = 29099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9990 ; free virtual = 29097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |    15|
|4     |LUT1          |    52|
|5     |LUT2          |    14|
|6     |LUT3          |     4|
|7     |LUT4          |    19|
|8     |LUT5          |    38|
|9     |LUT6          |     8|
|10    |FDCE          |    35|
|11    |FDPE          |     1|
|12    |FDRE          |    73|
|13    |LD            |     3|
|14    |IBUF          |     6|
|15    |OBUF          |    20|
+------+--------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   302|
|2     |  SPI_R   |mic_in        |   157|
|3     |  dcd     |decode        |     4|
|4     |  mem_c   |mem_counter   |    43|
|5     |  pg_test |PWM_gen       |    51|
|6     |  sm      |state_machine |     7|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 9989 ; free virtual = 29097
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1588.090 ; gain = 97.496 ; free physical = 10041 ; free virtual = 29148
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 489.457 ; free physical = 10041 ; free virtual = 29148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

36 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1588.090 ; gain = 502.043 ; free physical = 10011 ; free virtual = 29118
INFO: [Common 17-1381] The checkpoint '/home/eric/Documents/Vivado/final/final.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1612.102 ; gain = 0.000 ; free physical = 10011 ; free virtual = 29118
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 21:46:40 2017...
