Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Nov 28 12:37:45 2016
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/scorpiomwA/fir_00251_proc_scorpiomwA_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_scorpiomwA
| Device       : xc7k160t
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_scorpiomwA                             |                                                                         (top) |      75727 |      68854 |    2892 | 3981 | 131233 |    209 |     91 |          108 |
|   (fir_00251_proc_scorpiomwA)                         |                                                                         (top) |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                                            fir_00251_proc_acq |      69620 |      62850 |    2804 | 3966 | 120849 |    200 |     82 |           94 |
|     AEC_GEN                                           |                                                                           AEC |        313 |        313 |       0 |    0 |   1636 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         32 |         32 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         29 |         29 |       0 |    0 |     77 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_442 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_444 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_441 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_443 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_440 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                        double_sync_vector__parameterized6_157 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                        double_sync_vector__parameterized2_158 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                        double_sync_vector__parameterized6_159 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                        double_sync_vector__parameterized0_160 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                               double_sync__parameterized0_161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                       double_sync_vector__parameterized10_162 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                        double_sync_vector__parameterized6_163 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                        double_sync_vector__parameterized6_164 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                        double_sync_vector__parameterized2_165 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                        double_sync_vector__parameterized2_166 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                               double_sync__parameterized0_167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    266 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         75 |         75 |       0 |    0 |    264 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                sync_reset_156 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |         10 |         10 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                               sync_resetn_168 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      30554 |      27051 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      30554 |      27051 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        494 |        494 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      30077 |      26574 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3270 |       2974 |     120 |  176 |   7348 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14287 |      12239 |    1452 |  596 |  13482 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7530 |       6477 |     796 |  257 |   7600 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         25 |         25 |       0 |    0 |     54 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_1 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1222 |       1222 |       0 |    0 |    429 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        387 |        370 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        262 |        262 |       0 |    0 |    233 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_2 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_3 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_4 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_5 |        330 |        319 |       0 |   11 |    303 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_6 |        329 |        318 |       0 |   11 |    303 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_7 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        114 |        114 |       0 |    0 |    219 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     35 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        345 |        345 |       0 |    0 |    438 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       1748 |       1748 |       0 |    0 |   3251 |      4 |      0 |           13 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         42 |         42 |       0 |    0 |   1005 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         29 |         29 |       0 |    0 |    371 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_499 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_500 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_481 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_482 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_484 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_486 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_489 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_490 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_491 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_492 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_493 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_494 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_495 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_496 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_497 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_498 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_483 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_485 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_487 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_488 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        883 |        883 |       0 |    0 |    829 |      0 |      0 |           13 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        772 |        772 |       0 |    0 |    823 |      0 |      0 |           13 |
|         WL_sync                                       |                                               double_sync__parameterized0_480 |        107 |        107 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                                sync_reset_479 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset_n                             |                                                               sync_resetn_478 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_477 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |         49 |         49 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                         |                                                            axil32_to_native96 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_476 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_271 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_270 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_469 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_469 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_472 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_470 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_470 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_471 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_467 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_467 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_474 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_468 |         83 |         83 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_468 |         81 |         81 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_473 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_465 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_465 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_475 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_273 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                axis16_merge_axis32__xdcDup__1 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U21)                                         |                                                axis16_merge_axis32__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_267 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_267 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_272 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                       fpa_trig_controller_274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_458 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_458 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_461 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_459 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_459 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_460 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_456 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_456 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_463 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_457 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_457 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_462 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_455 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_455 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_464 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_447 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_449 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_449 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_452 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_448 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_448 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_453 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_450 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_450 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_451 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_446 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_446 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_454 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         (U8)                                          |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_445 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        418 |        418 |       0 |    0 |    649 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         55 |         55 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_210 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_211 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                                    usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                            |                                                  usart_mmcmusart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                usart_mmcm_rst__parameterized0 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                          |                                                usart_mmcm_rst__parameterized0 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_209 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                          |                                                                 USART_TO_AXIS |         47 |         47 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_208 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U4)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        111 |        111 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                          |                                                                 AXIS_TO_USART |        107 |        107 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_207 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U7)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1649 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1650 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                          |                                                                      USART_RX |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_206 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         37 |         37 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          8 |          8 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_197 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_198 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_200 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_202 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized0_199 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                        double_sync_vector__parameterized0_201 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                        double_sync_vector__parameterized4_203 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                gh_stretch__parameterized0_204 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                gh_stretch__parameterized0_205 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      25158 |      22483 |       0 | 2675 |  63219 |    126 |     32 |           73 |
|       CONFIG                                          |                                                                  calib_config |        168 |        168 |       0 |    0 |   3582 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        157 |        157 |       0 |    0 |   3568 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_391 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_393 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        806 |        806 |       0 |    0 |   1852 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        634 |        634 |       0 |    0 |   1850 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_414 |        172 |        172 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_413 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |       1001 |        828 |       0 |  173 |   2683 |      3 |      3 |            6 |
|         U1                                            |                                                     fp32_axis_mult__xdcDup__1 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U1)                                        |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__1 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_389 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U2                                            |                                                     fp32_axis_mult__xdcDup__2 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U2)                                        |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2002 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                     fp32_axis_mult__xdcDup__3 |        197 |        148 |       0 |   49 |    559 |      0 |      0 |            2 |
|           (U3)                                        |                                                     fp32_axis_mult__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2007 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         32 |         32 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                                t_axi4_stream32_sfifo_d64_HD20 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_385 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_385 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_388 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized2__xdcDup__1 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_386 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2300 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U7                                            |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        236 |        210 |       0 |   26 |    429 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        236 |        210 |       0 |   26 |    429 |      0 |      0 |            0 |
|       U12                                             |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         (U12)                                         |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1855 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1856 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1859 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1860 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U15                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         35 |         35 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U15)                                         |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U16                                             |                                   param_fifo_block__parameterized2__xdcDup__2 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|         U1                                            |                                                          native_to_axis32_411 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_411 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_412 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1510 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD2321 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD2322 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_410 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        126 |        126 |       0 |    0 |    207 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        120 |        120 |       0 |    0 |    205 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_408 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       3840 |       3340 |       0 |  500 |   9470 |     10 |      7 |           14 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U10)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD449 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U11                                           |                                   param_fifo_block__parameterized0__xdcDup__2 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_383 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2342 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U12                                           |                                   param_fifo_block__parameterized0__xdcDup__3 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_381 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2363 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U13                                           |                                   param_fifo_block__parameterized2__xdcDup__3 |         76 |         76 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_379 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2384 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U14                                           |                                                      fp32_axis_add__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U14)                                       |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1863 |        181 |        154 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        234 |        207 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1867 |        233 |        206 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                                      fp32_axis_add__xdcDup__2 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U18)                                       |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2103 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U19                                           |                                                     fp32_axis_mult__xdcDup__4 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2012 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U2                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U2)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD470 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U22                                           |                                                     fp32_axis_mult__xdcDup__5 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2017 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U24                                           |                                                     fp32_axis_mult__xdcDup__6 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2022 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U25                                           |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U25)                                       |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1871 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__1 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                                                     fp32_axis_mult__xdcDup__7 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U4)                                        |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2027 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U5                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U5)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD491 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized0__xdcDup__4 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_377 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2405 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U7                                            |                                   param_fifo_block__parameterized2__xdcDup__4 |         74 |         74 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_375 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         46 |         46 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2426 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U8                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U8)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD512 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U9                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD533 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_430 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__1 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__1 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        254 |        245 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_429 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_418 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_418 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_425 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_419 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_419 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_424 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_420 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_420 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_423 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_421 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_421 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_422 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_416 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_416 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_428 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_417 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_417 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_427 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_426 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_501 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1938 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1939 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         46 |         46 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         44 |         44 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_415 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__2 |        279 |        271 |       0 |    8 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__2 |        279 |        271 |       0 |    8 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1820 |        254 |        246 |       0 |    8 |    435 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       8109 |       7150 |       0 |  959 |  19212 |     49 |      7 |           28 |
|         POW2_B_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__5 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_369 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2447 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         POW2_M_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__6 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_371 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2468 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         RANGE_OFF                                     |                                   param_fifo_block__parameterized2__xdcDup__5 |         77 |         77 |       0 |    0 |    226 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_367 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2489 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__2 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1777 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U10                                           |                                                     fp32_axis_mult__xdcDup__8 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2032 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U11                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U11)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD554 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U12                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U12)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD575 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U13                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U13)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD596 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__7 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_365 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2510 |         26 |         26 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3491 |       3152 |       0 |  339 |   7962 |     35 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        162 |        162 |       0 |    0 |    324 |     15 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3329 |       2990 |       0 |  339 |   7638 |     20 |      0 |           10 |
|         U16                                           |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1953 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1887 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1891 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                      fp32_axis_add__xdcDup__4 |        336 |        291 |       0 |   45 |    634 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2111 |        336 |        291 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U23                                           |                                                    fp32_axis_mult__xdcDup__11 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2047 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U26                                           |                                                    fp32_axis_mult__xdcDup__12 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2052 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U27                                           |                                                    fp32_axis_mult__xdcDup__13 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2057 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__2 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2182 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD785 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1956 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__5 |        336 |        292 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1789 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                      fp32_axis_add__xdcDup__5 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U7)                                        |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2115 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U8                                            |                                                    fp32_axis_mult__xdcDup__14 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U8)                                        |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2062 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U9                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD806 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD827 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         data_fifo                                     |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|           (data_fifo)                                 |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1895 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                   param_fifo_block__parameterized0__xdcDup__8 |         57 |         57 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_373 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2531 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         range_fixtofp32                               |                                               axis_fi32tofp32__parameterized8 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1899 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_304 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_304 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_305 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2680 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2681 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         27 |         27 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2701 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2702 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         15 |         15 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          8 |          8 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_435 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                    fp32_axis_mult__xdcDup__15 |        196 |        147 |       0 |   49 |    562 |      0 |      0 |            2 |
|         (U34)                                         |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD2067 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD2068 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_434 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_433 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         57 |         57 |       0 |    0 |     75 |      0 |      1 |            0 |
|         (U37)                                         |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_432 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_431 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       6060 |       5368 |       0 |  692 |  14157 |     57 |      4 |           20 |
|         U1                                            |                                   param_fifo_block__parameterized0__xdcDup__9 |         59 |         59 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_310 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2552 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U10                                           |                                              param_fifo_block__parameterized2 |         75 |         75 |       0 |    0 |    226 |      1 |      2 |            0 |
|           (U10)                                       |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_337 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         47 |         47 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2573 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U11                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U11)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD230 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U13                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (U13)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD251 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|         U14                                           |                                  param_fifo_block__parameterized0__xdcDup__10 |         58 |         58 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_335 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2594 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       3556 |       3217 |       0 |  339 |   7976 |     50 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        225 |        225 |       0 |    0 |    333 |     30 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3331 |       2992 |       0 |  339 |   7643 |     20 |      0 |           10 |
|         U16                                           |                                                    axis32_fanout2__xdcDup__13 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1971 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1915 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                               axis_fi32tofp32__parameterized2 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                               axis_fi32tofp32__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1919 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1316 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1316 |      0 |      0 |            0 |
|         U3                                            |                                                    fp32_axis_mult__xdcDup__18 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2082 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1016 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1974 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__8 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1801 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                    fp32_axis_mult__xdcDup__19 |        199 |        150 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U7)                                        |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2087 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        339 |        294 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2123 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                                fp32_axis_mult |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2092 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |         32 |         32 |       0 |    0 |     98 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD314 |         31 |         31 |       0 |    0 |     98 |      1 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_409 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        147 |        147 |       0 |    0 |    240 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        110 |        110 |       0 |    0 |    238 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_406 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        130 |        130 |       0 |    0 |    211 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         35 |         35 |       0 |    0 |     82 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         31 |         31 |       0 |    0 |     46 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_503 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_505 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_502 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_504 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                           t_axi4_stream8_fifo__parameterized0 |         57 |         57 |       0 |    0 |     74 |      0 |      1 |            0 |
|           (U39)                                       |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD2154 |         52 |         52 |       0 |    0 |     74 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_400 |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_400 |         26 |         26 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_399 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_399 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_405 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         74 |         74 |       0 |    0 |    142 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         33 |         33 |       0 |    0 |     66 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_509 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_507 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_508 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_510 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_506 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                               axis_fp32tofi32__parameterized0 |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                          axis_fp32tofi32round |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                          axis_fp32tofi32round |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1835 |        252 |        243 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |         57 |         57 |       0 |    0 |    210 |      1 |      1 |            0 |
|         blk_param_fifo0                               |                                  param_fifo_block__parameterized0__xdcDup__11 |         57 |         57 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_397 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2615 |         26 |         26 |       0 |    0 |     75 |      0 |      1 |            0 |
|       U47                                             |                                                          axil32_to_native_303 |         73 |         73 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U47)                                         |                                                          axil32_to_native_303 |          1 |          1 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_396 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_395 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|         (U49)                                         |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD356 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD357 |         30 |         30 |       0 |    0 |     98 |      1 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1402 |       1269 |       0 |  133 |   3573 |      3 |      2 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         66 |         66 |       0 |    0 |    218 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_308 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized0__xdcDup__14 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2636 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |         60 |         60 |       0 |    0 |    210 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_306 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__19 |         32 |         32 |       0 |    0 |     98 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2657 |         27 |         27 |       0 |    0 |     75 |      0 |      1 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         29 |         29 |       0 |    0 |     90 |      1 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1484 |         27 |         27 |       0 |    0 |     90 |      1 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        335 |        291 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1805 |        335 |        291 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                   fp32_axis_divide__xdcDup__3 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U9)                                        |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2186 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_302 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1977 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1978 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1980 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1981 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD2190 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD2191 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD398 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD399 |         29 |         29 |       0 |    0 |     98 |      1 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        275 |        275 |       0 |    0 |    305 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_436 |         38 |         38 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                          |                                                          axil32_to_native_436 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_439 |         38 |         38 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        199 |        199 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        195 |        195 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_438 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         29 |         29 |       0 |    0 |     75 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_437 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        198 |        198 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         81 |         81 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         76 |         76 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_212 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        149 |        149 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |        141 |        141 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_213 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         92 |         92 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         44 |         44 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                               |                                                      PWM_CTRL__parameterized0 |          4 |          4 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_196 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                    gh_PWM__parameterized0_194 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                    gh_PWM__parameterized0_195 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        326 |        326 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_276 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        174 |        174 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        169 |        169 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_277 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        552 |        551 |       0 |    1 |    499 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        226 |        225 |       0 |    1 |    220 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        213 |        212 |       0 |    1 |    220 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        213 |        212 |       0 |    1 |    220 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         42 |         42 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        241 |        241 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        316 |        316 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        154 |        154 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        149 |        149 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_188 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        162 |        162 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |        157 |        157 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_187 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1361 |       1361 |       0 |    0 |   3071 |      5 |     22 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |         86 |         86 |       0 |    0 |    282 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |         46 |         46 |       0 |    0 |    216 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_280 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_301 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_300 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_281 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_299 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_298 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_282 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_297 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_296 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_283 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_295 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_294 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_284 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_293 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_292 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_285 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_291 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_290 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_286 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_289 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_288 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_287 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U19)                                         |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1679 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1680 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                            t_axi4_stream32_sfifo_d2048_HD1080 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                          |        t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD1081 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U20                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        103 |        103 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U20)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |         96 |         96 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |         96 |         96 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U22                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        105 |        105 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U22)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2728 |         98 |         98 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2729 |         98 |         98 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U24                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        104 |        104 |       0 |    0 |    294 |      0 |      3 |            0 |
|         (U24)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2800 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2801 |         99 |         99 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U26                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |        102 |        102 |       0 |    0 |    294 |      0 |      3 |            0 |
|         (U26)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2872 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2873 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U3                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        101 |        101 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U3)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2944 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2945 |         97 |         97 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        358 |        358 |       0 |    0 |    316 |      0 |      1 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        286 |        286 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_279 |         49 |         49 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         23 |         23 |       0 |    0 |     46 |      0 |      1 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     46 |      0 |      1 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         85 |         85 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         83 |         83 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_278 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |        100 |        100 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U6)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3016 |         95 |         95 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3017 |         95 |         95 |       0 |    0 |    294 |      0 |      3 |            0 |
|       U7                                              |                                          t_axi4_lite32_w_fifo__parameterized0 |        103 |        103 |       0 |    0 |    295 |      0 |      3 |            0 |
|         (U7)                                          |                                          t_axi4_lite32_w_fifo__parameterized0 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3088 |         96 |         96 |       0 |    0 |    294 |      0 |      3 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3089 |         96 |         96 |       0 |    0 |    294 |      0 |      3 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        173 |        173 |       0 |    0 |    406 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         16 |         16 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         14 |         14 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_226 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_227 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        440 |        439 |       0 |    1 |    668 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                                 ad747x_driver__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                                 ad747x_driver__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_183 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_182 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_180 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_179 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_184 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         39 |         38 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         32 |         31 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_185 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_178 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                sync_reset_177 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_176 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_175 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_174 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        142 |        142 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        121 |        121 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_173 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_172 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               double_sync__parameterized0_171 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         11 |         11 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_169 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4677 |       4115 |     408 |  154 |   9620 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3374 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3375 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3260 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3261 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2863 |       2711 |       0 |  152 |   5030 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |        135 |        135 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          6 |          6 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_223 |         23 |         23 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_220 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_219 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                                               sync_resetn_222 |         99 |         99 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                               double_sync__parameterized0_215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                               double_sync__parameterized0_216 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                               double_sync__parameterized0_217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_218 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        896 |        846 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        896 |        846 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3430 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3431 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD3316 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3317 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        528 |        528 |       0 |    0 |    722 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        107 |        107 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         97 |         97 |       0 |    0 |     52 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_264 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_263 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        125 |        125 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        120 |        120 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_262 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        279 |        279 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        275 |        275 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_261 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         73 |         73 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                          |                                                              axil32_to_native |          1 |          1 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_260 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                               sync_resetn_214 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                      trig_gen__parameterized0 |       1988 |       1988 |       0 |    0 |   1847 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        546 |        546 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        499 |        499 |       0 |    0 |    506 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_241 |         47 |         47 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        294 |        294 |       0 |    0 |    331 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        251 |        251 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_240 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_239 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        157 |        157 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        154 |        154 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_236 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_237 |         58 |         58 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                          |                                                               gh_edge_det_232 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_233 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_234 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_235 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                          trig_conditioner_229 |        101 |        101 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U5)                                          |                                                          trig_conditioner_229 |         64 |         64 |       0 |    0 |     79 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_230 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         44 |         44 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         40 |         40 |       0 |    0 |     50 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_259 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                          |                                                               trig_period_8ch |        926 |        926 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                      |                                                               trig_period_8ch |          0 |          0 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                               period_duration |        683 |        683 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                        |                                                               period_duration |        649 |        649 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_256 |         34 |         34 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                                  min_max_ctrl |         40 |         40 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                       |                                                                  min_max_ctrl |         40 |         40 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                           |                                                              min_max_ctrl_242 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                       |                                                              min_max_ctrl_242 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                                sync_reset_243 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                              min_max_ctrl_244 |         40 |         40 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                        |                                                              min_max_ctrl_244 |         40 |         40 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                              min_max_ctrl_245 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                        |                                                              min_max_ctrl_245 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                              min_max_ctrl_246 |         48 |         48 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                        |                                                              min_max_ctrl_246 |         48 |         48 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                              min_max_ctrl_247 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                        |                                                              min_max_ctrl_247 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                              min_max_ctrl_248 |         48 |         48 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                        |                                                              min_max_ctrl_248 |         48 |         48 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                                              min_max_ctrl_249 |         16 |         16 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                        |                                                              min_max_ctrl_249 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                         |                                                                sync_reset_250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                axis16_merge_axis32__xdcDup__2 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3162 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3162 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3163 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3163 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3164 |         39 |         39 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U19                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1709 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1710 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1711 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U4                                                |                                          t_axi4_stream32_fifo__parameterized2 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1739 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1740 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1741 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U7                                                |                                                               adc_readout_top |        368 |        340 |      12 |   16 |    568 |      0 |      0 |            1 |
|       U1                                              |                                                           adc_readout_mb_intf |        108 |        108 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U1)                                          |                                                           adc_readout_mb_intf |        102 |        102 |       0 |    0 |    146 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_190 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                |                                               double_sync__parameterized0_189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                   adc_readout |        242 |        214 |      12 |   16 |    367 |      0 |      0 |            1 |
|         (U2)                                          |                                                                   adc_readout |        208 |        192 |       0 |   16 |    339 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_192 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                            |                                                                   gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                 |                                                 data_cdc_sync__parameterized0 |         26 |         14 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                        |                                              gh_fifo_async_sr__parameterized0 |         26 |         14 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                    |                                               double_sync__parameterized0_193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 ad747x_driver__parameterized2 |         18 |         18 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                 ad747x_driver__parameterized2 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_191 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                           axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3165 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3165 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3166 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3166 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3167 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                  |                                                    adc_data_deserializer_8chn |        469 |        469 |       0 |    0 |    514 |      2 |      0 |            0 |
|     (U1)                                              |                                                    adc_data_deserializer_8chn |         52 |         52 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                               |                                              adc_receiver_1ch__parameterized0 |        118 |        118 |       0 |    0 |    118 |      0 |      0 |            0 |
|       (CH0)                                           |                                              adc_receiver_1ch__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                             idelay_wrapper__parameterized0_23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                            reset_extension__parameterized0_12 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                    adc_iserdes_wrapper_rtl_14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                            reset_extension__parameterized2_16 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U20                                             |                                                    adc_iserdes_wrapper_rtl_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                    adc_iserdes_wrapper_rtl_15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                    adc_iserdes_wrapper_rtl_17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                    adc_iserdes_wrapper_rtl_20 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                          delay_calibration__parameterized0_22 |         97 |         97 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                          delay_calibration__parameterized0_22 |         47 |         47 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                 sync_reset_24 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                             adc_rcv_clk_7x__parameterized0_21 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                             idelay_wrapper__parameterized2_10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                             idelay_wrapper__parameterized2_19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                             idelay_wrapper__parameterized2_11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                             idelay_wrapper__parameterized2_18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0_sync                                          |                                                      adc_data_sync__xdcDup__1 |         87 |         87 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH0_sync)                                      |                                                      adc_data_sync__xdcDup__1 |         57 |         57 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                                  afifo_w57d16 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                              afifo_w57d16fifo_generator_v11_0__parameterized0 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                        afifo_w57d16fifo_generator_v11_0_synth |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                                double_sync_26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH0_test                                          |                                      test_pattern_validator__parameterized0_1 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH0_test)                                      |                                      test_pattern_validator__parameterized0_1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                    sync_reset |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1                                               |                                            adc_receiver_1ch__parameterized0_0 |        121 |        121 |       0 |    0 |    118 |      0 |      0 |            0 |
|       (CH1)                                           |                                            adc_receiver_1ch__parameterized0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                               reset_extension__parameterized0 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                     adc_iserdes_wrapper_rtl_3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                               reset_extension__parameterized2 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U20                                             |                                                       adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                     adc_iserdes_wrapper_rtl_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                     adc_iserdes_wrapper_rtl_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                     adc_iserdes_wrapper_rtl_8 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                             delay_calibration__parameterized0 |        100 |        100 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                             delay_calibration__parameterized0 |         50 |         50 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                  sync_reset_9 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                                adc_rcv_clk_7x__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                                idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                              idelay_wrapper__parameterized2_7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                              idelay_wrapper__parameterized2_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                              idelay_wrapper__parameterized2_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1_sync                                          |                                                                 adc_data_sync |         87 |         87 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH1_sync)                                      |                                                                 adc_data_sync |         57 |         57 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                           afifo_w57d16_HD3487 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                       afifo_w57d16fifo_generator_v11_0__parameterized0_HD3488 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                 afifo_w57d16fifo_generator_v11_0_synth_HD3489 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                                   double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1_test                                          |                                        test_pattern_validator__parameterized0 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH1_test)                                      |                                        test_pattern_validator__parameterized0 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                 sync_reset_25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|   U3                                                  |                                                               scorpiomwA_intf |       5668 |       5565 |      88 |   15 |   9870 |      7 |      9 |           14 |
|     (U3)                                              |                                                               scorpiomwA_intf |          1 |          1 |       0 |    0 |     71 |      0 |      0 |            0 |
|     U1                                                |                                                           fpa_trig_controller |         68 |         68 |       0 |    0 |     53 |      0 |      0 |            0 |
|       (U1)                                            |                                                           fpa_trig_controller |         62 |         62 |       0 |    0 |     51 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_104 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                          scorpiomwA_digio_map |         84 |         84 |       0 |    0 |    132 |      0 |      0 |            0 |
|       (U19)                                           |                                                          scorpiomwA_digio_map |         83 |         83 |       0 |    0 |    130 |      0 |      0 |            0 |
|       U0                                              |                                                                 sync_reset_70 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                                            fpa_intf_sequencer |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|       (U2)                                            |                                                            fpa_intf_sequencer |         21 |         21 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U1                                              |                                                                 sync_reset_87 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                                 afpa_services |       1415 |       1408 |       0 |    7 |   1679 |      0 |      1 |            2 |
|       U1                                              |                                                                 spi_mux_ctler |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                          |                                                                 spi_mux_ctler |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_103 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                 quad_adc_ctrl__parameterized0 |         56 |         56 |       0 |    0 |    573 |      0 |      0 |            0 |
|         (U2)                                          |                                                 quad_adc_ctrl__parameterized0 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_102 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                        |                                                        spi_rx__parameterized0 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                       |                                                        spi_tx__parameterized0 |         41 |         41 |       0 |    0 |    539 |      0 |      0 |            0 |
|         sync_ptren                                    |                                                   double_sync__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           adc_brd_switch_ctrl |        151 |        151 |       0 |    0 |    152 |      0 |      1 |            0 |
|         (U3)                                          |                                                           adc_brd_switch_ctrl |         31 |         31 |       0 |    0 |     45 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_100 |         12 |         12 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                Clk_Divider__parameterized2_99 |         20 |         20 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         88 |         88 |       0 |    0 |     93 |      0 |      1 |            0 |
|           (U3)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         47 |         47 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_101 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                             fwft_sfifo_w3_d16 |         27 |         27 |       0 |    0 |     46 |      0 |      1 |            0 |
|       U4                                              |                                                           monitoring_adc_ctrl |        477 |        474 |       0 |    3 |    267 |      0 |      0 |            2 |
|         (U4)                                          |                                                           monitoring_adc_ctrl |        238 |        238 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                            |                                                                 sync_reset_96 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                              signal_filter__parameterized0_97 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                                ads1118_driver |        158 |        157 |       0 |    1 |    121 |      0 |      0 |            0 |
|           (U2)                                        |                                                                ads1118_driver |        108 |        107 |       0 |    1 |    119 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_98 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                           |                                                   Clk_Divider__parameterized2 |         19 |         19 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                           |                                                   Clk_Divider__parameterized4 |         32 |         32 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                              |                                                             adc_brd_id_reader |        260 |        258 |       0 |    2 |    165 |      0 |      0 |            0 |
|         (U5)                                          |                                                             adc_brd_id_reader |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_93 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                              signal_filter__parameterized0_92 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                              brd_id_reader_91 |        246 |        246 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U2)                                        |                                                              brd_id_reader_91 |        180 |        180 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_95 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                Clk_Divider__parameterized6_94 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                              |                                                            flex_brd_id_reader |        277 |        275 |       0 |    2 |    303 |      0 |      0 |            0 |
|         (U6)                                          |                                                            flex_brd_id_reader |          2 |          2 |       0 |    0 |     27 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_89 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                 signal_filter__parameterized0 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                            |                                                                 brd_id_reader |        261 |        261 |       0 |    0 |    263 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 brd_id_reader |        197 |        197 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_90 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                   Clk_Divider__parameterized6 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                              |                                               reset_extension__parameterized4 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                              |                                                            afpa_services_ctrl |        166 |        166 |       0 |    0 |    157 |      0 |      0 |            0 |
|         (U8)                                          |                                                            afpa_services_ctrl |        144 |        144 |       0 |    0 |    155 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_88 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                               |                                                        fpa_trig_precontroller |         55 |         55 |       0 |    0 |     24 |      0 |      0 |            0 |
|       (U24)                                           |                                                        fpa_trig_precontroller |         40 |         40 |       0 |    0 |      9 |      0 |      0 |            0 |
|       U0                                              |                                                    gh_stretch__parameterized6 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                                 sync_reset_85 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                               |                                                           scorpiomwA_clks_gen |          8 |          7 |       0 |    1 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                      scorpiomwA_clks_gen_core |          8 |          7 |       0 |    1 |     13 |      0 |      0 |            0 |
|         (U1)                                          |                                                      scorpiomwA_clks_gen_core |          5 |          4 |       0 |    1 |      7 |      0 |      0 |            0 |
|         U1B                                           |                                                                 sync_reset_71 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                   Clk_Divider__parameterized8 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3A                                           |                                               Clk_Divider__parameterized10_72 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U2                                              |                                                          scorpiomwA_clks_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MCLK18M_Gen.U18M                              |                                                         scorpiomwA_18MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                          |                            scorpiomwA_18MHz_mmcmscorpiomwA_18MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                |                                                        scorpiomwA_mblaze_intf |        948 |        942 |       0 |    6 |   1754 |      0 |      0 |            0 |
|       (U4)                                            |                                                        scorpiomwA_mblaze_intf |        886 |        880 |       0 |    6 |   1752 |      0 |      0 |            0 |
|       U1                                              |                                                                 sync_reset_86 |         62 |         62 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                          scorpiomwA_hw_driver |        845 |        845 |       0 |    0 |   1318 |      0 |      2 |            0 |
|       U1                                              |                                                           afpa_int_signal_gen |         96 |         96 |       0 |    0 |    116 |      0 |      0 |            0 |
|         (U1)                                          |                                                           afpa_int_signal_gen |         88 |         88 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_84 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        scorpiomwA_prog_ctrler |        209 |        209 |       0 |    0 |    304 |      0 |      1 |            0 |
|         U1                                            |                                                    scorpiomwA_prog_spi_feeder |         35 |         35 |       0 |    0 |     60 |      0 |      0 |            0 |
|           (U1)                                        |                                                    scorpiomwA_prog_spi_feeder |         26 |         26 |       0 |    0 |     58 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_81 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                         scorpiomwA_window_reg |         86 |         86 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U3)                                        |                                                         scorpiomwA_window_reg |         52 |         52 |       0 |    0 |    143 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_82 |         34 |         34 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         88 |         88 |       0 |    0 |     99 |      0 |      1 |            0 |
|           (U6)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         45 |         45 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_83 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2240 |         26 |         26 |       0 |    0 |     46 |      0 |      1 |            0 |
|       U3                                              |                                                              fleG_prog_ctrler |        281 |        281 |       0 |    0 |    373 |      0 |      1 |            0 |
|         (U3)                                          |                                                              fleG_prog_ctrler |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                            |                                                                 ad5648_driver |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U1)                                        |                                                                 ad5648_driver |         23 |         23 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_80 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                        fleg_prog_ctler_kernel |        140 |        140 |       0 |    0 |    187 |      0 |      0 |            0 |
|           (U2)                                        |                                                        fleg_prog_ctler_kernel |        129 |        129 |       0 |    0 |    185 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_79 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           fleG_dac_spi_feeder |         20 |         20 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U3)                                        |                                                           fleG_dac_spi_feeder |         13 |         13 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_78 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             LL8_ext_to_spi_tx__parameterized0 |         86 |         86 |       0 |    0 |     98 |      0 |      1 |            0 |
|           (U4)                                        |                                             LL8_ext_to_spi_tx__parameterized0 |         44 |         44 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_77 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2261 |         27 |         27 |       0 |    0 |     46 |      0 |      1 |            0 |
|       U4                                              |                                                         afpa_hw_driver_ctrler |        182 |        182 |       0 |    0 |    409 |      0 |      0 |            0 |
|         (U4)                                          |                                                         afpa_hw_driver_ctrler |        155 |        155 |       0 |    0 |    406 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_76 |         27 |         27 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U5                                              |                                                     scorpiomwA_readout_ctrler |         82 |         82 |       0 |    0 |    116 |      0 |      0 |            0 |
|         (U5)                                          |                                                     scorpiomwA_readout_ctrler |         76 |         76 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_75 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |         18 |         18 |       0 |    0 |     80 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          7 |          7 |       0 |    0 |     76 |      0 |      0 |            0 |
|       U1A                                             |                                                                 sync_reset_73 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                 sync_reset_74 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized0 |         37 |         37 |       0 |    0 |    107 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       sgen_d256.t_axi4_stream32_sfifo_d256_inst       |                                             t_axi4_stream32_sfifo_d256_HD1058 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0_HD1059 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_sfifo_d256fifo_generator_v11_0_synth_HD1060 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|     U9                                                |                                                                afpa_data_ctrl |       2180 |       2091 |      88 |    1 |   4609 |      6 |      6 |           12 |
|       U1                                              |                                                      afpa_dval_gen__xdcDup__1 |        404 |        404 |       0 |    0 |    838 |      1 |      1 |            0 |
|         U1                                            |                                            afpa_real_mode_dval_gen__xdcDup__1 |        159 |        159 |       0 |    0 |    342 |      1 |      1 |            0 |
|           (U1)                                        |                                            afpa_real_mode_dval_gen__xdcDup__1 |         73 |         73 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_63 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                         |                                                            fwft_sfifo_w8_d256 |         42 |         42 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U4A                                         |                                                           fwft_sfifo_w56_d256 |         36 |         36 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U2                                            |                                                              afpa_flow_mux_50 |          4 |          4 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U2)                                        |                                                              afpa_flow_mux_50 |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_64 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                         afpa_diag_data_gen_51 |        241 |        241 |       0 |    0 |    363 |      0 |      0 |            0 |
|           (U4)                                        |                                                         afpa_diag_data_gen_51 |         36 |         36 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_53 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_56 |         42 |         42 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_55 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_54 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_57 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U4                                          |                                               Clk_Divider__parameterized12_58 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                               Clk_Divider__parameterized10_52 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U18                                             |                                               afpa_data_dispatcher__xdcDup__1 |        558 |        513 |      44 |    1 |    852 |      1 |      0 |            0 |
|         (U18)                                         |                                               afpa_data_dispatcher__xdcDup__1 |        449 |        448 |       0 |    1 |    540 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_49 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                            fwft_afifo_w62_d16 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                        fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                            fwft_sfifo_w72_d16 |         24 |         24 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |    110 |      1 |      0 |            0 |
|       U2                                              |                                                                 afpa_dval_gen |        404 |        404 |       0 |    0 |    838 |      1 |      1 |            0 |
|         U1                                            |                                                       afpa_real_mode_dval_gen |        159 |        159 |       0 |    0 |    342 |      1 |      1 |            0 |
|           (U1)                                        |                                                       afpa_real_mode_dval_gen |         73 |         73 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_46 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                         |                                                     fwft_sfifo_w8_d256_HD2195 |         42 |         42 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U4A                                         |                                                    fwft_sfifo_w56_d256_HD2217 |         36 |         36 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U2                                            |                                                                 afpa_flow_mux |          4 |          4 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 afpa_flow_mux |          3 |          3 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_47 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            afpa_diag_data_gen |        241 |        241 |       0 |    0 |    363 |      0 |      0 |            0 |
|           (U4)                                        |                                                            afpa_diag_data_gen |         36 |         36 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_38 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_40 |         42 |         42 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_39 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                             fpa_diag_line_gen__parameterized0 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_41 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U4                                          |                                                  Clk_Divider__parameterized12 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                                  Clk_Divider__parameterized10 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U22                                             |                                                           afpa_sample_counter |         22 |         22 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U22)                                         |                                                           afpa_sample_counter |         21 |         21 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_68 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                             |                                                            afpa_sample_sum_27 |         77 |         77 |       0 |    0 |     83 |      0 |      0 |            0 |
|         (U23)                                         |                                                            afpa_sample_sum_27 |         73 |         73 |       0 |    0 |     81 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_67 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                          afpa_data_dispatcher |        104 |         60 |      44 |    0 |    448 |      1 |      0 |            0 |
|         (U25)                                         |                                                          afpa_data_dispatcher |          3 |          3 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_65 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                     fwft_afifo_w62_d16_HD3237 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                 fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0_HD3238 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                     fwft_sfifo_w72_d16_HD3193 |         23 |         23 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0_HD3194 |         23 |         23 |       0 |    0 |    110 |      1 |      0 |            0 |
|       U27                                             |                                                        afpa_sample_counter_28 |         22 |         22 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U27)                                         |                                                        afpa_sample_counter_28 |         21 |         21 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                           afpa_sample_mean_29 |         90 |         90 |       0 |    0 |    178 |      0 |      0 |            4 |
|         (U28)                                         |                                                           afpa_sample_mean_29 |         88 |         88 |       0 |    0 |    176 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_36 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                                          afpa_sample_selector |          1 |          1 |       0 |    0 |    123 |      0 |      0 |            0 |
|       U3                                              |                                                            afpa_pixel_reorder |         85 |         85 |       0 |    0 |    182 |      0 |      2 |            0 |
|         (U3)                                          |                                                            afpa_pixel_reorder |         37 |         37 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2[1].dfifo_ii                                |                                                            fwft_sfifo_w33_d16 |         24 |         24 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |     71 |      0 |      1 |            0 |
|         U2[2].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD3215 |         23 |         23 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD3216 |         23 |         23 |       0 |    0 |     71 |      0 |      1 |            0 |
|       U30                                             |                                                               afpa_sample_sum |         77 |         77 |       0 |    0 |     83 |      0 |      0 |            0 |
|         (U30)                                         |                                                               afpa_sample_sum |         73 |         73 |       0 |    0 |     81 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_69 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U32                                             |                                                              afpa_sample_mean |         90 |         90 |       0 |    0 |    178 |      0 |      0 |            4 |
|         (U32)                                         |                                                              afpa_sample_mean |         88 |         88 |       0 |    0 |    176 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_66 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            afpa_sample_sum_30 |         77 |         77 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U4)                                          |                                                            afpa_sample_sum_30 |         73 |         73 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_35 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                           afpa_sample_mean_31 |         82 |         82 |       0 |    0 |    154 |      0 |      0 |            4 |
|         (U5)                                          |                                                           afpa_sample_mean_31 |         80 |         80 |       0 |    0 |    152 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_34 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                     afpa_chn_diversity_ctrler |         89 |         89 |       0 |    0 |    307 |      2 |      2 |            0 |
|         (U6)                                          |                                                     afpa_chn_diversity_ctrler |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_33 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                            fwft_sfifo_w76_d16 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|         U2B                                           |                                                     fwft_sfifo_w76_d16_HD3169 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0_HD3170 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|       U7                                              |                                                       afpa_sample_selector_32 |          1 |          1 |       0 |    0 |    123 |      0 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


