Warning (10268): Verilog HDL information at bday.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/home/Downloads/digital_design/bday/bday.sv Line: 25
