vendor_name = ModelSim
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SerialComparator/Testbench.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SerialComparator/SerialComparator.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SerialComparator/DUT.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/aditya/Projects/iitb/ee214/vhdl/Behavioural/SerialComparator/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \add_instance|present_state.LESS_THAN\, add_instance|present_state.LESS_THAN, DUT, 1
instance = comp, \add_instance|L~0\, add_instance|L~0, DUT, 1
instance = comp, \add_instance|present_state.GREATER_THAN\, add_instance|present_state.GREATER_THAN, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
