INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.xst" -ofn "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.syr"
Reading design: xula2.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" into library work
Parsing module <xula2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <xula2>.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 142: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 169: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 206: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 210: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 224: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 249: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 279: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 329: Result of 5-bit expression is truncated to fit in 4-bit target.
"/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 350. $display *** AssertionError ***
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 369: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 370: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 373: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 374: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 385: Assignment to uart_inst_fifo_tx_inst_fbus_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 389: Assignment to uart_inst_fifo_tx_inst_fbus_read_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 410: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 416: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 470: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 471: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 474: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 475: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 486: Assignment to uart_inst_fifo_rx_inst_fbus_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 511: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 517: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 493: Assignment to uart_inst_fifo_rx_inst_fbus_full ignored, since the identifier is never used
"/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 604. $display *** AssertionError ***
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 556: Assignment to cmd_inst_mmc_inst_tocnt ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 669: Result of 9-bit expression is truncated to fit in 8-bit target.
"/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 680. $display *** AssertionError ***
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 731: Result of 9-bit expression is truncated to fit in 8-bit target.
"/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 756. $display *** AssertionError ***
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 612: Assignment to cmd_inst_bytemon ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 773: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 791: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 801: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v" Line 825: Assignment to a_addr_reg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xula2>.
    Related source file is "/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.v".
    Found 1-bit register for signal <uart_inst_baudce16>.
    Found 1-bit register for signal <uart_inst_baudce>.
    Found 1-bit register for signal <uart_inst_rx_inst_fbusrx_write>.
    Found 1-bit register for signal <uart_inst_tx_inst_fbustx_read>.
    Found 1-bit register for signal <uart_inst_fbustx_full>.
    Found 1-bit register for signal <cmd_inst_fifobus_write>.
    Found 1-bit register for signal <memmap_read>.
    Found 1-bit register for signal <memmap_write>.
    Found 1-bit register for signal <cmd_inst_packet<0><7>>.
    Found 1-bit register for signal <cmd_inst_packet<0><6>>.
    Found 1-bit register for signal <cmd_inst_packet<0><5>>.
    Found 1-bit register for signal <cmd_inst_packet<0><4>>.
    Found 1-bit register for signal <cmd_inst_packet<0><3>>.
    Found 1-bit register for signal <cmd_inst_packet<0><2>>.
    Found 1-bit register for signal <cmd_inst_packet<0><1>>.
    Found 1-bit register for signal <cmd_inst_packet<0><0>>.
    Found 1-bit register for signal <cmd_inst_packet<1><7>>.
    Found 1-bit register for signal <cmd_inst_packet<1><6>>.
    Found 1-bit register for signal <cmd_inst_packet<1><5>>.
    Found 1-bit register for signal <cmd_inst_packet<1><4>>.
    Found 1-bit register for signal <cmd_inst_packet<1><3>>.
    Found 1-bit register for signal <cmd_inst_packet<1><2>>.
    Found 1-bit register for signal <cmd_inst_packet<1><1>>.
    Found 1-bit register for signal <cmd_inst_packet<1><0>>.
    Found 1-bit register for signal <cmd_inst_packet<2><7>>.
    Found 1-bit register for signal <cmd_inst_packet<2><6>>.
    Found 1-bit register for signal <cmd_inst_packet<2><5>>.
    Found 1-bit register for signal <cmd_inst_packet<2><4>>.
    Found 1-bit register for signal <cmd_inst_packet<2><3>>.
    Found 1-bit register for signal <cmd_inst_packet<2><2>>.
    Found 1-bit register for signal <cmd_inst_packet<2><1>>.
    Found 1-bit register for signal <cmd_inst_packet<2><0>>.
    Found 1-bit register for signal <cmd_inst_packet<3><7>>.
    Found 1-bit register for signal <cmd_inst_packet<3><6>>.
    Found 1-bit register for signal <cmd_inst_packet<3><5>>.
    Found 1-bit register for signal <cmd_inst_packet<3><4>>.
    Found 1-bit register for signal <cmd_inst_packet<3><3>>.
    Found 1-bit register for signal <cmd_inst_packet<3><2>>.
    Found 1-bit register for signal <cmd_inst_packet<3><1>>.
    Found 1-bit register for signal <cmd_inst_packet<3><0>>.
    Found 1-bit register for signal <cmd_inst_packet<4><7>>.
    Found 1-bit register for signal <cmd_inst_packet<4><6>>.
    Found 1-bit register for signal <cmd_inst_packet<4><5>>.
    Found 1-bit register for signal <cmd_inst_packet<4><4>>.
    Found 1-bit register for signal <cmd_inst_packet<4><3>>.
    Found 1-bit register for signal <cmd_inst_packet<4><2>>.
    Found 1-bit register for signal <cmd_inst_packet<4><1>>.
    Found 1-bit register for signal <cmd_inst_packet<4><0>>.
    Found 1-bit register for signal <cmd_inst_packet<5><7>>.
    Found 1-bit register for signal <cmd_inst_packet<5><6>>.
    Found 1-bit register for signal <cmd_inst_packet<5><5>>.
    Found 1-bit register for signal <cmd_inst_packet<5><4>>.
    Found 1-bit register for signal <cmd_inst_packet<5><3>>.
    Found 1-bit register for signal <cmd_inst_packet<5><2>>.
    Found 1-bit register for signal <cmd_inst_packet<5><1>>.
    Found 1-bit register for signal <cmd_inst_packet<5><0>>.
    Found 1-bit register for signal <cmd_inst_packet<6><7>>.
    Found 1-bit register for signal <cmd_inst_packet<6><6>>.
    Found 1-bit register for signal <cmd_inst_packet<6><5>>.
    Found 1-bit register for signal <cmd_inst_packet<6><4>>.
    Found 1-bit register for signal <cmd_inst_packet<6><3>>.
    Found 1-bit register for signal <cmd_inst_packet<6><2>>.
    Found 1-bit register for signal <cmd_inst_packet<6><1>>.
    Found 1-bit register for signal <cmd_inst_packet<6><0>>.
    Found 1-bit register for signal <cmd_inst_packet<7><7>>.
    Found 1-bit register for signal <cmd_inst_packet<7><6>>.
    Found 1-bit register for signal <cmd_inst_packet<7><5>>.
    Found 1-bit register for signal <cmd_inst_packet<7><4>>.
    Found 1-bit register for signal <cmd_inst_packet<7><3>>.
    Found 1-bit register for signal <cmd_inst_packet<7><2>>.
    Found 1-bit register for signal <cmd_inst_packet<7><1>>.
    Found 1-bit register for signal <cmd_inst_packet<7><0>>.
    Found 1-bit register for signal <cmd_inst_packet<8><7>>.
    Found 1-bit register for signal <cmd_inst_packet<8><6>>.
    Found 1-bit register for signal <cmd_inst_packet<8><5>>.
    Found 1-bit register for signal <cmd_inst_packet<8><4>>.
    Found 1-bit register for signal <cmd_inst_packet<8><3>>.
    Found 1-bit register for signal <cmd_inst_packet<8><2>>.
    Found 1-bit register for signal <cmd_inst_packet<8><1>>.
    Found 1-bit register for signal <cmd_inst_packet<8><0>>.
    Found 1-bit register for signal <cmd_inst_packet<9><7>>.
    Found 1-bit register for signal <cmd_inst_packet<9><6>>.
    Found 1-bit register for signal <cmd_inst_packet<9><5>>.
    Found 1-bit register for signal <cmd_inst_packet<9><4>>.
    Found 1-bit register for signal <cmd_inst_packet<9><3>>.
    Found 1-bit register for signal <cmd_inst_packet<9><2>>.
    Found 1-bit register for signal <cmd_inst_packet<9><1>>.
    Found 1-bit register for signal <cmd_inst_packet<9><0>>.
    Found 1-bit register for signal <cmd_inst_packet<10><7>>.
    Found 1-bit register for signal <cmd_inst_packet<10><6>>.
    Found 1-bit register for signal <cmd_inst_packet<10><5>>.
    Found 1-bit register for signal <cmd_inst_packet<10><4>>.
    Found 1-bit register for signal <cmd_inst_packet<10><3>>.
    Found 1-bit register for signal <cmd_inst_packet<10><2>>.
    Found 1-bit register for signal <cmd_inst_packet<10><1>>.
    Found 1-bit register for signal <cmd_inst_packet<10><0>>.
    Found 1-bit register for signal <cmd_inst_packet<11><7>>.
    Found 1-bit register for signal <cmd_inst_packet<11><6>>.
    Found 1-bit register for signal <cmd_inst_packet<11><5>>.
    Found 1-bit register for signal <cmd_inst_packet<11><4>>.
    Found 1-bit register for signal <cmd_inst_packet<11><3>>.
    Found 1-bit register for signal <cmd_inst_packet<11><2>>.
    Found 1-bit register for signal <cmd_inst_packet<11><1>>.
    Found 1-bit register for signal <cmd_inst_packet<11><0>>.
    Found 1-bit register for signal <cmd_inst_ready>.
    Found 10-bit register for signal <tick_inst_seccnt>.
    Found 11-bit register for signal <uart_inst_baud_inst_cnt>.
    Found 4-bit register for signal <uart_inst_baud_inst_cnt16>.
    Found 4-bit register for signal <uart_inst_rx_inst_bitcnt>.
    Found 4-bit register for signal <uart_inst_tx_inst_bitcnt>.
    Found 4-bit register for signal <cmd_inst_state>.
    Found 8-bit register for signal <uart_inst_rx_inst_fbusrx_write_data>.
    Found 8-bit register for signal <uart_inst_rx_inst_rxbyte>.
    Found 8-bit register for signal <uart_inst_tx_inst_txbyte>.
    Found 8-bit register for signal <cmd_inst_fifobus_write_data>.
    Found 8-bit register for signal <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt>.
    Found 8-bit register for signal <ledreg>.
    Found 2-bit register for signal <uart_inst_rx_inst_state>.
    Found 2-bit register for signal <uart_inst_fifo_tx_inst_addr>.
    Found 2-bit register for signal <uart_inst_fifo_rx_inst_addr>.
    Found 3-bit register for signal <uart_inst_tx_inst_state>.
    Found 28-bit register for signal <memmap_mem_addr>.
    Found 32-bit register for signal <memmap_write_data>.
    Found 14-bit register for signal <tick_inst_mscnt>.
    Found 1-bit register for signal <uart_inst_tx_inst_fbustx_empty>.
    Found 1-bit register for signal <uart_inst_fbusrx_empty>.
    Found 1-bit register for signal <memmap_done>.
    Found 1-bit register for signal <uart_inst_tx>.
    Found 1-bit register for signal <tick_inst_g2_increment>.
    Found 1-bit register for signal <glbl_tick_sec>.
    Found 3-bit register for signal <uart_inst_syncrx_inst_staps>.
    Found 1-bit register for signal <uart_inst_rx_inst_rxd>.
    Found 4-bit register for signal <uart_inst_rx_inst_mcnt>.
    Found 1-bit register for signal <uart_inst_rx_inst_rxinprog>.
    Found 1-bit register for signal <uart_inst_rx_inst_midbit>.
    Found 32-bit register for signal <n0482[31:0]>.
    Found 3-bit register for signal <uart_inst_synctx_inst_staps>.
    Found 32-bit register for signal <n0481[31:0]>.
    Found 8-bit register for signal <tone>.
    Found 8-bit register for signal <led>.
    Found 5-bit register for signal <reset_dly_cnt>.
    Found 1-bit register for signal <reset>.
    Found 3-bit register for signal <a_dstb_sr>.
    Found 8-bit register for signal <a_data_reg>.
    Found 8-bit register for signal <to_rpi2B>.
    Found finite state machine <FSM_0> for signal <cmd_inst_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 28                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <uart_inst_rx_inst_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <uart_inst_tx_inst_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <tick_inst_mscnt[13]_GND_1_o_add_10_OUT> created at line 142.
    Found 10-bit adder for signal <tick_inst_seccnt[9]_GND_1_o_add_17_OUT> created at line 169.
    Found 11-bit adder for signal <uart_inst_baud_inst_cnt[10]_GND_1_o_add_29_OUT> created at line 210.
    Found 4-bit adder for signal <uart_inst_baud_inst_cnt16[3]_GND_1_o_add_33_OUT> created at line 224.
    Found 4-bit adder for signal <uart_inst_rx_inst_mcnt[3]_GND_1_o_add_40_OUT> created at line 249.
    Found 4-bit adder for signal <uart_inst_rx_inst_bitcnt[3]_GND_1_o_add_50_OUT> created at line 279.
    Found 4-bit adder for signal <uart_inst_tx_inst_bitcnt[3]_GND_1_o_add_73_OUT> created at line 329.
    Found 2-bit adder for signal <uart_inst_fifo_tx_inst_addr[1]_GND_1_o_add_109_OUT> created at line 416.
    Found 2-bit adder for signal <uart_inst_fifo_rx_inst_addr[1]_GND_1_o_add_142_OUT> created at line 517.
    Found 8-bit adder for signal <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt[7]_GND_1_o_add_190_OUT> created at line 669.
    Found 5-bit adder for signal <reset_dly_cnt[4]_GND_1_o_add_249_OUT> created at line 801.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_29_OUT<10:0>> created at line 206.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_108_OUT<1:0>> created at line 410.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_141_OUT<1:0>> created at line 511.
    Found 1-bit 8-to-1 multiplexer for signal <uart_inst_tx_inst_bitcnt[2]_uart_inst_tx_inst_txbyte[7]_Mux_74_o> created at line 330.
    Found 8-bit 4-to-1 multiplexer for signal <uart_inst_tx_inst_fbustx_read_data> created at line 381.
    Found 8-bit 4-to-1 multiplexer for signal <uart_inst_fbusrx_read_data> created at line 482.
    Found 8-bit 12-to-1 multiplexer for signal <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt[3]_X_1_o_wide_mux_207_OUT> created at line 730.
    Found 11-bit comparator lessequal for signal <n0026> created at line 205
    Found 4-bit comparator lessequal for signal <n0060> created at line 278
    Found 8-bit comparator lessequal for signal <n0197> created at line 668
    Found 8-bit comparator greater for signal <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt[7]_GND_1_o_LessThan_207_o> created at line 727
    Found 5-bit comparator greater for signal <reset_dly_cnt[4]_PWR_1_o_LessThan_249_o> created at line 800
    Found 5-bit comparator greater for signal <n0419> created at line 802
    Found 5-bit comparator lessequal for signal <n0422> created at line 805
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 388 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <xula2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 11-bit addsub                                         : 1
 14-bit adder                                          : 1
 2-bit addsub                                          : 2
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 142
 1-bit register                                        : 115
 10-bit register                                       : 1
 11-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 2
 28-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 3
 4-bit register                                        : 4
 5-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 7
 11-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 70
 1-bit 2-to-1 multiplexer                              : 55
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <tone_1> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_2> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_3> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_4> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tone_5> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <tone_6> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <tone_7> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_8> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_9> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_10> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_11> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_12> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_13> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_14> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_15> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_16> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_17> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_18> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_19> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_20> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_21> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_22> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_23> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_24> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_25> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_26> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_27> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_28> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_29> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_30> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_31> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2404 -  FFs/Latches <tone<7:1>> (without init value) have a constant value of 0 in block <xula2>.

Synthesizing (advanced) Unit <xula2>.
The following registers are absorbed into accumulator <uart_inst_baud_inst_cnt>: 1 register on signal <uart_inst_baud_inst_cnt>.
The following registers are absorbed into counter <tick_inst_mscnt>: 1 register on signal <tick_inst_mscnt>.
The following registers are absorbed into counter <tick_inst_seccnt>: 1 register on signal <tick_inst_seccnt>.
The following registers are absorbed into counter <uart_inst_baud_inst_cnt16>: 1 register on signal <uart_inst_baud_inst_cnt16>.
The following registers are absorbed into counter <uart_inst_fifo_tx_inst_addr>: 1 register on signal <uart_inst_fifo_tx_inst_addr>.
The following registers are absorbed into counter <uart_inst_fifo_rx_inst_addr>: 1 register on signal <uart_inst_fifo_rx_inst_addr>.
The following registers are absorbed into counter <reset_dly_cnt>: 1 register on signal <reset_dly_cnt>.
The following registers are absorbed into counter <uart_inst_rx_inst_mcnt>: 1 register on signal <uart_inst_rx_inst_mcnt>.
Unit <xula2> synthesized (advanced).

Synthesizing (advanced) Unit <xula2>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<0>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<1>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<2>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<3>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<4>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<5>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<6>>.
	Found 4-bit dynamic shift register for signal <uart_inst_fbusrx_read_data<7>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<0>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<1>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<2>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<3>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<4>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<5>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<6>>.
	Found 4-bit dynamic shift register for signal <uart_inst_tx_inst_fbustx_read_data<7>>.
Unit <xula2> synthesized (advanced).
WARNING:Xst:2677 - Node <memmap_write_data_8> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_9> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_10> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_11> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_12> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_13> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_14> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_15> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_16> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_17> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_18> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_19> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_20> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_21> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_22> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_23> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_24> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_25> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_26> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_27> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_28> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_29> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_30> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <memmap_write_data_31> of sequential type is unconnected in block <xula2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit updown counter                                  : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit updown accumulator                             : 1
# Registers                                            : 241
 Flip-Flops                                            : 241
# Shift Registers                                      : 16
 4-bit dynamic shift register                          : 16
# Comparators                                          : 7
 11-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 73
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 55
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <uart_inst_rx_inst_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <uart_inst_tx_inst_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cmd_inst_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1001  | 1001
 0010  | 0010
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1010  | 1010
 1000  | 1000
-------------------

Optimizing unit <xula2> ...
WARNING:Xst:1710 - FF/Latch <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_4> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_5> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_6> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_7> (without init value) has aINFO:TclTasksC:1850 - process run : Synthesize - XST is done.
 constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_inst_baud_inst_cnt_10> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xula2, actual ratio is 8.
FlipFlop XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_0 has been replicated 3 time(s)
FlipFlop XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_1 has been replicated 3 time(s)
FlipFlop XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_2 has been replicated 1 time(s)
FlipFlop XULA2_CMD_INST_BEH_STATE_MACHINE.bytecnt_3 has been replicated 1 time(s)
FlipFlop cmd_inst_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop cmd_inst_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop cmd_inst_state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <xula2> :
	Found 3-bit shift register for signal <uart_inst_syncrx_inst_staps_2>.
	Found 3-bit shift register for signal <uart_inst_synctx_inst_staps_2>.
Unit <xula2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 302
 Flip-Flops                                            : 302
# Shift Registers                                      : 2
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 322   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.190ns (Maximum Frequency: 192.678MHz)
   Minimum input arrival time before clock: 4.079ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: 5.961ns

=========================================================================

Process "Synthesize - XST" completed successfully
INFO:TclTasksC:1850 - process run : Translate is done.

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc xula2.ucf -p xc6slx9-ftg256-2 xula2.ngc xula2.ngd

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -uc xula2.ucf -p xc6slx9-ftg256-2 xula2.ngc xula2.ngd

Reading NGO file
"/home/vidal/wkg/fpga_development/xula2/parallel_UART/xilinx/xula2.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "xula2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "xula2.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "xula2.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o xula2_map.ncd xula2.ngd xula2.pcf
Using target part "6slx9ftg256-2".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:578e96aa) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:578e96aa) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:578e96aa) REAL time: 5 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4ce7172) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4ce7172) REAL time: 8 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4ce7172) REAL time: 8 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4ce7172) REAL time: 8 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4ce7172) REAL time: 8 secs 

Phase 9.8  Global Placement
..............................................................................
...........................................................
Phase 9.8  Global Placement (Checksum:98002da0) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:98002da0) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c5f8aa68) REAL time: 9 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c5f8aa68) REAL time: 9 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:be252d03) REAL time: 9 secs 

Total REAL time to Placer completion: 9 secs 
Total CPU  time to Placer completion: 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   304 out of  11,440    2%
    Number used as Flip Flops:                 304
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        293 out of   5,720    5%
    Number used as logic:                      279 out of   5,720    4%
      Number using O6 output only:             240
      Number using O5 output only:              13
      Number using O5 and O6:                   26
      Number used as ROM:                        0
    Number used as Memory:                      10 out of   1,440    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            10
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   121 out of   1,430    8%
  Number of MUXCYs used:                        40 out of   2,860    1%
  Number of LUT Flip Flop pairs used:          376
    Number with an unused Flip Flop:            84 out of     376   22%
    Number with an unINFO:TclTasksC:1850 - process run : Map is done.
used LUT:                  83 out of     376   22%
    Number of fully used LUT-FF pairs:         209 out of     376   55%
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              62 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        31 out of     186   16%
    Number of LOCed IOBs:                       31 out of      31  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.65

Peak Memory Usage:  672 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   10 secs 

Mapping completed.
See MAP report file "xula2_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off xula2_map.ncd xula2.ncd xula2.pcf



Constraints file: xula2.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.6/ISE_DS/ISE/.
   "xula2" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   304 out of  11,440    2%
    Number used as Flip Flops:                 304
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        293 out of   5,720    5%
    Number used as logic:                      279 out of   5,720    4%
      Number using O6 output only:             240
      Number using O5 output only:              13
      Number using O5 and O6:                   26
      Number used as ROM:                        0
    Number used as Memory:                      10 out of   1,440    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            10
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   121 out of   1,430    8%
  Number of MUXCYs used:                        40 out of   2,860    1%
  Number of LUT Flip Flop pairs used:          376
    Number with an unused Flip Flop:            84 out of     376   22%
    Number with an unused LUT:                  83 out of     376   22%
    Number of fully used LUT-FF pairs:         209 out of     376   55%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        31 out of     186   16%
    Number of LOCed IOBs:                       31 out of      31  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

Starting Router


Phase  1  : 1918 unrouted;      REAL time: 4 secs 

Phase  2  : 1740 unrouted;      REAL time: 4 secs 

Phase  3  : 753 unrouted;      REAL time: 5 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 secs 

Updating file: xula2.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 
Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion: 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP |  BUFGMUX_X2Y2| No   |   95 |  0.076     |  1.467      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 83.3333 | SETUP       |    76.788ns|     6.545ns|       0|           0
  333 ns HIGH 50%                           | HOLD        |     0.344ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 7 secs 

Peak Memory Usage:  624 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file xula2.ncd



PAR done!

Process "Place & Route" completed successfully

StarINFO:TclTasksC:1850 - process run : Place & Route is done.
ted : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml xula2.twx xula2.ncd -o xula2.twr xula2.pcf -ucf xula2.ucf
Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/.
   "xula2" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2

Analysis completed Thu May 19 16:51:42 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
INFO:TclTasksC:1850 - process run : Generate Programming File is done.

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f xula2.ut xula2.ncd

Process "Generate Programming File" completed successfully
