<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p847" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_847{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_847{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_847{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_847{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_847{left:70px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t6_847{left:70px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_847{left:70px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_847{left:70px;bottom:1022px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_847{left:70px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_847{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_847{left:70px;bottom:952px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tc_847{left:70px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_847{left:70px;bottom:912px;letter-spacing:-0.24px;word-spacing:-0.34px;}
#te_847{left:70px;bottom:875px;letter-spacing:0.13px;}
#tf_847{left:70px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_847{left:70px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_847{left:70px;bottom:819px;letter-spacing:-0.22px;word-spacing:-0.32px;}
#ti_847{left:70px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#tj_847{left:70px;bottom:778px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_847{left:70px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_847{left:632px;bottom:767px;}
#tm_847{left:647px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_847{left:70px;bottom:744px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#to_847{left:70px;bottom:707px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tp_847{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_847{left:70px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_847{left:70px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_847{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_847{left:70px;bottom:609px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tu_847{left:70px;bottom:573px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tv_847{left:70px;bottom:550px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tw_847{left:70px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tx_847{left:70px;bottom:516px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#ty_847{left:70px;bottom:492px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tz_847{left:70px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t10_847{left:70px;bottom:458px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t11_847{left:70px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_847{left:70px;bottom:417px;letter-spacing:-0.11px;}
#t13_847{left:91px;bottom:400px;letter-spacing:-0.12px;}
#t14_847{left:118px;bottom:383px;letter-spacing:-0.11px;}
#t15_847{left:91px;bottom:367px;letter-spacing:-0.07px;}
#t16_847{left:70px;bottom:330px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_847{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_847{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t19_847{left:70px;bottom:273px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1a_847{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_847{left:70px;bottom:240px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1c_847{left:70px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t1d_847{left:70px;bottom:199px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#t1e_847{left:70px;bottom:182px;letter-spacing:-0.17px;word-spacing:-0.52px;}

.s1_847{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_847{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_847{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_847{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_847{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_847{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_847{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts847" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg847Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg847" style="-webkit-user-select: none;"><object width="935" height="1210" data="847/847.svg" type="image/svg+xml" id="pdf847" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_847" class="t s1_847">CPUID—CPU Identification </span>
<span id="t2_847" class="t s2_847">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_847" class="t s1_847">Vol. 2A </span><span id="t4_847" class="t s1_847">3-251 </span>
<span id="t5_847" class="t s3_847">INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information </span>
<span id="t6_847" class="t s4_847">When CPUID executes with EAX set to 07H and ECX = 0, the processor returns information about the maximum </span>
<span id="t7_847" class="t s4_847">input value for sub-leaves that contain extended feature flags. See Table 3-8. </span>
<span id="t8_847" class="t s4_847">When CPUID executes with EAX set to 07H and the input value of ECX is invalid (see leaf 07H entry in Table 3-8), </span>
<span id="t9_847" class="t s4_847">the processor returns 0 in EAX/EBX/ECX/EDX. In subleaf 0, EAX returns the maximum input value of the highest </span>
<span id="ta_847" class="t s4_847">leaf 7 sub-leaf, and EBX, ECX &amp; EDX contain information of extended feature flags. </span>
<span id="tb_847" class="t s3_847">INPUT EAX = 09H: Returns Direct Cache Access Information </span>
<span id="tc_847" class="t s4_847">When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabili- </span>
<span id="td_847" class="t s4_847">ties. See Table 3-8. </span>
<span id="te_847" class="t s3_847">INPUT EAX = 0AH: Returns Architectural Performance Monitoring Features </span>
<span id="tf_847" class="t s4_847">When CPUID executes with EAX set to 0AH, the processor returns information about support for architectural </span>
<span id="tg_847" class="t s4_847">performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see </span>
<span id="th_847" class="t s4_847">Table 3-8) is greater than Pn 0. See Table 3-8. </span>
<span id="ti_847" class="t s4_847">For each version of architectural performance monitoring capability, software must enumerate this leaf to discover </span>
<span id="tj_847" class="t s4_847">the programming facilities and the architectural performance events available in the processor. The details are </span>
<span id="tk_847" class="t s4_847">described in Chapter 24, “Introduction to Virtual Machine Extensions,” in the Intel </span>
<span id="tl_847" class="t s5_847">® </span>
<span id="tm_847" class="t s4_847">64 and IA-32 Architectures </span>
<span id="tn_847" class="t s4_847">Software Developer’s Manual, Volume 3C. </span>
<span id="to_847" class="t s3_847">INPUT EAX = 0BH: Returns Extended Topology Information </span>
<span id="tp_847" class="t s6_847">CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence of Leaf 1FH </span>
<span id="tq_847" class="t s6_847">before using leaf 0BH. </span>
<span id="tr_847" class="t s4_847">When CPUID executes with EAX set to 0BH, the processor returns information about extended topology enumera- </span>
<span id="ts_847" class="t s4_847">tion data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported </span>
<span id="tt_847" class="t s4_847">by CPUID is &gt;= 0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value. See Table 3-8. </span>
<span id="tu_847" class="t s3_847">INPUT EAX = 0DH: Returns Processor Extended States Enumeration Information </span>
<span id="tv_847" class="t s4_847">When CPUID executes with EAX set to 0DH and ECX = 0, the processor returns information about the bit-vector </span>
<span id="tw_847" class="t s4_847">representation of all processor state extensions that are supported in the processor and storage size requirements </span>
<span id="tx_847" class="t s4_847">of the XSAVE/XRSTOR area. See Table 3-8. </span>
<span id="ty_847" class="t s4_847">When CPUID executes with EAX set to 0DH and ECX = n (n &gt; 1, and is a valid sub-leaf index), the processor returns </span>
<span id="tz_847" class="t s4_847">information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. </span>
<span id="t10_847" class="t s4_847">See Table 3-8. Software can use the forward-extendable technique depicted below to query the valid sub-leaves </span>
<span id="t11_847" class="t s4_847">and obtain size and offset information for each processor extended state save area: </span>
<span id="t12_847" class="t s7_847">For i = 2 to 62 // sub-leaf 1 is reserved </span>
<span id="t13_847" class="t s7_847">IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1 ) // VECTOR is the 64-bit value of EDX:EAX </span>
<span id="t14_847" class="t s7_847">Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf i; </span>
<span id="t15_847" class="t s7_847">FI; </span>
<span id="t16_847" class="t s3_847">INPUT EAX = 0FH: Returns Intel Resource Director Technology (Intel RDT) Monitoring Enumeration Information </span>
<span id="t17_847" class="t s4_847">When CPUID executes with EAX set to 0FH and ECX = 0, the processor returns information about the bit-vector </span>
<span id="t18_847" class="t s4_847">representation of QoS monitoring resource types that are supported in the processor and maximum range of RMID </span>
<span id="t19_847" class="t s4_847">values the processor can use to monitor of any supported resource types. Each bit, starting from bit 1, corresponds </span>
<span id="t1a_847" class="t s4_847">to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that soft- </span>
<span id="t1b_847" class="t s4_847">ware must use to query QoS monitoring capability available for that type. See Table 3-8. </span>
<span id="t1c_847" class="t s4_847">When CPUID executes with EAX set to 0FH and ECX = n (n &gt;= 1, and is a valid ResID), the processor returns infor- </span>
<span id="t1d_847" class="t s4_847">mation software can use to program IA32_PQR_ASSOC, IA32_QM_EVTSEL MSRs before reading QoS data from the </span>
<span id="t1e_847" class="t s4_847">IA32_QM_CTR MSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
