Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 10 10:18:13 2023
| Host         : Gonglingyu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_filter_wrapper_control_sets_placed.rpt
| Design       : base_filter_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   303 |
|    Minimum number of control sets                        |   303 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   863 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   303 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    26 |
| >= 14 to < 16      |     5 |
| >= 16              |   120 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             713 |          230 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             702 |          261 |
| Yes          | No                    | No                     |            1743 |          474 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2571 |          703 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                 Enable Signal                                                                                                                |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_filter_i/ps7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                     |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                                                            | base_filter_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt[5]_i_1_n_0                                                                                                                                          |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                    |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                     |                                                                                                                                                                                                                                                           |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                            | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                      | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                                  |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                                           |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                       |                                                                                                                                                                                                                                                           |                1 |              1 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                 |                1 |              2 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                           |                1 |              2 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                      |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                          |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                  |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                2 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              3 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                     |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                           | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                 | base_filter_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                           | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                           |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                        | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                      |                3 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                      | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                      | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                    | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                               | base_filter_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                            | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                         | base_filter_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                       |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | base_filter_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                               |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                             | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                        |                3 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                    |                3 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                          |                1 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                3 |              4 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                            | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                          | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                        |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                              | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                                                                                             | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                                                                      |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                   | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                  |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                                                      | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                                                                       |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                       | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                           | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                   |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                                               |                                                                                                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                          | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                   | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                  |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                         | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                   |                2 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                           |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                        | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                      |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                             |                3 |              5 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                               | base_filter_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                       |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                 |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                                     |                3 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | base_filter_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                    |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | base_filter_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                3 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | base_filter_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                              | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0] |                2 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | base_filter_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                | base_filter_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                        |                1 |              6 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                           | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                2 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                               | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                2 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                           | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                2 |              7 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                          | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                    |                1 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                       | base_filter_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                3 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                               | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                1 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                       | base_filter_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | base_filter_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                               |                1 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                             |                3 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                          | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                    |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                                           |                1 |              8 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                            | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                6 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo       |                                                                                                                                                                                                                                                           |                2 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                               |                                                                                                                                                                                                                                                           |                3 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |              9 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |             10 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                   |                4 |             10 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |             10 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                       | base_filter_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                2 |             10 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                         |                2 |             10 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/system_interrupts/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |                4 |             11 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                         |                7 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                        | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]             |                                                                                                                                                                                                                                                           |                2 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                        | base_filter_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                5 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en    | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                           |                2 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                       | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                6 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                          | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                           | base_filter_i/inputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                           |                2 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                3 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                6 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                           |                6 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | base_filter_i/outputfifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                4 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                               | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                            |                5 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                             |                5 |             12 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                          | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                5 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                           |                4 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                5 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |                4 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                7 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                         | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1           |                5 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                           |                2 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                          | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                6 |             13 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |             14 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                6 |             14 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                           |                2 |             14 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                           |                2 |             14 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                               | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             15 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                     | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf  |                                                                                                                                                                                                                                                           |                2 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                7 |             17 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                 |                7 |             18 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]      | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                7 |             18 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                      |                5 |             18 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]               | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             18 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                4 |             19 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                 |                                                                                                                                                                                                                                                           |                7 |             19 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             19 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | base_filter_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                5 |             19 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | base_filter_i/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                5 |             21 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             21 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                         | base_filter_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                5 |             21 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                           |                9 |             21 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                         | base_filter_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                5 |             21 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             22 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                      |                4 |             22 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                7 |             22 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                                                   | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                 |                5 |             24 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                                                   | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                 |                4 |             24 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                                                                                           | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                   |                9 |             24 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                                                       | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                   |                7 |             24 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                4 |             25 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                           |                4 |             26 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                               | base_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                 |               14 |             26 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                              | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                6 |             26 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                          | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                5 |             26 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             26 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                    |                                                                                                                                                                                                                                                           |                4 |             29 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                           |                6 |             30 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                5 |             31 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                             | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |               12 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                      |                                                                                                                                                                                                                                                           |               11 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0                                                                               |                                                                                                                                                                                                                                                           |                6 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                           | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               15 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                             | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                7 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                        | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                    |                6 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                7 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |               13 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                           | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                7 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |               11 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                                                                                              | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                    |                7 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                9 |             32 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8]                                                                                  |                                                                                                                                                                                                                                                           |               10 |             33 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             33 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                        |                                                                                                                                                                                                                                                           |               12 |             33 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                          |                6 |             33 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               11 |             33 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                      |                                                                                                                                                                                                                                                           |                7 |             34 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                           |                9 |             34 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             35 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                6 |             35 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               16 |             35 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             36 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |               12 |             36 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                      | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                9 |             36 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             36 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                           | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             37 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                      |               16 |             37 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                            | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |               10 |             37 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               10 |             37 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/switches_gpio/U0/bus2ip_reset                                                                                                                                                                                                               |               11 |             38 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             38 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             38 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/btns_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |               10 |             40 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/leds_gpio/U0/bus2ip_reset                                                                                                                                                                                                                   |               13 |             40 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                           |                7 |             41 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                       |                9 |             41 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                           | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                9 |             42 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                           |                                                                                                                                                                                                                                                           |                7 |             42 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                    | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               13 |             42 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                   | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             44 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                             | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                8 |             45 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             47 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             47 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             47 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                           |                9 |             47 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                  |                                                                                                                                                                                                                                                           |               10 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                           |               14 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                           |               13 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |               13 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                           |               13 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                           |               14 |             48 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                  | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                               |               16 |             52 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                           |               23 |             54 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                           |               25 |             57 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                  | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                       |               11 |             59 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                     | base_filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |               12 |             59 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                    | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               15 |             60 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                        | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               11 |             60 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        |                                                                                                                                                                                                                                                           |               22 |             64 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            |                                                                                                                                                                                                                                                           |               16 |             64 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               28 |             66 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               14 |             69 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                   | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                       |               21 |             72 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                    | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                        |               12 |             73 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                       | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               19 |             78 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                   | base_filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               29 |             78 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               16 |             78 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               21 |             80 |
|  base_filter_i/ps7_0/inst/FCLK_CLK1 | base_filter_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                           |               12 |             96 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                                           |               12 |             96 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                                           |               13 |            104 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 | base_filter_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                           |               13 |            104 |
|  base_filter_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |              215 |            681 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


