module nco_block ( 
	input [2:0] ip_phase,
    input ip_clock,
    input ip_reset,
	output reg signed [11:0] op_cosine_wave,
    output reg signed [11:0] op_sine_wave
);

	always@(posedge ip_clock or negedge ip_reset) begin 
		if(ip_reset == 1'b0) begin 
			op_sine_wave <= 12'sd0; 
			op_cosine_wave <= 12'sd0;
		end else begin  
			case(ip_phase) 
				3'b000: begin
					op_sine_wave   <= 12'sd0;
					op_cosine_wave <= 12'sd2047;
				end

				3'b001: begin
					op_sine_wave   <= 12'sd1447;
					op_cosine_wave <= 12'sd1447;
				end

				3'b010: begin
					op_sine_wave   <= 12'sd2047;
					op_cosine_wave <= 12'sd0;
				end

				3'b011: begin
					op_sine_wave   <= 12'sd1447;
					op_cosine_wave <= -12'sd1447;
				end

				3'b100: begin
					op_sine_wave   <= 12'sd0;
					op_cosine_wave <= -12'sd2047;
				end

				3'b101: begin
					op_sine_wave   <= -12'sd1447;
					op_cosine_wave <= -12'sd1447;
				end

				3'b110: begin
					op_sine_wave   <= -12'sd2047;
					op_cosine_wave <= 12'sd0;
				end

				3'b111: begin
					op_sine_wave   <= -12'sd1447;
					op_cosine_wave <= 12'sd1447;
				end
			endcase 
		end 
	end 

endmodule
