#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 14 09:30:49 2025
# Process ID         : 16804
# Current directory  : C:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.runs/design_1_My_Counter_IP9_0_0_synth_1
# Command line       : vivado.exe -log design_1_My_Counter_IP9_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_Counter_IP9_0_0.tcl
# Log file           : C:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.runs/design_1_My_Counter_IP9_0_0_synth_1/design_1_My_Counter_IP9_0_0.vds
# Journal file       : C:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.runs/design_1_My_Counter_IP9_0_0_synth_1\vivado.jou
# Running On         : C26-5CG2151LB4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16425 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27699 MB
# Available Virtual  : 9975 MB
#-----------------------------------------------------------
source design_1_My_Counter_IP9_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Grantham.Zimmerman/Desktop/ece383/ip_repo/My_Counter_IP9_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Grantham.Zimmerman/Desktop/ece383/ip_repo/My_Counter_IP8_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_My_Counter_IP9_0_0
Command: synth_design -top design_1_My_Counter_IP9_0_0 -part xc7a200tsbg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.992 ; gain = 469.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_My_Counter_IP9_0_0' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ip/design_1_My_Counter_IP9_0_0/synth/design_1_My_Counter_IP9_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'My_Counter_IP9' declared at 'c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9.vhd:5' bound to instance 'U0' of component 'My_Counter_IP9' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ip/design_1_My_Counter_IP9_0_0/synth/design_1_My_Counter_IP9_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'My_Counter_IP9' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI' declared at 'c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'My_Counter_IP9_slave_lite_v1_0_S00_AXI_inst' of component 'My_Counter_IP9_slave_lite_v1_0_S00_AXI' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9.vhd:86]
INFO: [Synth 8-638] synthesizing module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9_slave_lite_v1_0_S00_AXI.vhd:285]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lec10' declared at 'c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/src/ice2.vhdl:25' bound to instance 'counter' of component 'lec10' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9_slave_lite_v1_0_S00_AXI.vhd:659]
INFO: [Synth 8-638] synthesizing module 'lec10' [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/src/ice2.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'lec10' (0#1) [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/src/ice2.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI' (0#1) [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'My_Counter_IP9' (0#1) [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ipshared/7a51/hdl/My_Counter_IP9.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_My_Counter_IP9_0_0' (0#1) [c:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.gen/sources_1/bd/design_1/ip/design_1_My_Counter_IP9_0_0/synth/design_1_My_Counter_IP9_0_0.vhd:83]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.109 ; gain = 607.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.109 ; gain = 607.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.109 ; gain = 607.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1147.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1239.285 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.285 ; gain = 699.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.285 ; gain = 699.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.285 ; gain = 699.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'My_Counter_IP9_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.285 ; gain = 699.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	  32 Input   32 Bit        Muxes := 32    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module My_Counter_IP9_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1239.285 ; gain = 699.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1321.785 ; gain = 781.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1322.938 ; gain = 783.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1334.074 ; gain = 794.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     5|
|4     |LUT4  |     5|
|5     |LUT5  |   107|
|6     |LUT6  |   332|
|7     |MUXF7 |   128|
|8     |FDRE  |  1029|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1546.887 ; gain = 914.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1546.887 ; gain = 1007.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1556.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_My_Counter_IP9_0_0' is not ideal for floorplanning, since the cellview 'My_Counter_IP9_slave_lite_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1562.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c97d6948
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:05 . Memory (MB): peak = 1562.355 ; gain = 1256.645
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1562.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.runs/design_1_My_Counter_IP9_0_0_synth_1/design_1_My_Counter_IP9_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_My_Counter_IP9_0_0, cache-ID = dba9154bab6775a7
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1562.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Grantham.Zimmerman/Desktop/ece383/ublaze7/ublaze7.runs/design_1_My_Counter_IP9_0_0_synth_1/design_1_My_Counter_IP9_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_My_Counter_IP9_0_0_utilization_synth.rpt -pb design_1_My_Counter_IP9_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 09:32:10 2025...
