# Verilog-A-model-for-junctionless-transistor
JUNCTIONLESS TRANSISTOR VERILOG-A MODEL FOR CIRCUIT SIMULATION  WITH GATE LENGTH OF 20nm

we have added two files one is conventional JLT Verilog-A file and another one is proposed JLT verilog-A file
one inverter HSPICE is also incorporated in the files
