{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:23 2017 " "Info: Processing started: Fri Jun 02 00:32:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart -c Uart " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uart -c Uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file baud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud-behave " "Info: Found design unit 1: baud-behave" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud " "Info: Found entity 1: baud" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file transfer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transfer-behave " "Info: Found design unit 1: transfer-behave" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Info: Found entity 1: transfer" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever-behave " "Info: Found design unit 1: reciever-behave" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Info: Found entity 1: reciever" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Info: Found entity 1: Uart" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart " "Info: Elaborating entity \"Uart\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever reciever:inst1 " "Info: Elaborating entity \"reciever\" for hierarchy \"reciever:inst1\"" {  } { { "Uart.bdf" "inst1" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 328 352 480 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:inst " "Info: Elaborating entity \"baud\" for hierarchy \"baud:inst\"" {  } { { "Uart.bdf" "inst" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { -8 152 248 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:inst2 " "Info: Elaborating entity \"transfer\" for hierarchy \"transfer:inst2\"" {  } { { "Uart.bdf" "inst2" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 128 352 512 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "buf transfer.vhd(25) " "Warning (10542): VHDL Variable Declaration warning at transfer.vhd(25): used initial value expression for variable \"buf\" because variable was never assigned a value" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 25 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:inst\|cnt\[31\] Low " "Critical Warning (18010): Register baud:inst\|cnt\[31\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:inst\|cnt\[0\] Low " "Critical Warning (18010): Register baud:inst\|cnt\[0\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[7\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[7\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[6\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[6\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[5\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[5\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[4\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[4\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[3\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[3\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[2\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[2\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[1\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[1\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[0\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[0\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Info: Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Info: Implemented 230 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:25 2017 " "Info: Processing ended: Fri Jun 02 00:32:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:26 2017 " "Info: Processing started: Fri Jun 02 00:32:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Uart -c Uart " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Uart -c Uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uart EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"Uart\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 23 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[7\] " "Info: Pin txdbuf_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[7] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[6\] " "Info: Pin txdbuf_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[6] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[5\] " "Info: Pin txdbuf_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[5] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[4\] " "Info: Pin txdbuf_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[4] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[3\] " "Info: Pin txdbuf_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[3] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[2\] " "Info: Pin txdbuf_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[2] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[1\] " "Info: Pin txdbuf_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[1] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txdbuf_in\[0\] " "Info: Pin txdbuf_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { txdbuf_in[0] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { txdbuf_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[7\] " "Info: Pin rec_buf\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[7] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[6\] " "Info: Pin rec_buf\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[6] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[5\] " "Info: Pin rec_buf\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[5] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[4\] " "Info: Pin rec_buf\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[4] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[3\] " "Info: Pin rec_buf\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[3] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[2\] " "Info: Pin rec_buf\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[2] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[1\] " "Info: Pin rec_buf\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[1] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_buf\[0\] " "Info: Pin rec_buf\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rec_buf[0] } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 368 640 816 384 "rec_buf\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rec_buf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud:inst\|bclk " "Info: Destination node baud:inst\|bclk" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud:inst\|bclk  " "Info: Automatically promoted node baud:inst\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cslab/Desktop/Uart/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 50 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 49 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 3 43 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.796 ns register register " "Info: Estimated most critical path is register to register delay of 6.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns baud:inst\|cnt\[0\] 1 REG LAB_X39_Y35 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y35; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.621 ns) 1.980 ns baud:inst\|Add0~1 2 COMB LAB_X40_Y36 2 " "Info: 2: + IC(1.359 ns) + CELL(0.621 ns) = 1.980 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { baud:inst|cnt[0] baud:inst|Add0~1 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.066 ns baud:inst\|Add0~3 3 COMB LAB_X40_Y36 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.066 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~1 baud:inst|Add0~3 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.152 ns baud:inst\|Add0~5 4 COMB LAB_X40_Y36 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.152 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~3 baud:inst|Add0~5 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.238 ns baud:inst\|Add0~7 5 COMB LAB_X40_Y36 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.238 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~5 baud:inst|Add0~7 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.324 ns baud:inst\|Add0~9 6 COMB LAB_X40_Y36 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.324 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~7 baud:inst|Add0~9 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.410 ns baud:inst\|Add0~11 7 COMB LAB_X40_Y36 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.410 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~9 baud:inst|Add0~11 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.496 ns baud:inst\|Add0~13 8 COMB LAB_X40_Y36 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.496 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~11 baud:inst|Add0~13 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.582 ns baud:inst\|Add0~15 9 COMB LAB_X40_Y36 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.582 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~13 baud:inst|Add0~15 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.668 ns baud:inst\|Add0~17 10 COMB LAB_X40_Y36 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.668 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~15 baud:inst|Add0~17 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.754 ns baud:inst\|Add0~19 11 COMB LAB_X40_Y36 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.754 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~17 baud:inst|Add0~19 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.840 ns baud:inst\|Add0~21 12 COMB LAB_X40_Y36 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.840 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~19 baud:inst|Add0~21 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.926 ns baud:inst\|Add0~23 13 COMB LAB_X40_Y36 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.926 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~21 baud:inst|Add0~23 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.012 ns baud:inst\|Add0~25 14 COMB LAB_X40_Y36 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.012 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~23 baud:inst|Add0~25 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.098 ns baud:inst\|Add0~27 15 COMB LAB_X40_Y36 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.098 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~25 baud:inst|Add0~27 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.184 ns baud:inst\|Add0~29 16 COMB LAB_X40_Y36 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.184 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~27 baud:inst|Add0~29 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.270 ns baud:inst\|Add0~31 17 COMB LAB_X40_Y36 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.270 ns; Loc. = LAB_X40_Y36; Fanout = 2; COMB Node = 'baud:inst\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~29 baud:inst|Add0~31 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.463 ns baud:inst\|Add0~33 18 COMB LAB_X40_Y35 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 3.463 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { baud:inst|Add0~31 baud:inst|Add0~33 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.549 ns baud:inst\|Add0~35 19 COMB LAB_X40_Y35 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.549 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~33 baud:inst|Add0~35 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.635 ns baud:inst\|Add0~37 20 COMB LAB_X40_Y35 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.635 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~35 baud:inst|Add0~37 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.721 ns baud:inst\|Add0~39 21 COMB LAB_X40_Y35 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.721 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~37 baud:inst|Add0~39 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.807 ns baud:inst\|Add0~41 22 COMB LAB_X40_Y35 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.807 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~39 baud:inst|Add0~41 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.893 ns baud:inst\|Add0~43 23 COMB LAB_X40_Y35 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.893 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~41 baud:inst|Add0~43 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.979 ns baud:inst\|Add0~45 24 COMB LAB_X40_Y35 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.979 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~43 baud:inst|Add0~45 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.065 ns baud:inst\|Add0~47 25 COMB LAB_X40_Y35 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.065 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~45 baud:inst|Add0~47 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.151 ns baud:inst\|Add0~49 26 COMB LAB_X40_Y35 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.151 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~47 baud:inst|Add0~49 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.237 ns baud:inst\|Add0~51 27 COMB LAB_X40_Y35 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.237 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~49 baud:inst|Add0~51 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.323 ns baud:inst\|Add0~53 28 COMB LAB_X40_Y35 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.323 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~51 baud:inst|Add0~53 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.409 ns baud:inst\|Add0~55 29 COMB LAB_X40_Y35 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.409 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~53 baud:inst|Add0~55 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.495 ns baud:inst\|Add0~57 30 COMB LAB_X40_Y35 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.495 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~55 baud:inst|Add0~57 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.581 ns baud:inst\|Add0~59 31 COMB LAB_X40_Y35 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.581 ns; Loc. = LAB_X40_Y35; Fanout = 2; COMB Node = 'baud:inst\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~57 baud:inst|Add0~59 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.667 ns baud:inst\|Add0~61 32 COMB LAB_X40_Y35 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.667 ns; Loc. = LAB_X40_Y35; Fanout = 1; COMB Node = 'baud:inst\|Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~59 baud:inst|Add0~61 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.173 ns baud:inst\|Add0~62 33 COMB LAB_X40_Y35 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.173 ns; Loc. = LAB_X40_Y35; Fanout = 1; COMB Node = 'baud:inst\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { baud:inst|Add0~61 baud:inst|Add0~62 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.616 ns) 6.688 ns baud:inst\|Add0~64 34 COMB LAB_X39_Y36 1 " "Info: 34: + IC(0.899 ns) + CELL(0.616 ns) = 6.688 ns; Loc. = LAB_X39_Y36; Fanout = 1; COMB Node = 'baud:inst\|Add0~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { baud:inst|Add0~62 baud:inst|Add0~64 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.796 ns baud:inst\|cnt\[31\] 35 REG LAB_X39_Y36 2 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 6.796 ns; Loc. = LAB_X39_Y36; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.431 ns ( 65.20 % ) " "Info: Total cell delay = 4.431 ns ( 65.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.365 ns ( 34.80 % ) " "Info: Total interconnect delay = 2.365 ns ( 34.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.796 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_ready 0 " "Info: Pin \"rec_ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd_ou 0 " "Info: Pin \"txd_ou\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd_done_out 0 " "Info: Pin \"txd_done_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[7\] 0 " "Info: Pin \"rec_buf\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[6\] 0 " "Info: Pin \"rec_buf\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[5\] 0 " "Info: Pin \"rec_buf\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[4\] 0 " "Info: Pin \"rec_buf\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[3\] 0 " "Info: Pin \"rec_buf\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[2\] 0 " "Info: Pin \"rec_buf\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[1\] 0 " "Info: Pin \"rec_buf\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rec_buf\[0\] 0 " "Info: Pin \"rec_buf\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cslab/Desktop/Uart/Uart.fit.smsg " "Info: Generated suppressed messages file C:/Users/cslab/Desktop/Uart/Uart.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:33 2017 " "Info: Processing ended: Fri Jun 02 00:32:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:34 2017 " "Info: Processing started: Fri Jun 02 00:32:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Uart -c Uart " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Uart -c Uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:37 2017 " "Info: Processing ended: Fri Jun 02 00:32:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:38 2017 " "Info: Processing started: Fri Jun 02 00:32:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Uart -c Uart --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:inst\|bclk " "Info: Detected ripple clock \"baud:inst\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:inst\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register baud:inst\|cnt\[0\] register baud:inst\|cnt\[31\] 142.03 MHz 7.041 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.03 MHz between source register \"baud:inst\|cnt\[0\]\" and destination register \"baud:inst\|cnt\[31\]\" (period= 7.041 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.765 ns + Longest register register " "Info: + Longest register to register delay is 6.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns baud:inst\|cnt\[0\] 1 REG LCFF_X39_Y35_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y35_N21; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.596 ns) 1.758 ns baud:inst\|Add0~1 2 COMB LCCOMB_X40_Y36_N0 2 " "Info: 2: + IC(1.162 ns) + CELL(0.596 ns) = 1.758 ns; Loc. = LCCOMB_X40_Y36_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { baud:inst|cnt[0] baud:inst|Add0~1 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.844 ns baud:inst\|Add0~3 3 COMB LCCOMB_X40_Y36_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.844 ns; Loc. = LCCOMB_X40_Y36_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~1 baud:inst|Add0~3 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.930 ns baud:inst\|Add0~5 4 COMB LCCOMB_X40_Y36_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.930 ns; Loc. = LCCOMB_X40_Y36_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~3 baud:inst|Add0~5 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.016 ns baud:inst\|Add0~7 5 COMB LCCOMB_X40_Y36_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.016 ns; Loc. = LCCOMB_X40_Y36_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~5 baud:inst|Add0~7 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.102 ns baud:inst\|Add0~9 6 COMB LCCOMB_X40_Y36_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.102 ns; Loc. = LCCOMB_X40_Y36_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~7 baud:inst|Add0~9 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.188 ns baud:inst\|Add0~11 7 COMB LCCOMB_X40_Y36_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.188 ns; Loc. = LCCOMB_X40_Y36_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~9 baud:inst|Add0~11 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.274 ns baud:inst\|Add0~13 8 COMB LCCOMB_X40_Y36_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.274 ns; Loc. = LCCOMB_X40_Y36_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~11 baud:inst|Add0~13 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.464 ns baud:inst\|Add0~15 9 COMB LCCOMB_X40_Y36_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.464 ns; Loc. = LCCOMB_X40_Y36_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~13 baud:inst|Add0~15 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.550 ns baud:inst\|Add0~17 10 COMB LCCOMB_X40_Y36_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.550 ns; Loc. = LCCOMB_X40_Y36_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~15 baud:inst|Add0~17 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.636 ns baud:inst\|Add0~19 11 COMB LCCOMB_X40_Y36_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.636 ns; Loc. = LCCOMB_X40_Y36_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~17 baud:inst|Add0~19 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.722 ns baud:inst\|Add0~21 12 COMB LCCOMB_X40_Y36_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.722 ns; Loc. = LCCOMB_X40_Y36_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~19 baud:inst|Add0~21 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.808 ns baud:inst\|Add0~23 13 COMB LCCOMB_X40_Y36_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.808 ns; Loc. = LCCOMB_X40_Y36_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~21 baud:inst|Add0~23 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.894 ns baud:inst\|Add0~25 14 COMB LCCOMB_X40_Y36_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.894 ns; Loc. = LCCOMB_X40_Y36_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~23 baud:inst|Add0~25 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.980 ns baud:inst\|Add0~27 15 COMB LCCOMB_X40_Y36_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.980 ns; Loc. = LCCOMB_X40_Y36_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~25 baud:inst|Add0~27 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.066 ns baud:inst\|Add0~29 16 COMB LCCOMB_X40_Y36_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.066 ns; Loc. = LCCOMB_X40_Y36_N28; Fanout = 2; COMB Node = 'baud:inst\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~27 baud:inst|Add0~29 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.241 ns baud:inst\|Add0~31 17 COMB LCCOMB_X40_Y36_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.241 ns; Loc. = LCCOMB_X40_Y36_N30; Fanout = 2; COMB Node = 'baud:inst\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { baud:inst|Add0~29 baud:inst|Add0~31 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.327 ns baud:inst\|Add0~33 18 COMB LCCOMB_X40_Y35_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.327 ns; Loc. = LCCOMB_X40_Y35_N0; Fanout = 2; COMB Node = 'baud:inst\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~31 baud:inst|Add0~33 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.413 ns baud:inst\|Add0~35 19 COMB LCCOMB_X40_Y35_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.413 ns; Loc. = LCCOMB_X40_Y35_N2; Fanout = 2; COMB Node = 'baud:inst\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~33 baud:inst|Add0~35 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.499 ns baud:inst\|Add0~37 20 COMB LCCOMB_X40_Y35_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.499 ns; Loc. = LCCOMB_X40_Y35_N4; Fanout = 2; COMB Node = 'baud:inst\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~35 baud:inst|Add0~37 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.585 ns baud:inst\|Add0~39 21 COMB LCCOMB_X40_Y35_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.585 ns; Loc. = LCCOMB_X40_Y35_N6; Fanout = 2; COMB Node = 'baud:inst\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~37 baud:inst|Add0~39 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.671 ns baud:inst\|Add0~41 22 COMB LCCOMB_X40_Y35_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.671 ns; Loc. = LCCOMB_X40_Y35_N8; Fanout = 2; COMB Node = 'baud:inst\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~39 baud:inst|Add0~41 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.757 ns baud:inst\|Add0~43 23 COMB LCCOMB_X40_Y35_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.757 ns; Loc. = LCCOMB_X40_Y35_N10; Fanout = 2; COMB Node = 'baud:inst\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~41 baud:inst|Add0~43 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.843 ns baud:inst\|Add0~45 24 COMB LCCOMB_X40_Y35_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.843 ns; Loc. = LCCOMB_X40_Y35_N12; Fanout = 2; COMB Node = 'baud:inst\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~43 baud:inst|Add0~45 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.033 ns baud:inst\|Add0~47 25 COMB LCCOMB_X40_Y35_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.033 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 2; COMB Node = 'baud:inst\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { baud:inst|Add0~45 baud:inst|Add0~47 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.119 ns baud:inst\|Add0~49 26 COMB LCCOMB_X40_Y35_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.119 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 2; COMB Node = 'baud:inst\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~47 baud:inst|Add0~49 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.205 ns baud:inst\|Add0~51 27 COMB LCCOMB_X40_Y35_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.205 ns; Loc. = LCCOMB_X40_Y35_N18; Fanout = 2; COMB Node = 'baud:inst\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~49 baud:inst|Add0~51 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.291 ns baud:inst\|Add0~53 28 COMB LCCOMB_X40_Y35_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.291 ns; Loc. = LCCOMB_X40_Y35_N20; Fanout = 2; COMB Node = 'baud:inst\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~51 baud:inst|Add0~53 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.377 ns baud:inst\|Add0~55 29 COMB LCCOMB_X40_Y35_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.377 ns; Loc. = LCCOMB_X40_Y35_N22; Fanout = 2; COMB Node = 'baud:inst\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~53 baud:inst|Add0~55 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.463 ns baud:inst\|Add0~57 30 COMB LCCOMB_X40_Y35_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.463 ns; Loc. = LCCOMB_X40_Y35_N24; Fanout = 2; COMB Node = 'baud:inst\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~55 baud:inst|Add0~57 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.549 ns baud:inst\|Add0~59 31 COMB LCCOMB_X40_Y35_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.549 ns; Loc. = LCCOMB_X40_Y35_N26; Fanout = 2; COMB Node = 'baud:inst\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~57 baud:inst|Add0~59 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.635 ns baud:inst\|Add0~61 32 COMB LCCOMB_X40_Y35_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.635 ns; Loc. = LCCOMB_X40_Y35_N28; Fanout = 1; COMB Node = 'baud:inst\|Add0~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { baud:inst|Add0~59 baud:inst|Add0~61 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.141 ns baud:inst\|Add0~62 33 COMB LCCOMB_X40_Y35_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.141 ns; Loc. = LCCOMB_X40_Y35_N30; Fanout = 1; COMB Node = 'baud:inst\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { baud:inst|Add0~61 baud:inst|Add0~62 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.370 ns) 6.657 ns baud:inst\|Add0~64 34 COMB LCCOMB_X39_Y36_N22 1 " "Info: 34: + IC(1.146 ns) + CELL(0.370 ns) = 6.657 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 1; COMB Node = 'baud:inst\|Add0~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { baud:inst|Add0~62 baud:inst|Add0~64 } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.765 ns baud:inst\|cnt\[31\] 35 REG LCFF_X39_Y36_N23 2 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 6.765 ns; Loc. = LCFF_X39_Y36_N23; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.457 ns ( 65.88 % ) " "Info: Total cell delay = 4.457 ns ( 65.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.308 ns ( 34.12 % ) " "Info: Total interconnect delay = 2.308 ns ( 34.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 1.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.296 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.666 ns) 3.296 ns baud:inst\|cnt\[31\] 3 REG LCFF_X39_Y36_N23 2 " "Info: 3: + IC(1.395 ns) + CELL(0.666 ns) = 3.296 ns; Loc. = LCFF_X39_Y36_N23; Fanout = 2; REG Node = 'baud:inst\|cnt\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.58 % ) " "Info: Total cell delay = 1.766 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 46.42 % ) " "Info: Total interconnect delay = 1.530 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.308 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.666 ns) 3.308 ns baud:inst\|cnt\[0\] 3 REG LCFF_X39_Y35_N21 3 " "Info: 3: + IC(1.407 ns) + CELL(0.666 ns) = 3.308 ns; Loc. = LCFF_X39_Y35_N21; Fanout = 3; REG Node = 'baud:inst\|cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.39 % ) " "Info: Total cell delay = 1.766 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.542 ns ( 46.61 % ) " "Info: Total interconnect delay = 1.542 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { baud:inst|cnt[0] baud:inst|Add0~1 baud:inst|Add0~3 baud:inst|Add0~5 baud:inst|Add0~7 baud:inst|Add0~9 baud:inst|Add0~11 baud:inst|Add0~13 baud:inst|Add0~15 baud:inst|Add0~17 baud:inst|Add0~19 baud:inst|Add0~21 baud:inst|Add0~23 baud:inst|Add0~25 baud:inst|Add0~27 baud:inst|Add0~29 baud:inst|Add0~31 baud:inst|Add0~33 baud:inst|Add0~35 baud:inst|Add0~37 baud:inst|Add0~39 baud:inst|Add0~41 baud:inst|Add0~43 baud:inst|Add0~45 baud:inst|Add0~47 baud:inst|Add0~49 baud:inst|Add0~51 baud:inst|Add0~53 baud:inst|Add0~55 baud:inst|Add0~57 baud:inst|Add0~59 baud:inst|Add0~61 baud:inst|Add0~62 baud:inst|Add0~64 baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.765 ns" { baud:inst|cnt[0] {} baud:inst|Add0~1 {} baud:inst|Add0~3 {} baud:inst|Add0~5 {} baud:inst|Add0~7 {} baud:inst|Add0~9 {} baud:inst|Add0~11 {} baud:inst|Add0~13 {} baud:inst|Add0~15 {} baud:inst|Add0~17 {} baud:inst|Add0~19 {} baud:inst|Add0~21 {} baud:inst|Add0~23 {} baud:inst|Add0~25 {} baud:inst|Add0~27 {} baud:inst|Add0~29 {} baud:inst|Add0~31 {} baud:inst|Add0~33 {} baud:inst|Add0~35 {} baud:inst|Add0~37 {} baud:inst|Add0~39 {} baud:inst|Add0~41 {} baud:inst|Add0~43 {} baud:inst|Add0~45 {} baud:inst|Add0~47 {} baud:inst|Add0~49 {} baud:inst|Add0~51 {} baud:inst|Add0~53 {} baud:inst|Add0~55 {} baud:inst|Add0~57 {} baud:inst|Add0~59 {} baud:inst|Add0~61 {} baud:inst|Add0~62 {} baud:inst|Add0~64 {} baud:inst|cnt[31] {} } { 0.000ns 1.162ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.146ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clk clk~clkctrl baud:inst|cnt[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.395ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { clk clk~clkctrl baud:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.308 ns" { clk {} clk~combout {} clk~clkctrl {} baud:inst|cnt[0] {} } { 0.000ns 0.000ns 0.135ns 1.407ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reciever:inst1\|rbuf\[7\] reset clk 3.969 ns register " "Info: tsu for register \"reciever:inst1\|rbuf\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is 3.969 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.996 ns + Longest pin register " "Info: + Longest pin to register delay is 12.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_AD4 58 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_AD4; Fanout = 58; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 32 -136 32 48 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.237 ns) + CELL(0.589 ns) 10.760 ns reciever:inst1\|rbuf\[7\]~0 2 COMB LCCOMB_X80_Y16_N22 8 " "Info: 2: + IC(9.237 ns) + CELL(0.589 ns) = 10.760 ns; Loc. = LCCOMB_X80_Y16_N22; Fanout = 8; COMB Node = 'reciever:inst1\|rbuf\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.826 ns" { reset reciever:inst1|rbuf[7]~0 } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.855 ns) 12.996 ns reciever:inst1\|rbuf\[7\] 3 REG LCFF_X78_Y18_N1 1 " "Info: 3: + IC(1.381 ns) + CELL(0.855 ns) = 12.996 ns; Loc. = LCFF_X78_Y18_N1; Fanout = 1; REG Node = 'reciever:inst1\|rbuf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 18.30 % ) " "Info: Total cell delay = 2.378 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.618 ns ( 81.70 % ) " "Info: Total interconnect delay = 10.618 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { reset reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { reset {} reset~combout {} reciever:inst1|rbuf[7]~0 {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 9.237ns 1.381ns } { 0.000ns 0.934ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.987 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 8.987 ns reciever:inst1\|rbuf\[7\] 4 REG LCFF_X78_Y18_N1 1 " "Info: 4: + IC(1.411 ns) + CELL(0.666 ns) = 8.987 ns; Loc. = LCFF_X78_Y18_N1; Fanout = 1; REG Node = 'reciever:inst1\|rbuf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.44 % ) " "Info: Total cell delay = 2.736 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.251 ns ( 69.56 % ) " "Info: Total interconnect delay = 6.251 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.987 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.987 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.411ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.996 ns" { reset reciever:inst1|rbuf[7]~0 reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.996 ns" { reset {} reset~combout {} reciever:inst1|rbuf[7]~0 {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 9.237ns 1.381ns } { 0.000ns 0.934ns 0.589ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.987 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|rbuf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.987 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|rbuf[7] {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.411ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rec_ready reciever:inst1\|r_ready 19.611 ns register " "Info: tco from clock \"clk\" to destination pin \"rec_ready\" through register \"reciever:inst1\|r_ready\" is 19.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.962 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.666 ns) 8.962 ns reciever:inst1\|r_ready 4 REG LCFF_X80_Y15_N9 2 " "Info: 4: + IC(1.386 ns) + CELL(0.666 ns) = 8.962 ns; Loc. = LCFF_X80_Y15_N9; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.53 % ) " "Info: Total cell delay = 2.736 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 69.47 % ) " "Info: Total interconnect delay = 6.226 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.386ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.345 ns + Longest register pin " "Info: + Longest register to pin delay is 10.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reciever:inst1\|r_ready 1 REG LCFF_X80_Y15_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X80_Y15_N9; Fanout = 2; REG Node = 'reciever:inst1\|r_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reciever:inst1|r_ready } "NODE_NAME" } } { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.149 ns) + CELL(3.196 ns) 10.345 ns rec_ready 2 PIN PIN_AB10 0 " "Info: 2: + IC(7.149 ns) + CELL(3.196 ns) = 10.345 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'rec_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 352 640 816 368 "rec_ready" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 30.89 % ) " "Info: Total cell delay = 3.196 ns ( 30.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.149 ns ( 69.11 % ) " "Info: Total interconnect delay = 7.149 ns ( 69.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.345 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 7.149ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.962 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl reciever:inst1|r_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.962 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} reciever:inst1|r_ready {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.386ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { reciever:inst1|r_ready rec_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.345 ns" { reciever:inst1|r_ready {} rec_ready {} } { 0.000ns 7.149ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:inst2\|txd_done xmit_cmd_p_in clk -0.021 ns register " "Info: th for register \"transfer:inst2\|txd_done\" (data pin = \"xmit_cmd_p_in\", clock pin = \"clk\") is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.945 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 16 -136 32 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.771 ns) + CELL(0.970 ns) 4.841 ns baud:inst\|bclk 2 REG LCFF_X39_Y36_N9 1 " "Info: 2: + IC(2.771 ns) + CELL(0.970 ns) = 4.841 ns; Loc. = LCFF_X39_Y36_N9; Fanout = 1; REG Node = 'baud:inst\|bclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { clk baud:inst|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.910 ns baud:inst\|bclk~clkctrl 3 COMB CLKCTRL_G10 101 " "Info: 3: + IC(2.069 ns) + CELL(0.000 ns) = 6.910 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'baud:inst\|bclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { baud:inst|bclk baud:inst|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.666 ns) 8.945 ns transfer:inst2\|txd_done 4 REG LCFF_X32_Y15_N19 2 " "Info: 4: + IC(1.369 ns) + CELL(0.666 ns) = 8.945 ns; Loc. = LCFF_X32_Y15_N19; Fanout = 2; REG Node = 'transfer:inst2\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 30.59 % ) " "Info: Total cell delay = 2.736 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.209 ns ( 69.41 % ) " "Info: Total interconnect delay = 6.209 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.369ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.272 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns xmit_cmd_p_in 1 PIN PIN_AC6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AC6; Fanout = 5; PIN Node = 'xmit_cmd_p_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xmit_cmd_p_in } "NODE_NAME" } } { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 184 -144 24 200 "xmit_cmd_p_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.590 ns) + CELL(0.650 ns) 9.164 ns transfer:inst2\|txd_done~0 2 COMB LCCOMB_X32_Y15_N18 1 " "Info: 2: + IC(7.590 ns) + CELL(0.650 ns) = 9.164 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'transfer:inst2\|txd_done~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.272 ns transfer:inst2\|txd_done 3 REG LCFF_X32_Y15_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.272 ns; Loc. = LCFF_X32_Y15_N19; Fanout = 2; REG Node = 'transfer:inst2\|txd_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 18.14 % ) " "Info: Total cell delay = 1.682 ns ( 18.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.590 ns ( 81.86 % ) " "Info: Total interconnect delay = 7.590 ns ( 81.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|txd_done~0 {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 7.590ns 0.000ns } { 0.000ns 0.924ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { clk baud:inst|bclk baud:inst|bclk~clkctrl transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { clk {} clk~combout {} baud:inst|bclk {} baud:inst|bclk~clkctrl {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 2.771ns 2.069ns 1.369ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { xmit_cmd_p_in transfer:inst2|txd_done~0 transfer:inst2|txd_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { xmit_cmd_p_in {} xmit_cmd_p_in~combout {} transfer:inst2|txd_done~0 {} transfer:inst2|txd_done {} } { 0.000ns 0.000ns 7.590ns 0.000ns } { 0.000ns 0.924ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:39 2017 " "Info: Processing ended: Fri Jun 02 00:32:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
