// Seed: 582899610
module module_0 (
    input uwire id_0
    , id_12,
    input tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri id_7
    , id_13,
    input wor id_8,
    input tri0 id_9
    , id_14,
    output tri0 id_10
);
  initial if (1) @(negedge 1 + ~1 or id_7) $display(1'b0, 1);
  assign id_14 = id_14;
  tri0 id_15, id_16;
  wire id_17;
  wire id_18, id_19, id_20;
  assign id_16 = id_0;
  wire id_21, id_22;
  wire id_23, id_24, id_25;
  id_26(
      .id_0(id_4),
      .id_1(1),
      .id_2(id_12),
      .id_3(1'b0),
      .id_4((!1)),
      .id_5(1'd0),
      .id_6(1'h0),
      .id_7(id_14)
  );
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11#(.id_31(1)),
    output wire id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input wand id_16
    , id_32,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21,
    output supply0 id_22,
    output wand id_23,
    output wire id_24,
    input supply0 id_25,
    input uwire id_26,
    input wire id_27,
    input wor id_28,
    output uwire id_29
);
  supply1 id_33;
  module_0(
      id_4, id_32, id_7, id_8, id_20, id_22, id_19, id_26, id_26, id_11, id_32
  );
  wand id_34;
  always_comb id_34 = id_33;
  assign id_22 = id_33;
  always_comb if (id_25) $display(id_32, id_25 | 1'h0, {1{1}}, id_1);
endmodule
