Analysis & Synthesis report for ddc
Tue Nov 18 14:43:23 2014
Quartus II 64-Bit Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Failed - Tue Nov 18 14:43:23 2014        ;
; Quartus II 64-Bit Version     ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                 ; ddc                                      ;
; Top-level Entity Name         ; fir2_st                                  ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A until Partition Merge                ;
;     Combinational ALUTs       ; N/A until Partition Merge                ;
;     Dedicated logic registers ; N/A until Partition Merge                ;
; Total registers               ; N/A until Partition Merge                ;
; Total pins                    ; N/A until Partition Merge                ;
; Total virtual pins            ; N/A until Partition Merge                ;
; Total block memory bits       ; N/A until Partition Merge                ;
; DSP block 9-bit elements      ; N/A until Partition Merge                ;
; Total PLLs                    ; N/A until Partition Merge                ;
; Total DLLs                    ; N/A until Partition Merge                ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2S90F1020I4      ;                    ;
; Top-level entity name                                          ; fir2_st            ; ddc                ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Optimization Technique                                         ; Speed              ; Balanced           ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Tue Nov 18 14:43:08 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ddc -c ddc
Info: Found 1 design units, including 1 entities, in source file ddc.v
    Info: Found entity 1: ddc
Info: Found 1 design units, including 1 entities, in source file NCO1_st.v
    Info: Found entity 1: NCO1_st
Info: Found 1 design units, including 1 entities, in source file NCO1.v
    Info: Found entity 1: NCO1
Info: Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_91.vhd
    Info: Found design unit 1: auk_dspip_lib_pkg_fir_91
Info: Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_91.vhd
    Info: Found design unit 1: auk_dspip_math_pkg_fir_91
    Info: Found design unit 2: auk_dspip_math_pkg_fir_91-body
Info: Found 1 design units, including 1 entities, in source file fir2_st.v
    Info: Found entity 1: FIR2_st
Info: Found 2 design units, including 1 entities, in source file fir2_ast.vhd
    Info: Found design unit 1: FIR2_ast-struct
    Info: Found entity 1: FIR2_ast
Info: Found 1 design units, including 1 entities, in source file fir2.v
    Info: Found entity 1: FIR2
Info: Found 1 design units, including 1 entities, in source file fir3_st.v
    Info: Found entity 1: FIR3_st
Info: Found 2 design units, including 1 entities, in source file fir3_ast.vhd
    Info: Found design unit 1: FIR3_ast-struct
    Info: Found entity 1: FIR3_ast
Info: Found 1 design units, including 1 entities, in source file fir3.v
    Info: Found entity 1: FIR3
Info: Found 2 design units, including 1 entities, in source file MULT1.vhd
    Info: Found design unit 1: mult1-SYN
    Info: Found entity 1: MULT1
Info: Found 1 design units, including 1 entities, in source file XCY.v
    Info: Found entity 1: XCY
Info: Found 1 design units, including 1 entities, in source file XCY1.v
    Info: Found entity 1: XCY1
Info: Found 1 design units, including 1 entities, in source file ddc_tb.v
    Info: Found entity 1: ddc_tb
Info: Found 1 design units, including 1 entities, in source file NCO_st.v
    Info: Found entity 1: NCO_st
Info: Found 2 design units, including 1 entities, in source file NCO.vhd
    Info: Found design unit 1: NCO-SYN
    Info: Found entity 1: NCO
Info: Found 1 design units, including 0 entities, in source file ../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_lib_pkg_fir_81.vhd
    Info: Found design unit 1: auk_dspip_lib_pkg_fir_81
Info: Found 2 design units, including 0 entities, in source file ../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_math_pkg_fir_81.vhd
    Info: Found design unit 1: auk_dspip_math_pkg_fir_81
    Info: Found design unit 2: auk_dspip_math_pkg_fir_81-body
Info: Found 1 design units, including 1 entities, in source file fir1_st.v
    Info: Found entity 1: FIR1_st
Info: Found 2 design units, including 1 entities, in source file fir1_ast.vhd
    Info: Found design unit 1: FIR1_ast-struct
    Info: Found entity 1: FIR1_ast
Info: Found 2 design units, including 1 entities, in source file fir1.vhd
    Info: Found design unit 1: FIR1-SYN
    Info: Found entity 1: FIR1
Warning (10236): Verilog HDL Implicit Net warning at ddc.v(123): created implicit net for "data_in"
Error: Top-level design entity "fir2_st" is undefined
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 308 megabytes
    Error: Processing ended: Tue Nov 18 14:43:30 2014
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:02


