
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000272  00800100  00009d98  00009e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009d98  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000555  00800372  00800372  0000a09e  2**0
                  ALLOC
  3 .stab         00000210  00000000  00000000  0000a0a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000050  00000000  00000000  0000a2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000400  00000000  00000000  0000a300  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000035da  00000000  00000000  0000a700  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00009670  00000000  00000000  0000dcda  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000028af  00000000  00000000  0001734a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007484  00000000  00000000  00019bf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000015e0  00000000  00000000  00021080  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002cae  00000000  00000000  00022660  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000040c2  00000000  00000000  0002530e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000048  00000000  00000000  000293d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 38 05 	jmp	0xa70	; 0xa70 <__ctors_end>
       4:	0c 94 b7 2f 	jmp	0x5f6e	; 0x5f6e <__vector_1>
       8:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
       c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      10:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      14:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      18:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      1c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      20:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      24:	0c 94 31 2f 	jmp	0x5e62	; 0x5e62 <__vector_9>
      28:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      2c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      30:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      34:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      38:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      3c:	0c 94 ac 2e 	jmp	0x5d58	; 0x5d58 <__vector_15>
      40:	0c 94 ac 2e 	jmp	0x5d58	; 0x5d58 <__vector_15>
      44:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      48:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      4c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      50:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      54:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      58:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      5c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      60:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      64:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      68:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      6c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      70:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      74:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      78:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      7c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      80:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      84:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      88:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      8c:	66 1e       	adc	r6, r22
      8e:	6c 1e       	adc	r6, r28
      90:	6f 1e       	adc	r6, r31
      92:	72 1e       	adc	r7, r18
      94:	75 1e       	adc	r7, r21
      96:	78 1e       	adc	r7, r24
      98:	7e 1e       	adc	r7, r30
      9a:	7b 1e       	adc	r7, r27
      9c:	81 1e       	adc	r8, r17
      9e:	84 1e       	adc	r8, r20
      a0:	87 1e       	adc	r8, r23
      a2:	90 1e       	adc	r9, r16
      a4:	93 1e       	adc	r9, r19
      a6:	96 1e       	adc	r9, r22
      a8:	99 1e       	adc	r9, r25
      aa:	8d 1e       	adc	r8, r29
      ac:	63 1e       	adc	r6, r19
      ae:	69 1e       	adc	r6, r25
      b0:	9c 1e       	adc	r9, r28
      b2:	9f 1e       	adc	r9, r31
      b4:	8a 1e       	adc	r8, r26
      b6:	60 1e       	adc	r6, r16
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x49f>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2131>:
     13a:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     14a:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

00000157 <__c.2109>:
     157:	0d 0a 00                                            ...

0000015a <__c.2107>:
     15a:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     16a:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000177 <__c.2105>:
     177:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     187:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000190 <__c.2103>:
     190:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     1a0:	3a 20 00                                            : .

000001a3 <__c.2101>:
     1a3:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000001b3 <__c.2099>:
     1b3:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     1c3:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000001ce <__c.2097>:
     1ce:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000001df <__c.2095>:
     1df:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     1ef:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000200 <__c.2093>:
     200:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     210:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000021b <__c.2091>:
     21b:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

00000226 <__c.2182>:
     226:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000022d <__c.2179>:
     22d:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

0000023c <__c.2176>:
     23c:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000024d <__c.2173>:
     24d:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     25d:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000268 <__c.2170>:
     268:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     278:	20 53 69 67 6e 61 6c 00                              Signal.

00000280 <__c.2167>:
     280:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     290:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000002a0 <__c.2164>:
     2a0:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     2b0:	72 6f 72 00                                         ror.

000002b4 <__c.2161>:
     2b4:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000002c5 <__c.2158>:
     2c5:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     2d5:	61 72 74 00                                         art.

000002d9 <__c.2155>:
     2d9:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000002e8 <__c.2152>:
     2e8:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     2f8:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000303 <__c.2149>:
     303:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

0000030f <__c.2146>:
     30f:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     31f:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     32f:	20 6f 6b 3f 00                                       ok?.

00000334 <__c.2143>:
     334:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     344:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000352 <__c.2140>:
     352:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     362:	72 74 00                                            rt.

00000365 <__c.2137>:
     365:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     375:	49 44 00                                            ID.

00000378 <__c.2134>:
     378:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     388:	20 57 61 6b 65 75 70 00                              Wakeup.

00000390 <__c.2131>:
     390:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     3a0:	6c 61 74 65 64 00                                   lated.

000003a6 <__c.2128>:
     3a6:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     3b6:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000003c1 <__c.2125>:
     3c1:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     3d1:	69 6e 74 65 72 00                                   inter.

000003d7 <__c.2122>:
     3d7:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     3e7:	6c 6f 77 00                                         low.

000003eb <__c.2119>:
     3eb:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     3fb:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     40b:	6e 6f 75 67 68 21 00                                nough!.

00000412 <__c.2115>:
     412:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     422:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     432:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     442:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000044e <__c.2112>:
     44e:	29 3a 20 00                                         ): .

00000452 <__c.2110>:
     452:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000045e <__c.1985>:
     45e:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000046d <font5x7>:
     46d:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     47d:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     495:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     4a5:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     4bd:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     4cd:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     4dd:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     4ed:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     4fd:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     50d:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     51d:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     52d:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     53d:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     54d:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     55d:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     56d:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     57d:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     58d:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     59d:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     5ad:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     5bd:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     5cd:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     5dd:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     5ed:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     5fd:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     60d:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     61d:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     62d:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     63d:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     64d:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     65d:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     66d:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     67d:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     68d:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     69d:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     6ad:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     6bd:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     6cd:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     6dd:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     6f9:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     709:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     749:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     791:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     7a1:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     7b1:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     7c1:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     7d1:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     7f9:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     809:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     819:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     829:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     839:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     849:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     859:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     881:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     891:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     8a1:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     8b9:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     8c9:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     8d9:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     8e9:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     8f9:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     909:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     919:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     929:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     939:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     949:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     959:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     969:	51 50 51 3c                                         QPQ<

0000096d <__c.1790>:
     96d:	6e 61 6e 00                                         nan.

00000971 <__c.1788>:
     971:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     981:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     991:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     9a1:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     9b1:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     9c1:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     9d1:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     9e1:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     9f1:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a01:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a11:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a21:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     a31:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a41:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     a51:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     a61:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

00000a70 <__ctors_end>:
     a70:	11 24       	eor	r1, r1
     a72:	1f be       	out	0x3f, r1	; 63
     a74:	cf ef       	ldi	r28, 0xFF	; 255
     a76:	d0 e1       	ldi	r29, 0x10	; 16
     a78:	de bf       	out	0x3e, r29	; 62
     a7a:	cd bf       	out	0x3d, r28	; 61

00000a7c <__do_copy_data>:
     a7c:	13 e0       	ldi	r17, 0x03	; 3
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b1 e0       	ldi	r27, 0x01	; 1
     a82:	e8 e9       	ldi	r30, 0x98	; 152
     a84:	fd e9       	ldi	r31, 0x9D	; 157
     a86:	00 e0       	ldi	r16, 0x00	; 0
     a88:	0b bf       	out	0x3b, r16	; 59
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <__do_copy_data+0x14>
     a8c:	07 90       	elpm	r0, Z+
     a8e:	0d 92       	st	X+, r0
     a90:	a2 37       	cpi	r26, 0x72	; 114
     a92:	b1 07       	cpc	r27, r17
     a94:	d9 f7       	brne	.-10     	; 0xa8c <__do_copy_data+0x10>

00000a96 <__do_clear_bss>:
     a96:	18 e0       	ldi	r17, 0x08	; 8
     a98:	a2 e7       	ldi	r26, 0x72	; 114
     a9a:	b3 e0       	ldi	r27, 0x03	; 3
     a9c:	01 c0       	rjmp	.+2      	; 0xaa0 <.do_clear_bss_start>

00000a9e <.do_clear_bss_loop>:
     a9e:	1d 92       	st	X+, r1

00000aa0 <.do_clear_bss_start>:
     aa0:	a7 3c       	cpi	r26, 0xC7	; 199
     aa2:	b1 07       	cpc	r27, r17
     aa4:	e1 f7       	brne	.-8      	; 0xa9e <.do_clear_bss_loop>
     aa6:	0e 94 1b 08 	call	0x1036	; 0x1036 <main>
     aaa:	0c 94 ca 4e 	jmp	0x9d94	; 0x9d94 <_exit>

00000aae <__bad_interrupt>:
     aae:	0c 94 63 2f 	jmp	0x5ec6	; 0x5ec6 <__vector_default>

00000ab2 <kill_stack>:


}

uint8_t kill_stack(uint8_t val)
{
     ab2:	af 92       	push	r10
     ab4:	bf 92       	push	r11
     ab6:	df 92       	push	r13
     ab8:	ef 92       	push	r14
     aba:	ff 92       	push	r15
     abc:	0f 93       	push	r16
     abe:	1f 93       	push	r17
     ac0:	df 93       	push	r29
     ac2:	cf 93       	push	r28
     ac4:	cd b7       	in	r28, 0x3d	; 61
     ac6:	de b7       	in	r29, 0x3e	; 62
     ac8:	2a 97       	sbiw	r28, 0x0a	; 10
     aca:	0f b6       	in	r0, 0x3f	; 63
     acc:	f8 94       	cli
     ace:	de bf       	out	0x3e, r29	; 62
     ad0:	0f be       	out	0x3f, r0	; 63
     ad2:	cd bf       	out	0x3d, r28	; 61
     ad4:	d8 2e       	mov	r13, r24
     ad6:	7e 01       	movw	r14, r28
     ad8:	08 94       	sec
     ada:	e1 1c       	adc	r14, r1
     adc:	f1 1c       	adc	r15, r1
     ade:	87 01       	movw	r16, r14
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
     ae0:	9e 01       	movw	r18, r28
     ae2:	25 5f       	subi	r18, 0xF5	; 245
     ae4:	3f 4f       	sbci	r19, 0xFF	; 255
     ae6:	80 2f       	mov	r24, r16
     ae8:	8e 19       	sub	r24, r14
     aea:	d8 01       	movw	r26, r16
     aec:	8d 93       	st	X+, r24
     aee:	8d 01       	movw	r16, r26
     af0:	a2 17       	cp	r26, r18
     af2:	b3 07       	cpc	r27, r19
     af4:	c1 f7       	brne	.-16     	; 0xae6 <kill_stack+0x34>
for(i=0; i<10; i++ ) printf( "%d ", bad_memory[i]);
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	a8 2e       	mov	r10, r24
     afa:	81 e0       	ldi	r24, 0x01	; 1
     afc:	b8 2e       	mov	r11, r24
     afe:	00 d0       	rcall	.+0      	; 0xb00 <kill_stack+0x4e>
     b00:	00 d0       	rcall	.+0      	; 0xb02 <kill_stack+0x50>
     b02:	ed b7       	in	r30, 0x3d	; 61
     b04:	fe b7       	in	r31, 0x3e	; 62
     b06:	31 96       	adiw	r30, 0x01	; 1
     b08:	ad b7       	in	r26, 0x3d	; 61
     b0a:	be b7       	in	r27, 0x3e	; 62
     b0c:	12 96       	adiw	r26, 0x02	; 2
     b0e:	bc 92       	st	X, r11
     b10:	ae 92       	st	-X, r10
     b12:	11 97       	sbiw	r26, 0x01	; 1
     b14:	d7 01       	movw	r26, r14
     b16:	8d 91       	ld	r24, X+
     b18:	7d 01       	movw	r14, r26
     b1a:	82 83       	std	Z+2, r24	; 0x02
     b1c:	13 82       	std	Z+3, r1	; 0x03
     b1e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
     b22:	0f 90       	pop	r0
     b24:	0f 90       	pop	r0
     b26:	0f 90       	pop	r0
     b28:	0f 90       	pop	r0
     b2a:	e0 16       	cp	r14, r16
     b2c:	f1 06       	cpc	r15, r17
     b2e:	39 f7       	brne	.-50     	; 0xafe <kill_stack+0x4c>
   printf( "Die Stack %d\r\n",val );
     b30:	00 d0       	rcall	.+0      	; 0xb32 <kill_stack+0x80>
     b32:	00 d0       	rcall	.+0      	; 0xb34 <kill_stack+0x82>
     b34:	ed b7       	in	r30, 0x3d	; 61
     b36:	fe b7       	in	r31, 0x3e	; 62
     b38:	31 96       	adiw	r30, 0x01	; 1
     b3a:	84 e0       	ldi	r24, 0x04	; 4
     b3c:	91 e0       	ldi	r25, 0x01	; 1
     b3e:	ad b7       	in	r26, 0x3d	; 61
     b40:	be b7       	in	r27, 0x3e	; 62
     b42:	12 96       	adiw	r26, 0x02	; 2
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	11 97       	sbiw	r26, 0x01	; 1
     b4a:	d2 82       	std	Z+2, r13	; 0x02
     b4c:	13 82       	std	Z+3, r1	; 0x03
     b4e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
if(val>1) kill_stack(val-1);
     b52:	0f 90       	pop	r0
     b54:	0f 90       	pop	r0
     b56:	0f 90       	pop	r0
     b58:	0f 90       	pop	r0
     b5a:	b1 e0       	ldi	r27, 0x01	; 1
     b5c:	bd 15       	cp	r27, r13
     b5e:	20 f4       	brcc	.+8      	; 0xb68 <kill_stack+0xb6>
     b60:	8d 2d       	mov	r24, r13
     b62:	81 50       	subi	r24, 0x01	; 1
     b64:	0e 94 59 05 	call	0xab2	; 0xab2 <kill_stack>
return 0;
}
     b68:	80 e0       	ldi	r24, 0x00	; 0
     b6a:	2a 96       	adiw	r28, 0x0a	; 10
     b6c:	0f b6       	in	r0, 0x3f	; 63
     b6e:	f8 94       	cli
     b70:	de bf       	out	0x3e, r29	; 62
     b72:	0f be       	out	0x3f, r0	; 63
     b74:	cd bf       	out	0x3d, r28	; 61
     b76:	cf 91       	pop	r28
     b78:	df 91       	pop	r29
     b7a:	1f 91       	pop	r17
     b7c:	0f 91       	pop	r16
     b7e:	ff 90       	pop	r15
     b80:	ef 90       	pop	r14
     b82:	df 90       	pop	r13
     b84:	bf 90       	pop	r11
     b86:	af 90       	pop	r10
     b88:	08 95       	ret

00000b8a <nrk_create_taskset>:
        }
}

void
nrk_create_taskset()
{
     b8a:	6f 92       	push	r6
     b8c:	7f 92       	push	r7
     b8e:	8f 92       	push	r8
     b90:	9f 92       	push	r9
     b92:	af 92       	push	r10
     b94:	bf 92       	push	r11
     b96:	cf 92       	push	r12
     b98:	df 92       	push	r13
     b9a:	ff 92       	push	r15
     b9c:	0f 93       	push	r16
     b9e:	1f 93       	push	r17
  nrk_task_set_entry_function( &TaskOne, Task1);
     ba0:	0a e2       	ldi	r16, 0x2A	; 42
     ba2:	14 e0       	ldi	r17, 0x04	; 4
     ba4:	c8 01       	movw	r24, r16
     ba6:	6c ec       	ldi	r22, 0xCC	; 204
     ba8:	77 e0       	ldi	r23, 0x07	; 7
     baa:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     bae:	c8 01       	movw	r24, r16
     bb0:	6c ef       	ldi	r22, 0xFC	; 252
     bb2:	74 e0       	ldi	r23, 0x04	; 4
     bb4:	40 e8       	ldi	r20, 0x80	; 128
     bb6:	50 e0       	ldi	r21, 0x00	; 0
     bb8:	0e 94 67 30 	call	0x60ce	; 0x60ce <nrk_task_set_stk>
  TaskOne.prio = 1;
     bbc:	ff 24       	eor	r15, r15
     bbe:	f3 94       	inc	r15
     bc0:	f0 92 32 04 	sts	0x0432, r15
  TaskOne.FirstActivation = TRUE;
     bc4:	f0 92 31 04 	sts	0x0431, r15
  TaskOne.Type = BASIC_TASK;
     bc8:	f0 92 33 04 	sts	0x0433, r15
  TaskOne.SchType = PREEMPTIVE;
     bcc:	f0 92 34 04 	sts	0x0434, r15
  TaskOne.period.secs = 10;
     bd0:	8a e0       	ldi	r24, 0x0A	; 10
     bd2:	90 e0       	ldi	r25, 0x00	; 0
     bd4:	a0 e0       	ldi	r26, 0x00	; 0
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	80 93 35 04 	sts	0x0435, r24
     bdc:	90 93 36 04 	sts	0x0436, r25
     be0:	a0 93 37 04 	sts	0x0437, r26
     be4:	b0 93 38 04 	sts	0x0438, r27
  TaskOne.period.nano_secs = 0*NANOS_PER_MS;
     be8:	10 92 39 04 	sts	0x0439, r1
     bec:	10 92 3a 04 	sts	0x043A, r1
     bf0:	10 92 3b 04 	sts	0x043B, r1
     bf4:	10 92 3c 04 	sts	0x043C, r1
  TaskOne.cpu_reserve.secs = 1;
     bf8:	21 e0       	ldi	r18, 0x01	; 1
     bfa:	62 2e       	mov	r6, r18
     bfc:	71 2c       	mov	r7, r1
     bfe:	81 2c       	mov	r8, r1
     c00:	91 2c       	mov	r9, r1
     c02:	60 92 3d 04 	sts	0x043D, r6
     c06:	70 92 3e 04 	sts	0x043E, r7
     c0a:	80 92 3f 04 	sts	0x043F, r8
     c0e:	90 92 40 04 	sts	0x0440, r9
  TaskOne.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     c12:	10 92 41 04 	sts	0x0441, r1
     c16:	10 92 42 04 	sts	0x0442, r1
     c1a:	10 92 43 04 	sts	0x0443, r1
     c1e:	10 92 44 04 	sts	0x0444, r1
  TaskOne.offset.secs = 0;
     c22:	10 92 45 04 	sts	0x0445, r1
     c26:	10 92 46 04 	sts	0x0446, r1
     c2a:	10 92 47 04 	sts	0x0447, r1
     c2e:	10 92 48 04 	sts	0x0448, r1
  TaskOne.offset.nano_secs= 0;
     c32:	10 92 49 04 	sts	0x0449, r1
     c36:	10 92 4a 04 	sts	0x044A, r1
     c3a:	10 92 4b 04 	sts	0x044B, r1
     c3e:	10 92 4c 04 	sts	0x044C, r1
  nrk_activate_task (&TaskOne);
     c42:	c8 01       	movw	r24, r16
     c44:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <nrk_activate_task>


  nrk_task_set_entry_function( &TaskTwo, Task2);
     c48:	07 e1       	ldi	r16, 0x17	; 23
     c4a:	17 e0       	ldi	r17, 0x07	; 7
     c4c:	c8 01       	movw	r24, r16
     c4e:	61 e9       	ldi	r22, 0x91	; 145
     c50:	77 e0       	ldi	r23, 0x07	; 7
     c52:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     c56:	c8 01       	movw	r24, r16
     c58:	65 e5       	ldi	r22, 0x55	; 85
     c5a:	74 e0       	ldi	r23, 0x04	; 4
     c5c:	40 e8       	ldi	r20, 0x80	; 128
     c5e:	50 e0       	ldi	r21, 0x00	; 0
     c60:	0e 94 67 30 	call	0x60ce	; 0x60ce <nrk_task_set_stk>
  TaskTwo.prio = 2;
     c64:	82 e0       	ldi	r24, 0x02	; 2
     c66:	80 93 1f 07 	sts	0x071F, r24
  TaskTwo.FirstActivation = TRUE;
     c6a:	f0 92 1e 07 	sts	0x071E, r15
  TaskTwo.Type = BASIC_TASK;
     c6e:	f0 92 20 07 	sts	0x0720, r15
  TaskTwo.SchType = PREEMPTIVE;
     c72:	f0 92 21 07 	sts	0x0721, r15
  TaskTwo.period.secs = 5;
     c76:	95 e0       	ldi	r25, 0x05	; 5
     c78:	a9 2e       	mov	r10, r25
     c7a:	b1 2c       	mov	r11, r1
     c7c:	c1 2c       	mov	r12, r1
     c7e:	d1 2c       	mov	r13, r1
     c80:	a0 92 22 07 	sts	0x0722, r10
     c84:	b0 92 23 07 	sts	0x0723, r11
     c88:	c0 92 24 07 	sts	0x0724, r12
     c8c:	d0 92 25 07 	sts	0x0725, r13
  TaskTwo.period.nano_secs = 0*NANOS_PER_MS;
     c90:	10 92 26 07 	sts	0x0726, r1
     c94:	10 92 27 07 	sts	0x0727, r1
     c98:	10 92 28 07 	sts	0x0728, r1
     c9c:	10 92 29 07 	sts	0x0729, r1
  TaskTwo.cpu_reserve.secs = 2;
     ca0:	82 e0       	ldi	r24, 0x02	; 2
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	a0 e0       	ldi	r26, 0x00	; 0
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	80 93 2a 07 	sts	0x072A, r24
     cac:	90 93 2b 07 	sts	0x072B, r25
     cb0:	a0 93 2c 07 	sts	0x072C, r26
     cb4:	b0 93 2d 07 	sts	0x072D, r27
  TaskTwo.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     cb8:	10 92 2e 07 	sts	0x072E, r1
     cbc:	10 92 2f 07 	sts	0x072F, r1
     cc0:	10 92 30 07 	sts	0x0730, r1
     cc4:	10 92 31 07 	sts	0x0731, r1
  TaskTwo.offset.secs = 0;
     cc8:	10 92 32 07 	sts	0x0732, r1
     ccc:	10 92 33 07 	sts	0x0733, r1
     cd0:	10 92 34 07 	sts	0x0734, r1
     cd4:	10 92 35 07 	sts	0x0735, r1
  TaskTwo.offset.nano_secs= 0;
     cd8:	10 92 36 07 	sts	0x0736, r1
     cdc:	10 92 37 07 	sts	0x0737, r1
     ce0:	10 92 38 07 	sts	0x0738, r1
     ce4:	10 92 39 07 	sts	0x0739, r1
  nrk_activate_task (&TaskTwo);
     ce8:	c8 01       	movw	r24, r16
     cea:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <nrk_activate_task>


  nrk_task_set_entry_function( &TaskThree, Task3);
     cee:	09 ed       	ldi	r16, 0xD9	; 217
     cf0:	14 e0       	ldi	r17, 0x04	; 4
     cf2:	c8 01       	movw	r24, r16
     cf4:	66 e5       	ldi	r22, 0x56	; 86
     cf6:	77 e0       	ldi	r23, 0x07	; 7
     cf8:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     cfc:	c8 01       	movw	r24, r16
     cfe:	68 ea       	ldi	r22, 0xA8	; 168
     d00:	73 e0       	ldi	r23, 0x03	; 3
     d02:	40 e8       	ldi	r20, 0x80	; 128
     d04:	50 e0       	ldi	r21, 0x00	; 0
     d06:	0e 94 67 30 	call	0x60ce	; 0x60ce <nrk_task_set_stk>
  TaskThree.prio = 3;
     d0a:	83 e0       	ldi	r24, 0x03	; 3
     d0c:	80 93 e1 04 	sts	0x04E1, r24
  TaskThree.FirstActivation = TRUE;
     d10:	f0 92 e0 04 	sts	0x04E0, r15
  TaskThree.Type = BASIC_TASK;
     d14:	f0 92 e2 04 	sts	0x04E2, r15
  TaskThree.SchType = PREEMPTIVE;
     d18:	f0 92 e3 04 	sts	0x04E3, r15
  TaskThree.period.secs = 5;
     d1c:	a0 92 e4 04 	sts	0x04E4, r10
     d20:	b0 92 e5 04 	sts	0x04E5, r11
     d24:	c0 92 e6 04 	sts	0x04E6, r12
     d28:	d0 92 e7 04 	sts	0x04E7, r13
  TaskThree.period.nano_secs = 0;
     d2c:	10 92 e8 04 	sts	0x04E8, r1
     d30:	10 92 e9 04 	sts	0x04E9, r1
     d34:	10 92 ea 04 	sts	0x04EA, r1
     d38:	10 92 eb 04 	sts	0x04EB, r1
  TaskThree.cpu_reserve.secs = 1;
     d3c:	60 92 ec 04 	sts	0x04EC, r6
     d40:	70 92 ed 04 	sts	0x04ED, r7
     d44:	80 92 ee 04 	sts	0x04EE, r8
     d48:	90 92 ef 04 	sts	0x04EF, r9
  TaskThree.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     d4c:	10 92 f0 04 	sts	0x04F0, r1
     d50:	10 92 f1 04 	sts	0x04F1, r1
     d54:	10 92 f2 04 	sts	0x04F2, r1
     d58:	10 92 f3 04 	sts	0x04F3, r1
  TaskThree.offset.secs = 0;
     d5c:	10 92 f4 04 	sts	0x04F4, r1
     d60:	10 92 f5 04 	sts	0x04F5, r1
     d64:	10 92 f6 04 	sts	0x04F6, r1
     d68:	10 92 f7 04 	sts	0x04F7, r1
  TaskThree.offset.nano_secs= 0;
     d6c:	10 92 f8 04 	sts	0x04F8, r1
     d70:	10 92 f9 04 	sts	0x04F9, r1
     d74:	10 92 fa 04 	sts	0x04FA, r1
     d78:	10 92 fb 04 	sts	0x04FB, r1
  nrk_activate_task (&TaskThree);
     d7c:	c8 01       	movw	r24, r16
     d7e:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <nrk_activate_task>


  nrk_task_set_entry_function( &TaskFour, Task4);
     d82:	03 e8       	ldi	r16, 0x83	; 131
     d84:	13 e0       	ldi	r17, 0x03	; 3
     d86:	c8 01       	movw	r24, r16
     d88:	6b e1       	ldi	r22, 0x1B	; 27
     d8a:	77 e0       	ldi	r23, 0x07	; 7
     d8c:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskFour, Stack4, NRK_APP_STACKSIZE);
     d90:	c8 01       	movw	r24, r16
     d92:	67 e9       	ldi	r22, 0x97	; 151
     d94:	76 e0       	ldi	r23, 0x06	; 6
     d96:	40 e8       	ldi	r20, 0x80	; 128
     d98:	50 e0       	ldi	r21, 0x00	; 0
     d9a:	0e 94 67 30 	call	0x60ce	; 0x60ce <nrk_task_set_stk>
  TaskFour.prio = 4;
     d9e:	84 e0       	ldi	r24, 0x04	; 4
     da0:	80 93 8b 03 	sts	0x038B, r24
  TaskFour.FirstActivation = TRUE;
     da4:	f0 92 8a 03 	sts	0x038A, r15
  TaskFour.Type = BASIC_TASK;
     da8:	f0 92 8c 03 	sts	0x038C, r15
  TaskFour.SchType = PREEMPTIVE;
     dac:	f0 92 8d 03 	sts	0x038D, r15
  TaskFour.period.secs = 7;
     db0:	87 e0       	ldi	r24, 0x07	; 7
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	a0 e0       	ldi	r26, 0x00	; 0
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	80 93 8e 03 	sts	0x038E, r24
     dbc:	90 93 8f 03 	sts	0x038F, r25
     dc0:	a0 93 90 03 	sts	0x0390, r26
     dc4:	b0 93 91 03 	sts	0x0391, r27
  TaskFour.period.nano_secs = 0;
     dc8:	10 92 92 03 	sts	0x0392, r1
     dcc:	10 92 93 03 	sts	0x0393, r1
     dd0:	10 92 94 03 	sts	0x0394, r1
     dd4:	10 92 95 03 	sts	0x0395, r1
  TaskFour.cpu_reserve.secs = 1;
     dd8:	60 92 96 03 	sts	0x0396, r6
     ddc:	70 92 97 03 	sts	0x0397, r7
     de0:	80 92 98 03 	sts	0x0398, r8
     de4:	90 92 99 03 	sts	0x0399, r9
  TaskFour.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     de8:	10 92 9a 03 	sts	0x039A, r1
     dec:	10 92 9b 03 	sts	0x039B, r1
     df0:	10 92 9c 03 	sts	0x039C, r1
     df4:	10 92 9d 03 	sts	0x039D, r1
  TaskFour.offset.secs = 0;
     df8:	10 92 9e 03 	sts	0x039E, r1
     dfc:	10 92 9f 03 	sts	0x039F, r1
     e00:	10 92 a0 03 	sts	0x03A0, r1
     e04:	10 92 a1 03 	sts	0x03A1, r1
  TaskFour.offset.nano_secs= 0;
     e08:	10 92 a2 03 	sts	0x03A2, r1
     e0c:	10 92 a3 03 	sts	0x03A3, r1
     e10:	10 92 a4 03 	sts	0x03A4, r1
     e14:	10 92 a5 03 	sts	0x03A5, r1
  nrk_activate_task (&TaskFour);
     e18:	c8 01       	movw	r24, r16
     e1a:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <nrk_activate_task>


}
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	ff 90       	pop	r15
     e24:	df 90       	pop	r13
     e26:	cf 90       	pop	r12
     e28:	bf 90       	pop	r11
     e2a:	af 90       	pop	r10
     e2c:	9f 90       	pop	r9
     e2e:	8f 90       	pop	r8
     e30:	7f 90       	pop	r7
     e32:	6f 90       	pop	r6
     e34:	08 95       	ret

00000e36 <Task4>:
        cnt++;
        }
}

void Task4()
{
     e36:	ff 92       	push	r15
     e38:	0f 93       	push	r16
     e3a:	1f 93       	push	r17
     e3c:	cf 93       	push	r28
     e3e:	df 93       	push	r29
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
     e40:	0e 94 86 24 	call	0x490c	; 0x490c <nrk_get_pid>
     e44:	00 d0       	rcall	.+0      	; 0xe46 <Task4+0x10>
     e46:	00 d0       	rcall	.+0      	; 0xe48 <Task4+0x12>
     e48:	ed b7       	in	r30, 0x3d	; 61
     e4a:	fe b7       	in	r31, 0x3e	; 62
     e4c:	31 96       	adiw	r30, 0x01	; 1
     e4e:	23 e1       	ldi	r18, 0x13	; 19
     e50:	31 e0       	ldi	r19, 0x01	; 1
     e52:	ad b7       	in	r26, 0x3d	; 61
     e54:	be b7       	in	r27, 0x3e	; 62
     e56:	12 96       	adiw	r26, 0x02	; 2
     e58:	3c 93       	st	X, r19
     e5a:	2e 93       	st	-X, r18
     e5c:	11 97       	sbiw	r26, 0x01	; 1
     e5e:	82 83       	std	Z+2, r24	; 0x02
     e60:	13 82       	std	Z+3, r1	; 0x03
     e62:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
  cnt=0;
  while(1) {
        nrk_led_toggle(RED_LED);
        nrk_gpio_toggle(NRK_DEBUG_3);
     e66:	f0 90 c8 01 	lds	r15, 0x01C8
     e6a:	c0 e0       	ldi	r28, 0x00	; 0
     e6c:	d0 e0       	ldi	r29, 0x00	; 0
     e6e:	0f 90       	pop	r0
     e70:	0f 90       	pop	r0
     e72:	0f 90       	pop	r0
     e74:	0f 90       	pop	r0
        printf( "Task4 cnt=%u\r\n",cnt );
     e76:	02 e2       	ldi	r16, 0x22	; 34
     e78:	11 e0       	ldi	r17, 0x01	; 1
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
        nrk_led_toggle(RED_LED);
     e7a:	82 e0       	ldi	r24, 0x02	; 2
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <nrk_led_toggle>
        nrk_gpio_toggle(NRK_DEBUG_3);
     e82:	8f 2d       	mov	r24, r15
     e84:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
        printf( "Task4 cnt=%u\r\n",cnt );
     e88:	00 d0       	rcall	.+0      	; 0xe8a <Task4+0x54>
     e8a:	00 d0       	rcall	.+0      	; 0xe8c <Task4+0x56>
     e8c:	ed b7       	in	r30, 0x3d	; 61
     e8e:	fe b7       	in	r31, 0x3e	; 62
     e90:	12 83       	std	Z+2, r17	; 0x02
     e92:	01 83       	std	Z+1, r16	; 0x01
     e94:	d4 83       	std	Z+4, r29	; 0x04
     e96:	c3 83       	std	Z+3, r28	; 0x03
     e98:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_wait_until_next_period();
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
     ea4:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <nrk_wait_until_next_period>
        cnt++;
     ea8:	21 96       	adiw	r28, 0x01	; 1
     eaa:	e7 cf       	rjmp	.-50     	; 0xe7a <Task4+0x44>

00000eac <Task3>:
        cnt--;
        }
}

void Task3()
{
     eac:	ff 92       	push	r15
     eae:	0f 93       	push	r16
     eb0:	1f 93       	push	r17
     eb2:	cf 93       	push	r28
     eb4:	df 93       	push	r29
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
     eb6:	0e 94 86 24 	call	0x490c	; 0x490c <nrk_get_pid>
     eba:	00 d0       	rcall	.+0      	; 0xebc <Task3+0x10>
     ebc:	00 d0       	rcall	.+0      	; 0xebe <Task3+0x12>
     ebe:	ed b7       	in	r30, 0x3d	; 61
     ec0:	fe b7       	in	r31, 0x3e	; 62
     ec2:	31 96       	adiw	r30, 0x01	; 1
     ec4:	21 e3       	ldi	r18, 0x31	; 49
     ec6:	31 e0       	ldi	r19, 0x01	; 1
     ec8:	ad b7       	in	r26, 0x3d	; 61
     eca:	be b7       	in	r27, 0x3e	; 62
     ecc:	12 96       	adiw	r26, 0x02	; 2
     ece:	3c 93       	st	X, r19
     ed0:	2e 93       	st	-X, r18
     ed2:	11 97       	sbiw	r26, 0x01	; 1
     ed4:	82 83       	std	Z+2, r24	; 0x02
     ed6:	13 82       	std	Z+3, r1	; 0x03
     ed8:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
  cnt=0;
  while(1) {
        nrk_led_toggle(GREEN_LED);
        nrk_gpio_toggle(NRK_DEBUG_2);
     edc:	f0 90 c7 01 	lds	r15, 0x01C7
     ee0:	c0 e0       	ldi	r28, 0x00	; 0
     ee2:	d0 e0       	ldi	r29, 0x00	; 0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	0f 90       	pop	r0
     eea:	0f 90       	pop	r0
        printf( "Task3 cnt=%u\r\n",cnt );
     eec:	00 e4       	ldi	r16, 0x40	; 64
     eee:	11 e0       	ldi	r17, 0x01	; 1
{
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
        nrk_led_toggle(GREEN_LED);
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <nrk_led_toggle>
        nrk_gpio_toggle(NRK_DEBUG_2);
     ef8:	8f 2d       	mov	r24, r15
     efa:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
        printf( "Task3 cnt=%u\r\n",cnt );
     efe:	00 d0       	rcall	.+0      	; 0xf00 <Task3+0x54>
     f00:	00 d0       	rcall	.+0      	; 0xf02 <Task3+0x56>
     f02:	ed b7       	in	r30, 0x3d	; 61
     f04:	fe b7       	in	r31, 0x3e	; 62
     f06:	12 83       	std	Z+2, r17	; 0x02
     f08:	01 83       	std	Z+1, r16	; 0x01
     f0a:	d4 83       	std	Z+4, r29	; 0x04
     f0c:	c3 83       	std	Z+3, r28	; 0x03
     f0e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_wait_until_next_period();
     f12:	0f 90       	pop	r0
     f14:	0f 90       	pop	r0
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <nrk_wait_until_next_period>
        cnt++;
     f1e:	21 96       	adiw	r28, 0x01	; 1
     f20:	e7 cf       	rjmp	.-50     	; 0xef0 <Task3+0x44>

00000f22 <Task2>:
        cnt++;
        }
}

void Task2()
{
     f22:	ff 92       	push	r15
     f24:	0f 93       	push	r16
     f26:	1f 93       	push	r17
     f28:	cf 93       	push	r28
     f2a:	df 93       	push	r29
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
     f2c:	0e 94 86 24 	call	0x490c	; 0x490c <nrk_get_pid>
     f30:	00 d0       	rcall	.+0      	; 0xf32 <Task2+0x10>
     f32:	00 d0       	rcall	.+0      	; 0xf34 <Task2+0x12>
     f34:	ed b7       	in	r30, 0x3d	; 61
     f36:	fe b7       	in	r31, 0x3e	; 62
     f38:	31 96       	adiw	r30, 0x01	; 1
     f3a:	2f e4       	ldi	r18, 0x4F	; 79
     f3c:	31 e0       	ldi	r19, 0x01	; 1
     f3e:	ad b7       	in	r26, 0x3d	; 61
     f40:	be b7       	in	r27, 0x3e	; 62
     f42:	12 96       	adiw	r26, 0x02	; 2
     f44:	3c 93       	st	X, r19
     f46:	2e 93       	st	-X, r18
     f48:	11 97       	sbiw	r26, 0x01	; 1
     f4a:	82 83       	std	Z+2, r24	; 0x02
     f4c:	13 82       	std	Z+3, r1	; 0x03
     f4e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
  cnt=0;
  while(1) {
        nrk_led_toggle(BLUE_LED);
        nrk_gpio_toggle(NRK_DEBUG_1);
     f52:	f0 90 c6 01 	lds	r15, 0x01C6
     f56:	c0 e0       	ldi	r28, 0x00	; 0
     f58:	d0 e0       	ldi	r29, 0x00	; 0
     f5a:	0f 90       	pop	r0
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
        printf( "Task2 signed cnt=%d\r\n",cnt );
     f62:	0e e5       	ldi	r16, 0x5E	; 94
     f64:	11 e0       	ldi	r17, 0x01	; 1
{
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
        nrk_led_toggle(BLUE_LED);
     f66:	8f ef       	ldi	r24, 0xFF	; 255
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <nrk_led_toggle>
        nrk_gpio_toggle(NRK_DEBUG_1);
     f6e:	8f 2d       	mov	r24, r15
     f70:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
        printf( "Task2 signed cnt=%d\r\n",cnt );
     f74:	00 d0       	rcall	.+0      	; 0xf76 <Task2+0x54>
     f76:	00 d0       	rcall	.+0      	; 0xf78 <Task2+0x56>
     f78:	ed b7       	in	r30, 0x3d	; 61
     f7a:	fe b7       	in	r31, 0x3e	; 62
     f7c:	12 83       	std	Z+2, r17	; 0x02
     f7e:	01 83       	std	Z+1, r16	; 0x01
     f80:	d4 83       	std	Z+4, r29	; 0x04
     f82:	c3 83       	std	Z+3, r28	; 0x03
     f84:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_wait_until_next_period();
     f88:	0f 90       	pop	r0
     f8a:	0f 90       	pop	r0
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <nrk_wait_until_next_period>
        //nrk_stats_display_pid(nrk_get_pid());
        cnt--;
     f94:	21 97       	sbiw	r28, 0x01	; 1
     f96:	e7 cf       	rjmp	.-50     	; 0xf66 <Task2+0x44>

00000f98 <Task1>:
  
  return 0;
}

void Task1()
{
     f98:	ff 92       	push	r15
     f9a:	0f 93       	push	r16
     f9c:	1f 93       	push	r17
     f9e:	cf 93       	push	r28
     fa0:	df 93       	push	r29
uint16_t cnt;
cnt=0;
//nrk_kprintf( PSTR("Nano-RK Version ") );
//printf( "%d\r\n",NRK_VERSION );

printf( "My node's address is %u\r\n",NODE_ADDR );
     fa2:	00 d0       	rcall	.+0      	; 0xfa4 <Task1+0xc>
     fa4:	00 d0       	rcall	.+0      	; 0xfa6 <Task1+0xe>
     fa6:	84 e7       	ldi	r24, 0x74	; 116
     fa8:	91 e0       	ldi	r25, 0x01	; 1
     faa:	ad b7       	in	r26, 0x3d	; 61
     fac:	be b7       	in	r27, 0x3e	; 62
     fae:	12 96       	adiw	r26, 0x02	; 2
     fb0:	9c 93       	st	X, r25
     fb2:	8e 93       	st	-X, r24
     fb4:	11 97       	sbiw	r26, 0x01	; 1
     fb6:	14 96       	adiw	r26, 0x04	; 4
     fb8:	1c 92       	st	X, r1
     fba:	1e 92       	st	-X, r1
     fbc:	13 97       	sbiw	r26, 0x03	; 3
     fbe:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
  
printf( "Task1 PID=%u\r\n",nrk_get_pid());
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0e 94 86 24 	call	0x490c	; 0x490c <nrk_get_pid>
     fce:	00 d0       	rcall	.+0      	; 0xfd0 <Task1+0x38>
     fd0:	00 d0       	rcall	.+0      	; 0xfd2 <Task1+0x3a>
     fd2:	ed b7       	in	r30, 0x3d	; 61
     fd4:	fe b7       	in	r31, 0x3e	; 62
     fd6:	31 96       	adiw	r30, 0x01	; 1
     fd8:	2e e8       	ldi	r18, 0x8E	; 142
     fda:	31 e0       	ldi	r19, 0x01	; 1
     fdc:	ad b7       	in	r26, 0x3d	; 61
     fde:	be b7       	in	r27, 0x3e	; 62
     fe0:	12 96       	adiw	r26, 0x02	; 2
     fe2:	3c 93       	st	X, r19
     fe4:	2e 93       	st	-X, r18
     fe6:	11 97       	sbiw	r26, 0x01	; 1
     fe8:	82 83       	std	Z+2, r24	; 0x02
     fea:	13 82       	std	Z+3, r1	; 0x03
     fec:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>

  while(1) {
        nrk_led_toggle(ORANGE_LED);
        nrk_gpio_toggle(NRK_DEBUG_0);
     ff0:	f0 90 c5 01 	lds	r15, 0x01C5
     ff4:	c0 e0       	ldi	r28, 0x00	; 0
     ff6:	d0 e0       	ldi	r29, 0x00	; 0
     ff8:	0f 90       	pop	r0
     ffa:	0f 90       	pop	r0
     ffc:	0f 90       	pop	r0
     ffe:	0f 90       	pop	r0
        printf( "Task1 cnt=%u\r\n",cnt );
    1000:	0d e9       	ldi	r16, 0x9D	; 157
    1002:	11 e0       	ldi	r17, 0x01	; 1
printf( "My node's address is %u\r\n",NODE_ADDR );
  
printf( "Task1 PID=%u\r\n",nrk_get_pid());

  while(1) {
        nrk_led_toggle(ORANGE_LED);
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <nrk_led_toggle>
        nrk_gpio_toggle(NRK_DEBUG_0);
    100c:	8f 2d       	mov	r24, r15
    100e:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
        printf( "Task1 cnt=%u\r\n",cnt );
    1012:	00 d0       	rcall	.+0      	; 0x1014 <Task1+0x7c>
    1014:	00 d0       	rcall	.+0      	; 0x1016 <Task1+0x7e>
    1016:	ed b7       	in	r30, 0x3d	; 61
    1018:	fe b7       	in	r31, 0x3e	; 62
    101a:	12 83       	std	Z+2, r17	; 0x02
    101c:	01 83       	std	Z+1, r16	; 0x01
    101e:	d4 83       	std	Z+4, r29	; 0x04
    1020:	c3 83       	std	Z+3, r28	; 0x03
    1022:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_wait_until_next_period();
    1026:	0f 90       	pop	r0
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <nrk_wait_until_next_period>
        //      nrk_stats_display_all();
        //      nrk_halt();
        //      }


        cnt++;
    1032:	21 96       	adiw	r28, 0x01	; 1
    1034:	e7 cf       	rjmp	.-50     	; 0x1004 <Task1+0x6c>

00001036 <main>:
uint8_t kill_stack(uint8_t val);

int
main ()
{
  nrk_setup_ports();
    1036:	0e 94 26 13 	call	0x264c	; 0x264c <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    103a:	87 e0       	ldi	r24, 0x07	; 7
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	0e 94 9e 13 	call	0x273c	; 0x273c <nrk_setup_uart>
  
  nrk_init();
    1042:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <nrk_init>
  wdt_disable();
    1046:	88 e1       	ldi	r24, 0x18	; 24
    1048:	0f b6       	in	r0, 0x3f	; 63
    104a:	f8 94       	cli
    104c:	81 bd       	out	0x21, r24	; 33
    104e:	11 bc       	out	0x21, r1	; 33
    1050:	0f be       	out	0x3f, r0	; 63

  nrk_led_clr(ORANGE_LED);
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    105a:	8f ef       	ldi	r24, 0xFF	; 255
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    106a:	82 e0       	ldi	r24, 0x02	; 2
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
 
  nrk_time_set(0,0);
    1072:	60 e0       	ldi	r22, 0x00	; 0
    1074:	70 e0       	ldi	r23, 0x00	; 0
    1076:	80 e0       	ldi	r24, 0x00	; 0
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	40 e0       	ldi	r20, 0x00	; 0
    1080:	50 e0       	ldi	r21, 0x00	; 0
    1082:	0e 94 e9 27 	call	0x4fd2	; 0x4fd2 <nrk_time_set>
  nrk_create_taskset ();
    1086:	0e 94 c5 05 	call	0xb8a	; 0xb8a <nrk_create_taskset>
  nrk_start();
    108a:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <nrk_start>
  
  return 0;
}
    108e:	80 e0       	ldi	r24, 0x00	; 0
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	08 95       	ret

00001094 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	0b 97       	sbiw	r24, 0x0b	; 11
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    1098:	9c 01       	movw	r18, r24
    109a:	2b 59       	subi	r18, 0x9B	; 155
    109c:	3e 4b       	sbci	r19, 0xBE	; 190
    109e:	88 0f       	add	r24, r24
    10a0:	99 1f       	adc	r25, r25
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    10a6:	28 0f       	add	r18, r24
    10a8:	39 1f       	adc	r19, r25

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    10aa:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    10ac:	c0 98       	cbi	0x18, 0	; 24
    10ae:	88 e1       	ldi	r24, 0x18	; 24
    10b0:	8f b9       	out	0x0f, r24	; 15
    10b2:	77 9b       	sbis	0x0e, 7	; 14
    10b4:	fe cf       	rjmp	.-4      	; 0x10b2 <halRfSetChannel+0x1e>
    10b6:	3f b9       	out	0x0f, r19	; 15
    10b8:	77 9b       	sbis	0x0e, 7	; 14
    10ba:	fe cf       	rjmp	.-4      	; 0x10b8 <halRfSetChannel+0x24>
    10bc:	2f b9       	out	0x0f, r18	; 15
    10be:	77 9b       	sbis	0x0e, 7	; 14
    10c0:	fe cf       	rjmp	.-4      	; 0x10be <halRfSetChannel+0x2a>
    10c2:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    10c4:	78 94       	sei

} // rfSetChannel
    10c6:	08 95       	ret

000010c8 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    10c8:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    10ca:	c0 98       	cbi	0x18, 0	; 24
    10cc:	1f b8       	out	0x0f, r1	; 15
    10ce:	77 9b       	sbis	0x0e, 7	; 14
    10d0:	fe cf       	rjmp	.-4      	; 0x10ce <halRfWaitForCrystalOscillator+0x6>
    10d2:	8f b1       	in	r24, 0x0f	; 15
    10d4:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    10d6:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    10d8:	86 ff       	sbrs	r24, 6
    10da:	f6 cf       	rjmp	.-20     	; 0x10c8 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    10dc:	08 95       	ret

000010de <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    10de:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    10e0:	c0 98       	cbi	0x18, 0	; 24
    10e2:	87 e0       	ldi	r24, 0x07	; 7
    10e4:	8f b9       	out	0x0f, r24	; 15
    10e6:	77 9b       	sbis	0x0e, 7	; 14
    10e8:	fe cf       	rjmp	.-4      	; 0x10e6 <rf_power_down+0x8>
    10ea:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    10ec:	c0 98       	cbi	0x18, 0	; 24
    10ee:	86 e0       	ldi	r24, 0x06	; 6
    10f0:	8f b9       	out	0x0f, r24	; 15
    10f2:	77 9b       	sbis	0x0e, 7	; 14
    10f4:	fe cf       	rjmp	.-4      	; 0x10f2 <rf_power_down+0x14>
    10f6:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    10f8:	78 94       	sei
}
    10fa:	08 95       	ret

000010fc <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    10fc:	80 91 4f 07 	lds	r24, 0x074F
    1100:	08 95       	ret

00001102 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    1102:	dc 01       	movw	r26, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    1104:	c0 98       	cbi	0x18, 0	; 24
    1106:	89 ec       	ldi	r24, 0xC9	; 201
    1108:	8f b9       	out	0x0f, r24	; 15
    110a:	77 9b       	sbis	0x0e, 7	; 14
    110c:	fe cf       	rjmp	.-4      	; 0x110a <rf_security_set_ctr_counter+0x8>
    110e:	80 e8       	ldi	r24, 0x80	; 128
    1110:	8f b9       	out	0x0f, r24	; 15
    1112:	77 9b       	sbis	0x0e, 7	; 14
    1114:	fe cf       	rjmp	.-4      	; 0x1112 <rf_security_set_ctr_counter+0x10>
    1116:	92 e0       	ldi	r25, 0x02	; 2
    1118:	91 50       	subi	r25, 0x01	; 1
    111a:	fd 01       	movw	r30, r26
    111c:	e9 0f       	add	r30, r25
    111e:	f1 1d       	adc	r31, r1
    1120:	80 81       	ld	r24, Z
    1122:	8f b9       	out	0x0f, r24	; 15
    1124:	77 9b       	sbis	0x0e, 7	; 14
    1126:	fe cf       	rjmp	.-4      	; 0x1124 <rf_security_set_ctr_counter+0x22>
    1128:	99 23       	and	r25, r25
    112a:	b1 f7       	brne	.-20     	; 0x1118 <rf_security_set_ctr_counter+0x16>
    112c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    112e:	c0 98       	cbi	0x18, 0	; 24
    1130:	8b ec       	ldi	r24, 0xCB	; 203
    1132:	8f b9       	out	0x0f, r24	; 15
    1134:	77 9b       	sbis	0x0e, 7	; 14
    1136:	fe cf       	rjmp	.-4      	; 0x1134 <rf_security_set_ctr_counter+0x32>
    1138:	80 e8       	ldi	r24, 0x80	; 128
    113a:	8f b9       	out	0x0f, r24	; 15
    113c:	77 9b       	sbis	0x0e, 7	; 14
    113e:	fe cf       	rjmp	.-4      	; 0x113c <rf_security_set_ctr_counter+0x3a>
    1140:	92 e0       	ldi	r25, 0x02	; 2
    1142:	91 50       	subi	r25, 0x01	; 1
    1144:	fd 01       	movw	r30, r26
    1146:	e9 0f       	add	r30, r25
    1148:	f1 1d       	adc	r31, r1
    114a:	82 81       	ldd	r24, Z+2	; 0x02
    114c:	8f b9       	out	0x0f, r24	; 15
    114e:	77 9b       	sbis	0x0e, 7	; 14
    1150:	fe cf       	rjmp	.-4      	; 0x114e <rf_security_set_ctr_counter+0x4c>
    1152:	99 23       	and	r25, r25
    1154:	b1 f7       	brne	.-20     	; 0x1142 <rf_security_set_ctr_counter+0x40>
    1156:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    1158:	8c 91       	ld	r24, X
    115a:	80 93 50 07 	sts	0x0750, r24
    tx_ctr[1]=counter[1];
    115e:	11 96       	adiw	r26, 0x01	; 1
    1160:	8c 91       	ld	r24, X
    1162:	11 97       	sbiw	r26, 0x01	; 1
    1164:	80 93 51 07 	sts	0x0751, r24
    tx_ctr[2]=counter[2];
    1168:	12 96       	adiw	r26, 0x02	; 2
    116a:	8c 91       	ld	r24, X
    116c:	12 97       	sbiw	r26, 0x02	; 2
    116e:	80 93 52 07 	sts	0x0752, r24
    tx_ctr[3]=counter[3];
    1172:	13 96       	adiw	r26, 0x03	; 3
    1174:	8c 91       	ld	r24, X
    1176:	80 93 53 07 	sts	0x0753, r24
}
    117a:	08 95       	ret

0000117c <rf_security_enable>:
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
}

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    117c:	c0 98       	cbi	0x18, 0	; 24
    117e:	89 e1       	ldi	r24, 0x19	; 25
    1180:	8f b9       	out	0x0f, r24	; 15
    1182:	77 9b       	sbis	0x0e, 7	; 14
    1184:	fe cf       	rjmp	.-4      	; 0x1182 <rf_security_enable+0x6>
    1186:	83 e0       	ldi	r24, 0x03	; 3
    1188:	8f b9       	out	0x0f, r24	; 15
    118a:	77 9b       	sbis	0x0e, 7	; 14
    118c:	fe cf       	rjmp	.-4      	; 0x118a <rf_security_enable+0xe>
    118e:	86 e0       	ldi	r24, 0x06	; 6
    1190:	8f b9       	out	0x0f, r24	; 15
    1192:	77 9b       	sbis	0x0e, 7	; 14
    1194:	fe cf       	rjmp	.-4      	; 0x1192 <rf_security_enable+0x16>
    1196:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    1198:	c0 98       	cbi	0x18, 0	; 24
    119a:	8a e1       	ldi	r24, 0x1A	; 26
    119c:	8f b9       	out	0x0f, r24	; 15
    119e:	77 9b       	sbis	0x0e, 7	; 14
    11a0:	fe cf       	rjmp	.-4      	; 0x119e <rf_security_enable+0x22>
    11a2:	8e e0       	ldi	r24, 0x0E	; 14
    11a4:	8f b9       	out	0x0f, r24	; 15
    11a6:	77 9b       	sbis	0x0e, 7	; 14
    11a8:	fe cf       	rjmp	.-4      	; 0x11a6 <rf_security_enable+0x2a>
    11aa:	8e e0       	ldi	r24, 0x0E	; 14
    11ac:	8f b9       	out	0x0f, r24	; 15
    11ae:	77 9b       	sbis	0x0e, 7	; 14
    11b0:	fe cf       	rjmp	.-4      	; 0x11ae <rf_security_enable+0x32>
    11b2:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	80 93 40 07 	sts	0x0740, r24
}
    11ba:	08 95       	ret

000011bc <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    11bc:	c0 98       	cbi	0x18, 0	; 24
    11be:	89 e1       	ldi	r24, 0x19	; 25
    11c0:	8f b9       	out	0x0f, r24	; 15
    11c2:	77 9b       	sbis	0x0e, 7	; 14
    11c4:	fe cf       	rjmp	.-4      	; 0x11c2 <rf_security_disable+0x6>
    11c6:	81 e0       	ldi	r24, 0x01	; 1
    11c8:	8f b9       	out	0x0f, r24	; 15
    11ca:	77 9b       	sbis	0x0e, 7	; 14
    11cc:	fe cf       	rjmp	.-4      	; 0x11ca <rf_security_disable+0xe>
    11ce:	84 ec       	ldi	r24, 0xC4	; 196
    11d0:	8f b9       	out	0x0f, r24	; 15
    11d2:	77 9b       	sbis	0x0e, 7	; 14
    11d4:	fe cf       	rjmp	.-4      	; 0x11d2 <rf_security_disable+0x16>
    11d6:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    11d8:	10 92 40 07 	sts	0x0740, r1
}
    11dc:	08 95       	ret

000011de <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    11de:	80 91 3e 07 	lds	r24, 0x073E
    11e2:	90 91 3f 07 	lds	r25, 0x073F
    11e6:	08 95       	ret

000011e8 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    11e8:	28 2f       	mov	r18, r24
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	2f 71       	andi	r18, 0x1F	; 31
    11ee:	30 70       	andi	r19, 0x00	; 0
    11f0:	20 6e       	ori	r18, 0xE0	; 224
    11f2:	30 6a       	ori	r19, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    11f4:	c0 98       	cbi	0x18, 0	; 24
    11f6:	85 e1       	ldi	r24, 0x15	; 21
    11f8:	8f b9       	out	0x0f, r24	; 15
    11fa:	77 9b       	sbis	0x0e, 7	; 14
    11fc:	fe cf       	rjmp	.-4      	; 0x11fa <rf_tx_power+0x12>
    11fe:	3f b9       	out	0x0f, r19	; 15
    1200:	77 9b       	sbis	0x0e, 7	; 14
    1202:	fe cf       	rjmp	.-4      	; 0x1200 <rf_tx_power+0x18>
    1204:	2f b9       	out	0x0f, r18	; 15
    1206:	77 9b       	sbis	0x0e, 7	; 14
    1208:	fe cf       	rjmp	.-4      	; 0x1206 <rf_tx_power+0x1e>
    120a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    120c:	08 95       	ret

0000120e <rf_addr_decode_enable>:
}


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    120e:	20 91 41 07 	lds	r18, 0x0741
    1212:	30 91 42 07 	lds	r19, 0x0742
    1216:	38 60       	ori	r19, 0x08	; 8
    1218:	30 93 42 07 	sts	0x0742, r19
    121c:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1220:	c0 98       	cbi	0x18, 0	; 24
    1222:	81 e1       	ldi	r24, 0x11	; 17
    1224:	8f b9       	out	0x0f, r24	; 15
    1226:	77 9b       	sbis	0x0e, 7	; 14
    1228:	fe cf       	rjmp	.-4      	; 0x1226 <rf_addr_decode_enable+0x18>
    122a:	3f b9       	out	0x0f, r19	; 15
    122c:	77 9b       	sbis	0x0e, 7	; 14
    122e:	fe cf       	rjmp	.-4      	; 0x122c <rf_addr_decode_enable+0x1e>
    1230:	2f b9       	out	0x0f, r18	; 15
    1232:	77 9b       	sbis	0x0e, 7	; 14
    1234:	fe cf       	rjmp	.-4      	; 0x1232 <rf_addr_decode_enable+0x24>
    1236:	c0 9a       	sbi	0x18, 0	; 24
}
    1238:	08 95       	ret

0000123a <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    123a:	20 91 41 07 	lds	r18, 0x0741
    123e:	30 91 42 07 	lds	r19, 0x0742
    1242:	37 7f       	andi	r19, 0xF7	; 247
    1244:	30 93 42 07 	sts	0x0742, r19
    1248:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    124c:	c0 98       	cbi	0x18, 0	; 24
    124e:	81 e1       	ldi	r24, 0x11	; 17
    1250:	8f b9       	out	0x0f, r24	; 15
    1252:	77 9b       	sbis	0x0e, 7	; 14
    1254:	fe cf       	rjmp	.-4      	; 0x1252 <rf_addr_decode_disable+0x18>
    1256:	3f b9       	out	0x0f, r19	; 15
    1258:	77 9b       	sbis	0x0e, 7	; 14
    125a:	fe cf       	rjmp	.-4      	; 0x1258 <rf_addr_decode_disable+0x1e>
    125c:	2f b9       	out	0x0f, r18	; 15
    125e:	77 9b       	sbis	0x0e, 7	; 14
    1260:	fe cf       	rjmp	.-4      	; 0x125e <rf_addr_decode_disable+0x24>
    1262:	c0 9a       	sbi	0x18, 0	; 24
}
    1264:	08 95       	ret

00001266 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	80 93 4e 07 	sts	0x074E, r24
    mdmctrl0 |= 0x0010;
    126c:	20 91 41 07 	lds	r18, 0x0741
    1270:	30 91 42 07 	lds	r19, 0x0742
    1274:	20 61       	ori	r18, 0x10	; 16
    1276:	30 93 42 07 	sts	0x0742, r19
    127a:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    127e:	c0 98       	cbi	0x18, 0	; 24
    1280:	81 e1       	ldi	r24, 0x11	; 17
    1282:	8f b9       	out	0x0f, r24	; 15
    1284:	77 9b       	sbis	0x0e, 7	; 14
    1286:	fe cf       	rjmp	.-4      	; 0x1284 <rf_auto_ack_enable+0x1e>
    1288:	3f b9       	out	0x0f, r19	; 15
    128a:	77 9b       	sbis	0x0e, 7	; 14
    128c:	fe cf       	rjmp	.-4      	; 0x128a <rf_auto_ack_enable+0x24>
    128e:	2f b9       	out	0x0f, r18	; 15
    1290:	77 9b       	sbis	0x0e, 7	; 14
    1292:	fe cf       	rjmp	.-4      	; 0x1290 <rf_auto_ack_enable+0x2a>
    1294:	c0 9a       	sbi	0x18, 0	; 24
}
    1296:	08 95       	ret

00001298 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    1298:	10 92 4e 07 	sts	0x074E, r1
    mdmctrl0 &= (~0x0010);
    129c:	20 91 41 07 	lds	r18, 0x0741
    12a0:	30 91 42 07 	lds	r19, 0x0742
    12a4:	2f 7e       	andi	r18, 0xEF	; 239
    12a6:	30 93 42 07 	sts	0x0742, r19
    12aa:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    12ae:	c0 98       	cbi	0x18, 0	; 24
    12b0:	81 e1       	ldi	r24, 0x11	; 17
    12b2:	8f b9       	out	0x0f, r24	; 15
    12b4:	77 9b       	sbis	0x0e, 7	; 14
    12b6:	fe cf       	rjmp	.-4      	; 0x12b4 <rf_auto_ack_disable+0x1c>
    12b8:	3f b9       	out	0x0f, r19	; 15
    12ba:	77 9b       	sbis	0x0e, 7	; 14
    12bc:	fe cf       	rjmp	.-4      	; 0x12ba <rf_auto_ack_disable+0x22>
    12be:	2f b9       	out	0x0f, r18	; 15
    12c0:	77 9b       	sbis	0x0e, 7	; 14
    12c2:	fe cf       	rjmp	.-4      	; 0x12c0 <rf_auto_ack_disable+0x28>
    12c4:	c0 9a       	sbi	0x18, 0	; 24
}
    12c6:	08 95       	ret

000012c8 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	80 93 4b 07 	sts	0x074B, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    12ce:	c0 98       	cbi	0x18, 0	; 24
    12d0:	83 e0       	ldi	r24, 0x03	; 3
    12d2:	8f b9       	out	0x0f, r24	; 15
    12d4:	77 9b       	sbis	0x0e, 7	; 14
    12d6:	fe cf       	rjmp	.-4      	; 0x12d4 <rf_rx_on+0xc>
    12d8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12da:	c0 98       	cbi	0x18, 0	; 24
    12dc:	88 e0       	ldi	r24, 0x08	; 8
    12de:	8f b9       	out	0x0f, r24	; 15
    12e0:	77 9b       	sbis	0x0e, 7	; 14
    12e2:	fe cf       	rjmp	.-4      	; 0x12e0 <rf_rx_on+0x18>
    12e4:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    12e6:	10 92 54 07 	sts	0x0754, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    12ea:	08 95       	ret

000012ec <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    12ec:	81 e0       	ldi	r24, 0x01	; 1
    12ee:	80 93 4b 07 	sts	0x074B, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    12f2:	c0 98       	cbi	0x18, 0	; 24
    12f4:	83 e0       	ldi	r24, 0x03	; 3
    12f6:	8f b9       	out	0x0f, r24	; 15
    12f8:	77 9b       	sbis	0x0e, 7	; 14
    12fa:	fe cf       	rjmp	.-4      	; 0x12f8 <rf_polling_rx_on+0xc>
    12fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    12fe:	c0 98       	cbi	0x18, 0	; 24
    1300:	88 e0       	ldi	r24, 0x08	; 8
    1302:	8f b9       	out	0x0f, r24	; 15
    1304:	77 9b       	sbis	0x0e, 7	; 14
    1306:	fe cf       	rjmp	.-4      	; 0x1304 <rf_polling_rx_on+0x18>
    1308:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    130a:	10 92 54 07 	sts	0x0754, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    130e:	08 95       	ret

00001310 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1310:	10 92 4b 07 	sts	0x074B, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1314:	c0 98       	cbi	0x18, 0	; 24
    1316:	86 e0       	ldi	r24, 0x06	; 6
    1318:	8f b9       	out	0x0f, r24	; 15
    131a:	77 9b       	sbis	0x0e, 7	; 14
    131c:	fe cf       	rjmp	.-4      	; 0x131a <rf_rx_off+0xa>
    131e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1320:	10 92 54 07 	sts	0x0754, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1324:	08 95       	ret

00001326 <rf_busy>:

}

uint8_t rf_busy()
{
    return SFD_IS_1;
    1326:	80 b3       	in	r24, 0x10	; 16
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	24 e0       	ldi	r18, 0x04	; 4
    132c:	96 95       	lsr	r25
    132e:	87 95       	ror	r24
    1330:	2a 95       	dec	r18
    1332:	e1 f7       	brne	.-8      	; 0x132c <rf_busy+0x6>
}
    1334:	81 70       	andi	r24, 0x01	; 1
    1336:	08 95       	ret

00001338 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1338:	81 b1       	in	r24, 0x01	; 1
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	36 e0       	ldi	r19, 0x06	; 6
    133e:	96 95       	lsr	r25
    1340:	87 95       	ror	r24
    1342:	3a 95       	dec	r19
    1344:	e1 f7       	brne	.-8      	; 0x133e <rf_rx_check_fifop+0x6>
}
    1346:	81 70       	andi	r24, 0x01	; 1
    1348:	08 95       	ret

0000134a <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    134a:	80 b3       	in	r24, 0x10	; 16
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	44 e0       	ldi	r20, 0x04	; 4
    1350:	96 95       	lsr	r25
    1352:	87 95       	ror	r24
    1354:	4a 95       	dec	r20
    1356:	e1 f7       	brne	.-8      	; 0x1350 <rf_rx_check_sfd+0x6>
}
    1358:	81 70       	andi	r24, 0x01	; 1
    135a:	08 95       	ret

0000135c <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    135c:	df 93       	push	r29
    135e:	cf 93       	push	r28
    1360:	00 d0       	rcall	.+0      	; 0x1362 <rf_polling_rx_packet+0x6>
    1362:	00 d0       	rcall	.+0      	; 0x1364 <rf_polling_rx_packet+0x8>
    1364:	0f 92       	push	r0
    1366:	cd b7       	in	r28, 0x3d	; 61
    1368:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    136a:	0e 99       	sbic	0x01, 6	; 1
    136c:	02 c0       	rjmp	.+4      	; 0x1372 <rf_polling_rx_packet+0x16>
    136e:	80 e0       	ldi	r24, 0x00	; 0
    1370:	d1 c1       	rjmp	.+930    	; 0x1714 <rf_polling_rx_packet+0x3b8>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1372:	10 92 4f 07 	sts	0x074F, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1376:	0e 9b       	sbis	0x01, 6	; 1
    1378:	1a c0       	rjmp	.+52     	; 0x13ae <rf_polling_rx_packet+0x52>
    137a:	b7 99       	sbic	0x16, 7	; 22
    137c:	18 c0       	rjmp	.+48     	; 0x13ae <rf_polling_rx_packet+0x52>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    137e:	c0 98       	cbi	0x18, 0	; 24
    1380:	8f e7       	ldi	r24, 0x7F	; 127
    1382:	8f b9       	out	0x0f, r24	; 15
    1384:	77 9b       	sbis	0x0e, 7	; 14
    1386:	fe cf       	rjmp	.-4      	; 0x1384 <rf_polling_rx_packet+0x28>
    1388:	1f b8       	out	0x0f, r1	; 15
    138a:	77 9b       	sbis	0x0e, 7	; 14
    138c:	fe cf       	rjmp	.-4      	; 0x138a <rf_polling_rx_packet+0x2e>
    138e:	8f b1       	in	r24, 0x0f	; 15
    1390:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1392:	c0 98       	cbi	0x18, 0	; 24
    1394:	88 e0       	ldi	r24, 0x08	; 8
    1396:	8f b9       	out	0x0f, r24	; 15
    1398:	77 9b       	sbis	0x0e, 7	; 14
    139a:	fe cf       	rjmp	.-4      	; 0x1398 <rf_polling_rx_packet+0x3c>
    139c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    139e:	c0 98       	cbi	0x18, 0	; 24
    13a0:	88 e0       	ldi	r24, 0x08	; 8
    13a2:	8f b9       	out	0x0f, r24	; 15
    13a4:	77 9b       	sbis	0x0e, 7	; 14
    13a6:	fe cf       	rjmp	.-4      	; 0x13a4 <rf_polling_rx_packet+0x48>
    13a8:	c0 9a       	sbi	0x18, 0	; 24
    13aa:	8f ef       	ldi	r24, 0xFF	; 255
    13ac:	b3 c1       	rjmp	.+870    	; 0x1714 <rf_polling_rx_packet+0x3b8>
#endif
            return -1;
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    13ae:	c0 98       	cbi	0x18, 0	; 24
    13b0:	8f e7       	ldi	r24, 0x7F	; 127
    13b2:	8f b9       	out	0x0f, r24	; 15
    13b4:	77 9b       	sbis	0x0e, 7	; 14
    13b6:	fe cf       	rjmp	.-4      	; 0x13b4 <rf_polling_rx_packet+0x58>
    13b8:	1f b8       	out	0x0f, r1	; 15
    13ba:	77 9b       	sbis	0x0e, 7	; 14
    13bc:	fe cf       	rjmp	.-4      	; 0x13ba <rf_polling_rx_packet+0x5e>
    13be:	4f b1       	in	r20, 0x0f	; 15
    13c0:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    13c2:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    13c4:	c1 f4       	brne	.+48     	; 0x13f6 <rf_polling_rx_packet+0x9a>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    13c6:	c0 98       	cbi	0x18, 0	; 24
    13c8:	8f e7       	ldi	r24, 0x7F	; 127
    13ca:	8f b9       	out	0x0f, r24	; 15
    13cc:	77 9b       	sbis	0x0e, 7	; 14
    13ce:	fe cf       	rjmp	.-4      	; 0x13cc <rf_polling_rx_packet+0x70>
    13d0:	1f b8       	out	0x0f, r1	; 15
    13d2:	77 9b       	sbis	0x0e, 7	; 14
    13d4:	fe cf       	rjmp	.-4      	; 0x13d2 <rf_polling_rx_packet+0x76>
    13d6:	8f b1       	in	r24, 0x0f	; 15
    13d8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    13da:	c0 98       	cbi	0x18, 0	; 24
    13dc:	88 e0       	ldi	r24, 0x08	; 8
    13de:	8f b9       	out	0x0f, r24	; 15
    13e0:	77 9b       	sbis	0x0e, 7	; 14
    13e2:	fe cf       	rjmp	.-4      	; 0x13e0 <rf_polling_rx_packet+0x84>
    13e4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    13e6:	c0 98       	cbi	0x18, 0	; 24
    13e8:	88 e0       	ldi	r24, 0x08	; 8
    13ea:	8f b9       	out	0x0f, r24	; 15
    13ec:	77 9b       	sbis	0x0e, 7	; 14
    13ee:	fe cf       	rjmp	.-4      	; 0x13ec <rf_polling_rx_packet+0x90>
    13f0:	c0 9a       	sbi	0x18, 0	; 24
    13f2:	8e ef       	ldi	r24, 0xFE	; 254
    13f4:	8f c1       	rjmp	.+798    	; 0x1714 <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    13f6:	4c 30       	cpi	r20, 0x0C	; 12
    13f8:	8c f0       	brlt	.+34     	; 0x141c <rf_polling_rx_packet+0xc0>
    13fa:	e0 91 43 07 	lds	r30, 0x0743
    13fe:	f0 91 44 07 	lds	r31, 0x0744
    1402:	24 2f       	mov	r18, r20
    1404:	33 27       	eor	r19, r19
    1406:	27 fd       	sbrc	r18, 7
    1408:	30 95       	com	r19
    140a:	2b 50       	subi	r18, 0x0B	; 11
    140c:	30 40       	sbci	r19, 0x00	; 0
    140e:	84 81       	ldd	r24, Z+4	; 0x04
    1410:	99 27       	eor	r25, r25
    1412:	87 fd       	sbrc	r24, 7
    1414:	90 95       	com	r25
    1416:	82 17       	cp	r24, r18
    1418:	93 07       	cpc	r25, r19
    141a:	7c f5       	brge	.+94     	; 0x147a <rf_polling_rx_packet+0x11e>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    141c:	c0 98       	cbi	0x18, 0	; 24
    141e:	8f e7       	ldi	r24, 0x7F	; 127
    1420:	8f b9       	out	0x0f, r24	; 15
    1422:	77 9b       	sbis	0x0e, 7	; 14
    1424:	fe cf       	rjmp	.-4      	; 0x1422 <rf_polling_rx_packet+0xc6>
    1426:	50 e0       	ldi	r21, 0x00	; 0
    1428:	24 2f       	mov	r18, r20
    142a:	33 27       	eor	r19, r19
    142c:	27 fd       	sbrc	r18, 7
    142e:	30 95       	com	r19
    1430:	04 c0       	rjmp	.+8      	; 0x143a <rf_polling_rx_packet+0xde>
    1432:	1f b8       	out	0x0f, r1	; 15
    1434:	77 9b       	sbis	0x0e, 7	; 14
    1436:	fe cf       	rjmp	.-4      	; 0x1434 <rf_polling_rx_packet+0xd8>
    1438:	5f 5f       	subi	r21, 0xFF	; 255
    143a:	85 2f       	mov	r24, r21
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	82 17       	cp	r24, r18
    1440:	93 07       	cpc	r25, r19
    1442:	14 f4       	brge	.+4      	; 0x1448 <rf_polling_rx_packet+0xec>
    1444:	b7 99       	sbic	0x16, 7	; 22
    1446:	f5 cf       	rjmp	.-22     	; 0x1432 <rf_polling_rx_packet+0xd6>
    1448:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    144a:	c0 98       	cbi	0x18, 0	; 24
    144c:	8f e7       	ldi	r24, 0x7F	; 127
    144e:	8f b9       	out	0x0f, r24	; 15
    1450:	77 9b       	sbis	0x0e, 7	; 14
    1452:	fe cf       	rjmp	.-4      	; 0x1450 <rf_polling_rx_packet+0xf4>
    1454:	1f b8       	out	0x0f, r1	; 15
    1456:	77 9b       	sbis	0x0e, 7	; 14
    1458:	fe cf       	rjmp	.-4      	; 0x1456 <rf_polling_rx_packet+0xfa>
    145a:	8f b1       	in	r24, 0x0f	; 15
    145c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    145e:	c0 98       	cbi	0x18, 0	; 24
    1460:	88 e0       	ldi	r24, 0x08	; 8
    1462:	8f b9       	out	0x0f, r24	; 15
    1464:	77 9b       	sbis	0x0e, 7	; 14
    1466:	fe cf       	rjmp	.-4      	; 0x1464 <rf_polling_rx_packet+0x108>
    1468:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    146a:	c0 98       	cbi	0x18, 0	; 24
    146c:	88 e0       	ldi	r24, 0x08	; 8
    146e:	8f b9       	out	0x0f, r24	; 15
    1470:	77 9b       	sbis	0x0e, 7	; 14
    1472:	fe cf       	rjmp	.-4      	; 0x1470 <rf_polling_rx_packet+0x114>
    1474:	c0 9a       	sbi	0x18, 0	; 24
    1476:	8d ef       	ldi	r24, 0xFD	; 253
    1478:	4d c1       	rjmp	.+666    	; 0x1714 <rf_polling_rx_packet+0x3b8>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    147a:	e0 91 43 07 	lds	r30, 0x0743
    147e:	f0 91 44 07 	lds	r31, 0x0744
    1482:	4c 50       	subi	r20, 0x0C	; 12
    1484:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1486:	c0 98       	cbi	0x18, 0	; 24
    1488:	8f e7       	ldi	r24, 0x7F	; 127
    148a:	8f b9       	out	0x0f, r24	; 15
    148c:	77 9b       	sbis	0x0e, 7	; 14
    148e:	fe cf       	rjmp	.-4      	; 0x148c <rf_polling_rx_packet+0x130>
    1490:	fe 01       	movw	r30, r28
    1492:	32 96       	adiw	r30, 0x02	; 2
    1494:	9f 01       	movw	r18, r30
    1496:	2e 5f       	subi	r18, 0xFE	; 254
    1498:	3f 4f       	sbci	r19, 0xFF	; 255
    149a:	1f b8       	out	0x0f, r1	; 15
    149c:	77 9b       	sbis	0x0e, 7	; 14
    149e:	fe cf       	rjmp	.-4      	; 0x149c <rf_polling_rx_packet+0x140>
    14a0:	8f b1       	in	r24, 0x0f	; 15
    14a2:	81 93       	st	Z+, r24
    14a4:	e2 17       	cp	r30, r18
    14a6:	f3 07       	cpc	r31, r19
    14a8:	c1 f7       	brne	.-16     	; 0x149a <rf_polling_rx_packet+0x13e>
    14aa:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    14ac:	e0 91 43 07 	lds	r30, 0x0743
    14b0:	f0 91 44 07 	lds	r31, 0x0744
    14b4:	8a 81       	ldd	r24, Y+2	; 0x02
    14b6:	9b 81       	ldd	r25, Y+3	; 0x03
    14b8:	55 e0       	ldi	r21, 0x05	; 5
    14ba:	96 95       	lsr	r25
    14bc:	87 95       	ror	r24
    14be:	5a 95       	dec	r21
    14c0:	e1 f7       	brne	.-8      	; 0x14ba <rf_polling_rx_packet+0x15e>
    14c2:	81 70       	andi	r24, 0x01	; 1
    14c4:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    14c6:	c0 98       	cbi	0x18, 0	; 24
    14c8:	8f e7       	ldi	r24, 0x7F	; 127
    14ca:	8f b9       	out	0x0f, r24	; 15
    14cc:	77 9b       	sbis	0x0e, 7	; 14
    14ce:	fe cf       	rjmp	.-4      	; 0x14cc <rf_polling_rx_packet+0x170>
    14d0:	1f b8       	out	0x0f, r1	; 15
    14d2:	77 9b       	sbis	0x0e, 7	; 14
    14d4:	fe cf       	rjmp	.-4      	; 0x14d2 <rf_polling_rx_packet+0x176>
    14d6:	e0 91 43 07 	lds	r30, 0x0743
    14da:	f0 91 44 07 	lds	r31, 0x0744
    14de:	8f b1       	in	r24, 0x0f	; 15
    14e0:	80 83       	st	Z, r24
    14e2:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    14e4:	c0 98       	cbi	0x18, 0	; 24
    14e6:	8f e7       	ldi	r24, 0x7F	; 127
    14e8:	8f b9       	out	0x0f, r24	; 15
    14ea:	77 9b       	sbis	0x0e, 7	; 14
    14ec:	fe cf       	rjmp	.-4      	; 0x14ea <rf_polling_rx_packet+0x18e>
    14ee:	80 e0       	ldi	r24, 0x00	; 0
    14f0:	06 c0       	rjmp	.+12     	; 0x14fe <rf_polling_rx_packet+0x1a2>
    14f2:	1f b8       	out	0x0f, r1	; 15
    14f4:	77 9b       	sbis	0x0e, 7	; 14
    14f6:	fe cf       	rjmp	.-4      	; 0x14f4 <rf_polling_rx_packet+0x198>
    14f8:	8f 5f       	subi	r24, 0xFF	; 255
    14fa:	84 30       	cpi	r24, 0x04	; 4
    14fc:	11 f0       	breq	.+4      	; 0x1502 <rf_polling_rx_packet+0x1a6>
    14fe:	b7 99       	sbic	0x16, 7	; 22
    1500:	f8 cf       	rjmp	.-16     	; 0x14f2 <rf_polling_rx_packet+0x196>
    1502:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1504:	c0 98       	cbi	0x18, 0	; 24
    1506:	8f e7       	ldi	r24, 0x7F	; 127
    1508:	8f b9       	out	0x0f, r24	; 15
    150a:	77 9b       	sbis	0x0e, 7	; 14
    150c:	fe cf       	rjmp	.-4      	; 0x150a <rf_polling_rx_packet+0x1ae>
    150e:	20 e0       	ldi	r18, 0x00	; 0
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	1f b8       	out	0x0f, r1	; 15
    1514:	77 9b       	sbis	0x0e, 7	; 14
    1516:	fe cf       	rjmp	.-4      	; 0x1514 <rf_polling_rx_packet+0x1b8>
    1518:	e0 91 43 07 	lds	r30, 0x0743
    151c:	f0 91 44 07 	lds	r31, 0x0744
    1520:	8f b1       	in	r24, 0x0f	; 15
    1522:	e2 0f       	add	r30, r18
    1524:	f3 1f       	adc	r31, r19
    1526:	81 83       	std	Z+1, r24	; 0x01
    1528:	2f 5f       	subi	r18, 0xFF	; 255
    152a:	3f 4f       	sbci	r19, 0xFF	; 255
    152c:	22 30       	cpi	r18, 0x02	; 2
    152e:	31 05       	cpc	r19, r1
    1530:	81 f7       	brne	.-32     	; 0x1512 <rf_polling_rx_packet+0x1b6>
    1532:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1534:	8a 81       	ldd	r24, Y+2	; 0x02
    1536:	83 ff       	sbrs	r24, 3
    1538:	4d c0       	rjmp	.+154    	; 0x15d4 <rf_polling_rx_packet+0x278>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    153a:	c0 98       	cbi	0x18, 0	; 24
    153c:	8f e7       	ldi	r24, 0x7F	; 127
    153e:	8f b9       	out	0x0f, r24	; 15
    1540:	77 9b       	sbis	0x0e, 7	; 14
    1542:	fe cf       	rjmp	.-4      	; 0x1540 <rf_polling_rx_packet+0x1e4>
    1544:	ea e3       	ldi	r30, 0x3A	; 58
    1546:	f7 e0       	ldi	r31, 0x07	; 7
    1548:	1f b8       	out	0x0f, r1	; 15
    154a:	77 9b       	sbis	0x0e, 7	; 14
    154c:	fe cf       	rjmp	.-4      	; 0x154a <rf_polling_rx_packet+0x1ee>
    154e:	8f b1       	in	r24, 0x0f	; 15
    1550:	81 93       	st	Z+, r24
    1552:	87 e0       	ldi	r24, 0x07	; 7
    1554:	ee 33       	cpi	r30, 0x3E	; 62
    1556:	f8 07       	cpc	r31, r24
    1558:	b9 f7       	brne	.-18     	; 0x1548 <rf_polling_rx_packet+0x1ec>
    155a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    155c:	c0 98       	cbi	0x18, 0	; 24
    155e:	89 e9       	ldi	r24, 0x99	; 153
    1560:	8f b9       	out	0x0f, r24	; 15
    1562:	77 9b       	sbis	0x0e, 7	; 14
    1564:	fe cf       	rjmp	.-4      	; 0x1562 <rf_polling_rx_packet+0x206>
    1566:	80 e8       	ldi	r24, 0x80	; 128
    1568:	8f b9       	out	0x0f, r24	; 15
    156a:	77 9b       	sbis	0x0e, 7	; 14
    156c:	fe cf       	rjmp	.-4      	; 0x156a <rf_polling_rx_packet+0x20e>
    156e:	92 e0       	ldi	r25, 0x02	; 2
    1570:	91 50       	subi	r25, 0x01	; 1
    1572:	e9 2f       	mov	r30, r25
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	e6 5c       	subi	r30, 0xC6	; 198
    1578:	f8 4f       	sbci	r31, 0xF8	; 248
    157a:	80 81       	ld	r24, Z
    157c:	8f b9       	out	0x0f, r24	; 15
    157e:	77 9b       	sbis	0x0e, 7	; 14
    1580:	fe cf       	rjmp	.-4      	; 0x157e <rf_polling_rx_packet+0x222>
    1582:	99 23       	and	r25, r25
    1584:	a9 f7       	brne	.-22     	; 0x1570 <rf_polling_rx_packet+0x214>
    1586:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1588:	c0 98       	cbi	0x18, 0	; 24
    158a:	8b e9       	ldi	r24, 0x9B	; 155
    158c:	8f b9       	out	0x0f, r24	; 15
    158e:	77 9b       	sbis	0x0e, 7	; 14
    1590:	fe cf       	rjmp	.-4      	; 0x158e <rf_polling_rx_packet+0x232>
    1592:	80 e8       	ldi	r24, 0x80	; 128
    1594:	8f b9       	out	0x0f, r24	; 15
    1596:	77 9b       	sbis	0x0e, 7	; 14
    1598:	fe cf       	rjmp	.-4      	; 0x1596 <rf_polling_rx_packet+0x23a>
    159a:	92 e0       	ldi	r25, 0x02	; 2
    159c:	91 50       	subi	r25, 0x01	; 1
    159e:	e9 2f       	mov	r30, r25
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	e4 5c       	subi	r30, 0xC4	; 196
    15a4:	f8 4f       	sbci	r31, 0xF8	; 248
    15a6:	80 81       	ld	r24, Z
    15a8:	8f b9       	out	0x0f, r24	; 15
    15aa:	77 9b       	sbis	0x0e, 7	; 14
    15ac:	fe cf       	rjmp	.-4      	; 0x15aa <rf_polling_rx_packet+0x24e>
    15ae:	99 23       	and	r25, r25
    15b0:	a9 f7       	brne	.-22     	; 0x159c <rf_polling_rx_packet+0x240>
    15b2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    15b4:	c0 98       	cbi	0x18, 0	; 24
    15b6:	8c e0       	ldi	r24, 0x0C	; 12
    15b8:	8f b9       	out	0x0f, r24	; 15
    15ba:	77 9b       	sbis	0x0e, 7	; 14
    15bc:	fe cf       	rjmp	.-4      	; 0x15ba <rf_polling_rx_packet+0x25e>
    15be:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	80 93 4f 07 	sts	0x074F, r24
                rfSettings.pRxInfo->length -= 4;
    15c6:	e0 91 43 07 	lds	r30, 0x0743
    15ca:	f0 91 44 07 	lds	r31, 0x0744
    15ce:	83 81       	ldd	r24, Z+3	; 0x03
    15d0:	84 50       	subi	r24, 0x04	; 4
    15d2:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    15d4:	c0 98       	cbi	0x18, 0	; 24
    15d6:	8f e7       	ldi	r24, 0x7F	; 127
    15d8:	8f b9       	out	0x0f, r24	; 15
    15da:	77 9b       	sbis	0x0e, 7	; 14
    15dc:	fe cf       	rjmp	.-4      	; 0x15da <rf_polling_rx_packet+0x27e>
    15de:	40 e0       	ldi	r20, 0x00	; 0
    15e0:	0f c0       	rjmp	.+30     	; 0x1600 <rf_polling_rx_packet+0x2a4>
    15e2:	1f b8       	out	0x0f, r1	; 15
    15e4:	77 9b       	sbis	0x0e, 7	; 14
    15e6:	fe cf       	rjmp	.-4      	; 0x15e4 <rf_polling_rx_packet+0x288>
    15e8:	e0 91 43 07 	lds	r30, 0x0743
    15ec:	f0 91 44 07 	lds	r31, 0x0744
    15f0:	8f b1       	in	r24, 0x0f	; 15
    15f2:	05 80       	ldd	r0, Z+5	; 0x05
    15f4:	f6 81       	ldd	r31, Z+6	; 0x06
    15f6:	e0 2d       	mov	r30, r0
    15f8:	e4 0f       	add	r30, r20
    15fa:	f1 1d       	adc	r31, r1
    15fc:	80 83       	st	Z, r24
    15fe:	4f 5f       	subi	r20, 0xFF	; 255
    1600:	e0 91 43 07 	lds	r30, 0x0743
    1604:	f0 91 44 07 	lds	r31, 0x0744
    1608:	24 2f       	mov	r18, r20
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	83 81       	ldd	r24, Z+3	; 0x03
    160e:	99 27       	eor	r25, r25
    1610:	87 fd       	sbrc	r24, 7
    1612:	90 95       	com	r25
    1614:	28 17       	cp	r18, r24
    1616:	39 07       	cpc	r19, r25
    1618:	24 f3       	brlt	.-56     	; 0x15e2 <rf_polling_rx_packet+0x286>
    161a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    161c:	c0 98       	cbi	0x18, 0	; 24
    161e:	8f e7       	ldi	r24, 0x7F	; 127
    1620:	8f b9       	out	0x0f, r24	; 15
    1622:	77 9b       	sbis	0x0e, 7	; 14
    1624:	fe cf       	rjmp	.-4      	; 0x1622 <rf_polling_rx_packet+0x2c6>
    1626:	1f b8       	out	0x0f, r1	; 15
    1628:	77 9b       	sbis	0x0e, 7	; 14
    162a:	fe cf       	rjmp	.-4      	; 0x1628 <rf_polling_rx_packet+0x2cc>
    162c:	9f b1       	in	r25, 0x0f	; 15
    162e:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1630:	c0 98       	cbi	0x18, 0	; 24
    1632:	8f e7       	ldi	r24, 0x7F	; 127
    1634:	8f b9       	out	0x0f, r24	; 15
    1636:	77 9b       	sbis	0x0e, 7	; 14
    1638:	fe cf       	rjmp	.-4      	; 0x1636 <rf_polling_rx_packet+0x2da>
                rfSettings.pRxInfo->length -= 4;
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    163a:	99 83       	std	Y+1, r25	; 0x01
    163c:	fe 01       	movw	r30, r28
    163e:	34 96       	adiw	r30, 0x04	; 4

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1640:	9e 01       	movw	r18, r28
    1642:	2a 5f       	subi	r18, 0xFA	; 250
    1644:	3f 4f       	sbci	r19, 0xFF	; 255
    1646:	1f b8       	out	0x0f, r1	; 15
    1648:	77 9b       	sbis	0x0e, 7	; 14
    164a:	fe cf       	rjmp	.-4      	; 0x1648 <rf_polling_rx_packet+0x2ec>
    164c:	8f b1       	in	r24, 0x0f	; 15
    164e:	81 93       	st	Z+, r24
    1650:	e2 17       	cp	r30, r18
    1652:	f3 07       	cpc	r31, r19
    1654:	c1 f7       	brne	.-16     	; 0x1646 <rf_polling_rx_packet+0x2ea>
    1656:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1658:	e0 91 43 07 	lds	r30, 0x0743
    165c:	f0 91 44 07 	lds	r31, 0x0744
    1660:	8c 81       	ldd	r24, Y+4	; 0x04
    1662:	80 87       	std	Z+8, r24	; 0x08
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	40 e0       	ldi	r20, 0x00	; 0
    1668:	0c c0       	rjmp	.+24     	; 0x1682 <rf_polling_rx_packet+0x326>
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    166a:	e0 91 43 07 	lds	r30, 0x0743
    166e:	f0 91 44 07 	lds	r31, 0x0744
    1672:	05 80       	ldd	r0, Z+5	; 0x05
    1674:	f6 81       	ldd	r31, Z+6	; 0x06
    1676:	e0 2d       	mov	r30, r0
    1678:	e2 0f       	add	r30, r18
    167a:	f3 1f       	adc	r31, r19
    167c:	80 81       	ld	r24, Z
    167e:	58 0f       	add	r21, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1680:	4f 5f       	subi	r20, 0xFF	; 255
    1682:	e0 91 43 07 	lds	r30, 0x0743
    1686:	f0 91 44 07 	lds	r31, 0x0744
    168a:	24 2f       	mov	r18, r20
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	83 81       	ldd	r24, Z+3	; 0x03
    1690:	99 27       	eor	r25, r25
    1692:	87 fd       	sbrc	r24, 7
    1694:	90 95       	com	r25
    1696:	28 17       	cp	r18, r24
    1698:	39 07       	cpc	r19, r25
    169a:	3c f3       	brlt	.-50     	; 0x166a <rf_polling_rx_packet+0x30e>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	58 17       	cp	r21, r24
    16a0:	c1 f0       	breq	.+48     	; 0x16d2 <rf_polling_rx_packet+0x376>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    16a2:	c0 98       	cbi	0x18, 0	; 24
    16a4:	8f e7       	ldi	r24, 0x7F	; 127
    16a6:	8f b9       	out	0x0f, r24	; 15
    16a8:	77 9b       	sbis	0x0e, 7	; 14
    16aa:	fe cf       	rjmp	.-4      	; 0x16a8 <rf_polling_rx_packet+0x34c>
    16ac:	1f b8       	out	0x0f, r1	; 15
    16ae:	77 9b       	sbis	0x0e, 7	; 14
    16b0:	fe cf       	rjmp	.-4      	; 0x16ae <rf_polling_rx_packet+0x352>
    16b2:	8f b1       	in	r24, 0x0f	; 15
    16b4:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    16b6:	c0 98       	cbi	0x18, 0	; 24
    16b8:	88 e0       	ldi	r24, 0x08	; 8
    16ba:	8f b9       	out	0x0f, r24	; 15
    16bc:	77 9b       	sbis	0x0e, 7	; 14
    16be:	fe cf       	rjmp	.-4      	; 0x16bc <rf_polling_rx_packet+0x360>
    16c0:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    16c2:	c0 98       	cbi	0x18, 0	; 24
    16c4:	88 e0       	ldi	r24, 0x08	; 8
    16c6:	8f b9       	out	0x0f, r24	; 15
    16c8:	77 9b       	sbis	0x0e, 7	; 14
    16ca:	fe cf       	rjmp	.-4      	; 0x16c8 <rf_polling_rx_packet+0x36c>
    16cc:	c0 9a       	sbi	0x18, 0	; 24
    16ce:	8c ef       	ldi	r24, 0xFC	; 252
    16d0:	21 c0       	rjmp	.+66     	; 0x1714 <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    16d2:	8d 81       	ldd	r24, Y+5	; 0x05
    16d4:	87 ff       	sbrs	r24, 7
    16d6:	07 c0       	rjmp	.+14     	; 0x16e6 <rf_polling_rx_packet+0x38a>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    16d8:	80 91 54 07 	lds	r24, 0x0754
    16dc:	8f 5f       	subi	r24, 0xFF	; 255
    16de:	80 93 54 07 	sts	0x0754, r24
    16e2:	81 e0       	ldi	r24, 0x01	; 1
    16e4:	17 c0       	rjmp	.+46     	; 0x1714 <rf_polling_rx_packet+0x3b8>
                return 1;
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    16e6:	c0 98       	cbi	0x18, 0	; 24
    16e8:	8f e7       	ldi	r24, 0x7F	; 127
    16ea:	8f b9       	out	0x0f, r24	; 15
    16ec:	77 9b       	sbis	0x0e, 7	; 14
    16ee:	fe cf       	rjmp	.-4      	; 0x16ec <rf_polling_rx_packet+0x390>
    16f0:	1f b8       	out	0x0f, r1	; 15
    16f2:	77 9b       	sbis	0x0e, 7	; 14
    16f4:	fe cf       	rjmp	.-4      	; 0x16f2 <rf_polling_rx_packet+0x396>
    16f6:	8f b1       	in	r24, 0x0f	; 15
    16f8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    16fa:	c0 98       	cbi	0x18, 0	; 24
    16fc:	88 e0       	ldi	r24, 0x08	; 8
    16fe:	8f b9       	out	0x0f, r24	; 15
    1700:	77 9b       	sbis	0x0e, 7	; 14
    1702:	fe cf       	rjmp	.-4      	; 0x1700 <rf_polling_rx_packet+0x3a4>
    1704:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1706:	c0 98       	cbi	0x18, 0	; 24
    1708:	88 e0       	ldi	r24, 0x08	; 8
    170a:	8f b9       	out	0x0f, r24	; 15
    170c:	77 9b       	sbis	0x0e, 7	; 14
    170e:	fe cf       	rjmp	.-4      	; 0x170c <rf_polling_rx_packet+0x3b0>
    1710:	c0 9a       	sbi	0x18, 0	; 24
    1712:	8b ef       	ldi	r24, 0xFB	; 251
    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
}
    1714:	0f 90       	pop	r0
    1716:	0f 90       	pop	r0
    1718:	0f 90       	pop	r0
    171a:	0f 90       	pop	r0
    171c:	0f 90       	pop	r0
    171e:	cf 91       	pop	r28
    1720:	df 91       	pop	r29
    1722:	08 95       	ret

00001724 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1724:	80 91 54 07 	lds	r24, 0x0754
    1728:	88 23       	and	r24, r24
    172a:	21 f0       	breq	.+8      	; 0x1734 <rf_rx_packet+0x10>
    {
        tmp=rx_ready;
    172c:	80 91 54 07 	lds	r24, 0x0754
        rx_ready=0;
    1730:	10 92 54 07 	sts	0x0754, r1
        return tmp;
    }
    return 0;
}
    1734:	08 95       	ret

00001736 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1736:	c0 98       	cbi	0x18, 0	; 24
    1738:	88 e0       	ldi	r24, 0x08	; 8
    173a:	8f b9       	out	0x0f, r24	; 15
    173c:	77 9b       	sbis	0x0e, 7	; 14
    173e:	fe cf       	rjmp	.-4      	; 0x173c <rf_flush_rx_fifo+0x6>
    1740:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1742:	c0 98       	cbi	0x18, 0	; 24
    1744:	88 e0       	ldi	r24, 0x08	; 8
    1746:	8f b9       	out	0x0f, r24	; 15
    1748:	77 9b       	sbis	0x0e, 7	; 14
    174a:	fe cf       	rjmp	.-4      	; 0x1748 <rf_flush_rx_fifo+0x12>
    174c:	c0 9a       	sbi	0x18, 0	; 24
}
    174e:	08 95       	ret

00001750 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1750:	99 27       	eor	r25, r25
    1752:	87 fd       	sbrc	r24, 7
    1754:	90 95       	com	r25
    1756:	38 2f       	mov	r19, r24
    1758:	22 27       	eor	r18, r18
    175a:	20 68       	ori	r18, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    175c:	c0 98       	cbi	0x18, 0	; 24
    175e:	83 e1       	ldi	r24, 0x13	; 19
    1760:	8f b9       	out	0x0f, r24	; 15
    1762:	77 9b       	sbis	0x0e, 7	; 14
    1764:	fe cf       	rjmp	.-4      	; 0x1762 <rf_set_cca_thresh+0x12>
    1766:	3f b9       	out	0x0f, r19	; 15
    1768:	77 9b       	sbis	0x0e, 7	; 14
    176a:	fe cf       	rjmp	.-4      	; 0x1768 <rf_set_cca_thresh+0x18>
    176c:	2f b9       	out	0x0f, r18	; 15
    176e:	77 9b       	sbis	0x0e, 7	; 14
    1770:	fe cf       	rjmp	.-4      	; 0x176e <rf_set_cca_thresh+0x1e>
    1772:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1774:	08 95       	ret

00001776 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1776:	c0 98       	cbi	0x18, 0	; 24
    1778:	86 e0       	ldi	r24, 0x06	; 6
    177a:	8f b9       	out	0x0f, r24	; 15
    177c:	77 9b       	sbis	0x0e, 7	; 14
    177e:	fe cf       	rjmp	.-4      	; 0x177c <rf_test_mode+0x6>
    1780:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1782:	c0 98       	cbi	0x18, 0	; 24
    1784:	82 e1       	ldi	r24, 0x12	; 18
    1786:	8f b9       	out	0x0f, r24	; 15
    1788:	77 9b       	sbis	0x0e, 7	; 14
    178a:	fe cf       	rjmp	.-4      	; 0x1788 <rf_test_mode+0x12>
    178c:	85 e0       	ldi	r24, 0x05	; 5
    178e:	8f b9       	out	0x0f, r24	; 15
    1790:	77 9b       	sbis	0x0e, 7	; 14
    1792:	fe cf       	rjmp	.-4      	; 0x1790 <rf_test_mode+0x1a>
    1794:	88 e0       	ldi	r24, 0x08	; 8
    1796:	8f b9       	out	0x0f, r24	; 15
    1798:	77 9b       	sbis	0x0e, 7	; 14
    179a:	fe cf       	rjmp	.-4      	; 0x1798 <rf_test_mode+0x22>
    179c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    179e:	c0 98       	cbi	0x18, 0	; 24
    17a0:	8e e2       	ldi	r24, 0x2E	; 46
    17a2:	8f b9       	out	0x0f, r24	; 15
    17a4:	77 9b       	sbis	0x0e, 7	; 14
    17a6:	fe cf       	rjmp	.-4      	; 0x17a4 <rf_test_mode+0x2e>
    17a8:	88 e1       	ldi	r24, 0x18	; 24
    17aa:	8f b9       	out	0x0f, r24	; 15
    17ac:	77 9b       	sbis	0x0e, 7	; 14
    17ae:	fe cf       	rjmp	.-4      	; 0x17ac <rf_test_mode+0x36>
    17b0:	1f b8       	out	0x0f, r1	; 15
    17b2:	77 9b       	sbis	0x0e, 7	; 14
    17b4:	fe cf       	rjmp	.-4      	; 0x17b2 <rf_test_mode+0x3c>
    17b6:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    17b8:	0e 94 9b 0b 	call	0x1736	; 0x1736 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    17bc:	08 95       	ret

000017be <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    17be:	c0 98       	cbi	0x18, 0	; 24
    17c0:	86 e0       	ldi	r24, 0x06	; 6
    17c2:	8f b9       	out	0x0f, r24	; 15
    17c4:	77 9b       	sbis	0x0e, 7	; 14
    17c6:	fe cf       	rjmp	.-4      	; 0x17c4 <rf_data_mode+0x6>
    17c8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    17ca:	c0 98       	cbi	0x18, 0	; 24
    17cc:	82 e1       	ldi	r24, 0x12	; 18
    17ce:	8f b9       	out	0x0f, r24	; 15
    17d0:	77 9b       	sbis	0x0e, 7	; 14
    17d2:	fe cf       	rjmp	.-4      	; 0x17d0 <rf_data_mode+0x12>
    17d4:	85 e0       	ldi	r24, 0x05	; 5
    17d6:	8f b9       	out	0x0f, r24	; 15
    17d8:	77 9b       	sbis	0x0e, 7	; 14
    17da:	fe cf       	rjmp	.-4      	; 0x17d8 <rf_data_mode+0x1a>
    17dc:	1f b8       	out	0x0f, r1	; 15
    17de:	77 9b       	sbis	0x0e, 7	; 14
    17e0:	fe cf       	rjmp	.-4      	; 0x17de <rf_data_mode+0x20>
    17e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    17e4:	c0 98       	cbi	0x18, 0	; 24
    17e6:	8e e2       	ldi	r24, 0x2E	; 46
    17e8:	8f b9       	out	0x0f, r24	; 15
    17ea:	77 9b       	sbis	0x0e, 7	; 14
    17ec:	fe cf       	rjmp	.-4      	; 0x17ea <rf_data_mode+0x2c>
    17ee:	1f b8       	out	0x0f, r1	; 15
    17f0:	77 9b       	sbis	0x0e, 7	; 14
    17f2:	fe cf       	rjmp	.-4      	; 0x17f0 <rf_data_mode+0x32>
    17f4:	1f b8       	out	0x0f, r1	; 15
    17f6:	77 9b       	sbis	0x0e, 7	; 14
    17f8:	fe cf       	rjmp	.-4      	; 0x17f6 <rf_data_mode+0x38>
    17fa:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    17fc:	0e 94 9b 0b 	call	0x1736	; 0x1736 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1800:	08 95       	ret

00001802 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1802:	c0 98       	cbi	0x18, 0	; 24
    1804:	86 e0       	ldi	r24, 0x06	; 6
    1806:	8f b9       	out	0x0f, r24	; 15
    1808:	77 9b       	sbis	0x0e, 7	; 14
    180a:	fe cf       	rjmp	.-4      	; 0x1808 <rf_rx_set_serial+0x6>
    180c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    180e:	c0 98       	cbi	0x18, 0	; 24
    1810:	82 e1       	ldi	r24, 0x12	; 18
    1812:	8f b9       	out	0x0f, r24	; 15
    1814:	77 9b       	sbis	0x0e, 7	; 14
    1816:	fe cf       	rjmp	.-4      	; 0x1814 <rf_rx_set_serial+0x12>
    1818:	85 e0       	ldi	r24, 0x05	; 5
    181a:	8f b9       	out	0x0f, r24	; 15
    181c:	77 9b       	sbis	0x0e, 7	; 14
    181e:	fe cf       	rjmp	.-4      	; 0x181c <rf_rx_set_serial+0x1a>
    1820:	81 e0       	ldi	r24, 0x01	; 1
    1822:	8f b9       	out	0x0f, r24	; 15
    1824:	77 9b       	sbis	0x0e, 7	; 14
    1826:	fe cf       	rjmp	.-4      	; 0x1824 <rf_rx_set_serial+0x22>
    1828:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    182a:	0e 94 9b 0b 	call	0x1736	; 0x1736 <rf_flush_rx_fifo>
}
    182e:	08 95       	ret

00001830 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1830:	c0 98       	cbi	0x18, 0	; 24
    1832:	82 e1       	ldi	r24, 0x12	; 18
    1834:	8f b9       	out	0x0f, r24	; 15
    1836:	77 9b       	sbis	0x0e, 7	; 14
    1838:	fe cf       	rjmp	.-4      	; 0x1836 <rf_tx_set_serial+0x6>
    183a:	85 e0       	ldi	r24, 0x05	; 5
    183c:	8f b9       	out	0x0f, r24	; 15
    183e:	77 9b       	sbis	0x0e, 7	; 14
    1840:	fe cf       	rjmp	.-4      	; 0x183e <rf_tx_set_serial+0xe>
    1842:	84 e0       	ldi	r24, 0x04	; 4
    1844:	8f b9       	out	0x0f, r24	; 15
    1846:	77 9b       	sbis	0x0e, 7	; 14
    1848:	fe cf       	rjmp	.-4      	; 0x1846 <rf_tx_set_serial+0x16>
    184a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    184c:	0e 94 9b 0b 	call	0x1736	; 0x1736 <rf_flush_rx_fifo>
}
    1850:	08 95       	ret

00001852 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1852:	28 2f       	mov	r18, r24
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	2f 70       	andi	r18, 0x0F	; 15
    1858:	30 70       	andi	r19, 0x00	; 0
    185a:	80 91 41 07 	lds	r24, 0x0741
    185e:	90 91 42 07 	lds	r25, 0x0742
    1862:	80 7f       	andi	r24, 0xF0	; 240
    1864:	28 2b       	or	r18, r24
    1866:	39 2b       	or	r19, r25
    1868:	30 93 42 07 	sts	0x0742, r19
    186c:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1870:	c0 98       	cbi	0x18, 0	; 24
    1872:	81 e1       	ldi	r24, 0x11	; 17
    1874:	8f b9       	out	0x0f, r24	; 15
    1876:	77 9b       	sbis	0x0e, 7	; 14
    1878:	fe cf       	rjmp	.-4      	; 0x1876 <rf_set_preamble_length+0x24>
    187a:	3f b9       	out	0x0f, r19	; 15
    187c:	77 9b       	sbis	0x0e, 7	; 14
    187e:	fe cf       	rjmp	.-4      	; 0x187c <rf_set_preamble_length+0x2a>
    1880:	2f b9       	out	0x0f, r18	; 15
    1882:	77 9b       	sbis	0x0e, 7	; 14
    1884:	fe cf       	rjmp	.-4      	; 0x1882 <rf_set_preamble_length+0x30>
    1886:	c0 9a       	sbi	0x18, 0	; 24
}
    1888:	08 95       	ret

0000188a <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    188a:	28 2f       	mov	r18, r24
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	76 e0       	ldi	r23, 0x06	; 6
    1890:	22 0f       	add	r18, r18
    1892:	33 1f       	adc	r19, r19
    1894:	7a 95       	dec	r23
    1896:	e1 f7       	brne	.-8      	; 0x1890 <rf_set_cca_mode+0x6>
    1898:	30 70       	andi	r19, 0x00	; 0
    189a:	80 91 41 07 	lds	r24, 0x0741
    189e:	90 91 42 07 	lds	r25, 0x0742
    18a2:	8f 73       	andi	r24, 0x3F	; 63
    18a4:	28 2b       	or	r18, r24
    18a6:	39 2b       	or	r19, r25
    18a8:	30 93 42 07 	sts	0x0742, r19
    18ac:	20 93 41 07 	sts	0x0741, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    18b0:	c0 98       	cbi	0x18, 0	; 24
    18b2:	81 e1       	ldi	r24, 0x11	; 17
    18b4:	8f b9       	out	0x0f, r24	; 15
    18b6:	77 9b       	sbis	0x0e, 7	; 14
    18b8:	fe cf       	rjmp	.-4      	; 0x18b6 <rf_set_cca_mode+0x2c>
    18ba:	3f b9       	out	0x0f, r19	; 15
    18bc:	77 9b       	sbis	0x0e, 7	; 14
    18be:	fe cf       	rjmp	.-4      	; 0x18bc <rf_set_cca_mode+0x32>
    18c0:	2f b9       	out	0x0f, r18	; 15
    18c2:	77 9b       	sbis	0x0e, 7	; 14
    18c4:	fe cf       	rjmp	.-4      	; 0x18c2 <rf_set_cca_mode+0x38>
    18c6:	c0 9a       	sbi	0x18, 0	; 24
}
    18c8:	08 95       	ret

000018ca <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    18ca:	c0 98       	cbi	0x18, 0	; 24
    18cc:	84 e0       	ldi	r24, 0x04	; 4
    18ce:	8f b9       	out	0x0f, r24	; 15
    18d0:	77 9b       	sbis	0x0e, 7	; 14
    18d2:	fe cf       	rjmp	.-4      	; 0x18d0 <rf_carrier_on+0x6>
    18d4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    18d6:	08 95       	ret

000018d8 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    18d8:	c0 98       	cbi	0x18, 0	; 24
    18da:	86 e0       	ldi	r24, 0x06	; 6
    18dc:	8f b9       	out	0x0f, r24	; 15
    18de:	77 9b       	sbis	0x0e, 7	; 14
    18e0:	fe cf       	rjmp	.-4      	; 0x18de <rf_carrier_off+0x6>
    18e2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    18e4:	08 95       	ret

000018e6 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    18e6:	ff 92       	push	r15
    18e8:	0f 93       	push	r16
    18ea:	1f 93       	push	r17
    18ec:	df 93       	push	r29
    18ee:	cf 93       	push	r28
    18f0:	00 d0       	rcall	.+0      	; 0x18f2 <rf_tx_packet+0xc>
    18f2:	00 d0       	rcall	.+0      	; 0x18f4 <rf_tx_packet+0xe>
    18f4:	cd b7       	in	r28, 0x3d	; 61
    18f6:	de b7       	in	r29, 0x3e	; 62
    18f8:	dc 01       	movw	r26, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    18fa:	40 91 40 07 	lds	r20, 0x0740
    18fe:	44 23       	and	r20, r20
    1900:	31 f0       	breq	.+12     	; 0x190e <rf_tx_packet+0x28>
        FASTSPI_STROBE(CC2420_STXENC);
    1902:	c0 98       	cbi	0x18, 0	; 24
    1904:	8d e0       	ldi	r24, 0x0D	; 13
    1906:	8f b9       	out	0x0f, r24	; 15
    1908:	77 9b       	sbis	0x0e, 7	; 14
    190a:	fe cf       	rjmp	.-4      	; 0x1908 <rf_tx_packet+0x22>
    190c:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    190e:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1910:	12 96       	adiw	r26, 0x02	; 2
    1912:	2c 91       	ld	r18, X
    1914:	12 97       	sbiw	r26, 0x02	; 2
    1916:	62 2f       	mov	r22, r18
    1918:	77 27       	eor	r23, r23
    191a:	67 fd       	sbrc	r22, 7
    191c:	70 95       	com	r23
    191e:	30 e0       	ldi	r19, 0x00	; 0
    1920:	0b c0       	rjmp	.+22     	; 0x1938 <rf_tx_packet+0x52>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1922:	13 96       	adiw	r26, 0x03	; 3
    1924:	ed 91       	ld	r30, X+
    1926:	fc 91       	ld	r31, X
    1928:	14 97       	sbiw	r26, 0x04	; 4
    192a:	e8 0f       	add	r30, r24
    192c:	f9 1f       	adc	r31, r25
    192e:	8a 81       	ldd	r24, Y+2	; 0x02
    1930:	90 81       	ld	r25, Z
    1932:	89 0f       	add	r24, r25
    1934:	8a 83       	std	Y+2, r24	; 0x02
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1936:	3f 5f       	subi	r19, 0xFF	; 255
    1938:	83 2f       	mov	r24, r19
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	86 17       	cp	r24, r22
    193e:	97 07       	cpc	r25, r23
    1940:	84 f3       	brlt	.-32     	; 0x1922 <rf_tx_packet+0x3c>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1942:	24 5f       	subi	r18, 0xF4	; 244
    1944:	29 83       	std	Y+1, r18	; 0x01
    1946:	2c 50       	subi	r18, 0x0C	; 12
    if(security_enable) packetLength+=4;  // for CTR counter
    1948:	44 23       	and	r20, r20
    194a:	11 f0       	breq	.+4      	; 0x1950 <rf_tx_packet+0x6a>
    194c:	20 5f       	subi	r18, 0xF0	; 240
    194e:	29 83       	std	Y+1, r18	; 0x01


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1950:	c0 98       	cbi	0x18, 0	; 24
    1952:	88 e0       	ldi	r24, 0x08	; 8
    1954:	8f b9       	out	0x0f, r24	; 15
    1956:	77 9b       	sbis	0x0e, 7	; 14
    1958:	fe cf       	rjmp	.-4      	; 0x1956 <rf_tx_packet+0x70>
    195a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    195c:	c0 98       	cbi	0x18, 0	; 24
    195e:	88 e0       	ldi	r24, 0x08	; 8
    1960:	8f b9       	out	0x0f, r24	; 15
    1962:	77 9b       	sbis	0x0e, 7	; 14
    1964:	fe cf       	rjmp	.-4      	; 0x1962 <rf_tx_packet+0x7c>
    1966:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1968:	0e 99       	sbic	0x01, 6	; 1
    196a:	fe cf       	rjmp	.-4      	; 0x1968 <rf_tx_packet+0x82>
    196c:	84 99       	sbic	0x10, 4	; 16
    196e:	fc cf       	rjmp	.-8      	; 0x1968 <rf_tx_packet+0x82>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1970:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1972:	c0 98       	cbi	0x18, 0	; 24
    1974:	89 e0       	ldi	r24, 0x09	; 9
    1976:	8f b9       	out	0x0f, r24	; 15
    1978:	77 9b       	sbis	0x0e, 7	; 14
    197a:	fe cf       	rjmp	.-4      	; 0x1978 <rf_tx_packet+0x92>
    197c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    197e:	c0 98       	cbi	0x18, 0	; 24
    1980:	89 e0       	ldi	r24, 0x09	; 9
    1982:	8f b9       	out	0x0f, r24	; 15
    1984:	77 9b       	sbis	0x0e, 7	; 14
    1986:	fe cf       	rjmp	.-4      	; 0x1984 <rf_tx_packet+0x9e>
    1988:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    198a:	c0 98       	cbi	0x18, 0	; 24
    198c:	8e e3       	ldi	r24, 0x3E	; 62
    198e:	8f b9       	out	0x0f, r24	; 15
    1990:	77 9b       	sbis	0x0e, 7	; 14
    1992:	fe cf       	rjmp	.-4      	; 0x1990 <rf_tx_packet+0xaa>
    1994:	89 81       	ldd	r24, Y+1	; 0x01
    1996:	8f b9       	out	0x0f, r24	; 15
    1998:	77 9b       	sbis	0x0e, 7	; 14
    199a:	fe cf       	rjmp	.-4      	; 0x1998 <rf_tx_packet+0xb2>
    199c:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    199e:	81 e4       	ldi	r24, 0x41	; 65
    19a0:	98 e8       	ldi	r25, 0x88	; 136
    19a2:	9c 83       	std	Y+4, r25	; 0x04
    19a4:	8b 83       	std	Y+3, r24	; 0x03
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    19a6:	80 91 4e 07 	lds	r24, 0x074E
    19aa:	88 23       	and	r24, r24
    19ac:	21 f0       	breq	.+8      	; 0x19b6 <rf_tx_packet+0xd0>
    19ae:	81 e6       	ldi	r24, 0x61	; 97
    19b0:	98 e8       	ldi	r25, 0x88	; 136
    19b2:	9c 83       	std	Y+4, r25	; 0x04
    19b4:	8b 83       	std	Y+3, r24	; 0x03
    if(security_enable) frameControlField |= RF_SEC_BM;
    19b6:	44 23       	and	r20, r20
    19b8:	29 f0       	breq	.+10     	; 0x19c4 <rf_tx_packet+0xde>
    19ba:	8b 81       	ldd	r24, Y+3	; 0x03
    19bc:	9c 81       	ldd	r25, Y+4	; 0x04
    19be:	88 60       	ori	r24, 0x08	; 8
    19c0:	9c 83       	std	Y+4, r25	; 0x04
    19c2:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    19c4:	c0 98       	cbi	0x18, 0	; 24
    19c6:	8e e3       	ldi	r24, 0x3E	; 62
    19c8:	8f b9       	out	0x0f, r24	; 15
    19ca:	77 9b       	sbis	0x0e, 7	; 14
    19cc:	fe cf       	rjmp	.-4      	; 0x19ca <rf_tx_packet+0xe4>
    19ce:	fe 01       	movw	r30, r28
    19d0:	33 96       	adiw	r30, 0x03	; 3
    19d2:	9e 01       	movw	r18, r28
    19d4:	2b 5f       	subi	r18, 0xFB	; 251
    19d6:	3f 4f       	sbci	r19, 0xFF	; 255
    19d8:	80 81       	ld	r24, Z
    19da:	8f b9       	out	0x0f, r24	; 15
    19dc:	77 9b       	sbis	0x0e, 7	; 14
    19de:	fe cf       	rjmp	.-4      	; 0x19dc <rf_tx_packet+0xf6>
    19e0:	31 96       	adiw	r30, 0x01	; 1
    19e2:	e2 17       	cp	r30, r18
    19e4:	f3 07       	cpc	r31, r19
    19e6:	c1 f7       	brne	.-16     	; 0x19d8 <rf_tx_packet+0xf2>
    19e8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    19ea:	c0 98       	cbi	0x18, 0	; 24
    19ec:	8e e3       	ldi	r24, 0x3E	; 62
    19ee:	8f b9       	out	0x0f, r24	; 15
    19f0:	77 9b       	sbis	0x0e, 7	; 14
    19f2:	fe cf       	rjmp	.-4      	; 0x19f0 <rf_tx_packet+0x10a>
    19f4:	80 91 45 07 	lds	r24, 0x0745
    19f8:	8f b9       	out	0x0f, r24	; 15
    19fa:	77 9b       	sbis	0x0e, 7	; 14
    19fc:	fe cf       	rjmp	.-4      	; 0x19fa <rf_tx_packet+0x114>
    19fe:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1a00:	c0 98       	cbi	0x18, 0	; 24
    1a02:	8e e3       	ldi	r24, 0x3E	; 62
    1a04:	8f b9       	out	0x0f, r24	; 15
    1a06:	77 9b       	sbis	0x0e, 7	; 14
    1a08:	fe cf       	rjmp	.-4      	; 0x1a06 <rf_tx_packet+0x120>
    1a0a:	20 e0       	ldi	r18, 0x00	; 0
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	f9 01       	movw	r30, r18
    1a10:	ed 5b       	subi	r30, 0xBD	; 189
    1a12:	f8 4f       	sbci	r31, 0xF8	; 248
    1a14:	84 81       	ldd	r24, Z+4	; 0x04
    1a16:	8f b9       	out	0x0f, r24	; 15
    1a18:	77 9b       	sbis	0x0e, 7	; 14
    1a1a:	fe cf       	rjmp	.-4      	; 0x1a18 <rf_tx_packet+0x132>
    1a1c:	2f 5f       	subi	r18, 0xFF	; 255
    1a1e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a20:	22 30       	cpi	r18, 0x02	; 2
    1a22:	31 05       	cpc	r19, r1
    1a24:	a1 f7       	brne	.-24     	; 0x1a0e <rf_tx_packet+0x128>
    1a26:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1a28:	c0 98       	cbi	0x18, 0	; 24
    1a2a:	8e e3       	ldi	r24, 0x3E	; 62
    1a2c:	8f b9       	out	0x0f, r24	; 15
    1a2e:	77 9b       	sbis	0x0e, 7	; 14
    1a30:	fe cf       	rjmp	.-4      	; 0x1a2e <rf_tx_packet+0x148>
    1a32:	fd 01       	movw	r30, r26
    1a34:	9d 01       	movw	r18, r26
    1a36:	2e 5f       	subi	r18, 0xFE	; 254
    1a38:	3f 4f       	sbci	r19, 0xFF	; 255
    1a3a:	80 81       	ld	r24, Z
    1a3c:	8f b9       	out	0x0f, r24	; 15
    1a3e:	77 9b       	sbis	0x0e, 7	; 14
    1a40:	fe cf       	rjmp	.-4      	; 0x1a3e <rf_tx_packet+0x158>
    1a42:	31 96       	adiw	r30, 0x01	; 1
    1a44:	e2 17       	cp	r30, r18
    1a46:	f3 07       	cpc	r31, r19
    1a48:	c1 f7       	brne	.-16     	; 0x1a3a <rf_tx_packet+0x154>
    1a4a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a4c:	c0 98       	cbi	0x18, 0	; 24
    1a4e:	8e e3       	ldi	r24, 0x3E	; 62
    1a50:	8f b9       	out	0x0f, r24	; 15
    1a52:	77 9b       	sbis	0x0e, 7	; 14
    1a54:	fe cf       	rjmp	.-4      	; 0x1a52 <rf_tx_packet+0x16c>
    1a56:	20 e0       	ldi	r18, 0x00	; 0
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	f9 01       	movw	r30, r18
    1a5c:	ed 5b       	subi	r30, 0xBD	; 189
    1a5e:	f8 4f       	sbci	r31, 0xF8	; 248
    1a60:	86 81       	ldd	r24, Z+6	; 0x06
    1a62:	8f b9       	out	0x0f, r24	; 15
    1a64:	77 9b       	sbis	0x0e, 7	; 14
    1a66:	fe cf       	rjmp	.-4      	; 0x1a64 <rf_tx_packet+0x17e>
    1a68:	2f 5f       	subi	r18, 0xFF	; 255
    1a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a6c:	22 30       	cpi	r18, 0x02	; 2
    1a6e:	31 05       	cpc	r19, r1
    1a70:	a1 f7       	brne	.-24     	; 0x1a5a <rf_tx_packet+0x174>
    1a72:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1a74:	44 23       	and	r20, r20
    1a76:	89 f0       	breq	.+34     	; 0x1a9a <rf_tx_packet+0x1b4>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1a78:	c0 98       	cbi	0x18, 0	; 24
    1a7a:	8e e3       	ldi	r24, 0x3E	; 62
    1a7c:	8f b9       	out	0x0f, r24	; 15
    1a7e:	77 9b       	sbis	0x0e, 7	; 14
    1a80:	fe cf       	rjmp	.-4      	; 0x1a7e <rf_tx_packet+0x198>
    1a82:	e0 e5       	ldi	r30, 0x50	; 80
    1a84:	f7 e0       	ldi	r31, 0x07	; 7
    1a86:	80 81       	ld	r24, Z
    1a88:	8f b9       	out	0x0f, r24	; 15
    1a8a:	77 9b       	sbis	0x0e, 7	; 14
    1a8c:	fe cf       	rjmp	.-4      	; 0x1a8a <rf_tx_packet+0x1a4>
    1a8e:	31 96       	adiw	r30, 0x01	; 1
    1a90:	87 e0       	ldi	r24, 0x07	; 7
    1a92:	e4 35       	cpi	r30, 0x54	; 84
    1a94:	f8 07       	cpc	r31, r24
    1a96:	b9 f7       	brne	.-18     	; 0x1a86 <rf_tx_packet+0x1a0>
    1a98:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1a9a:	c0 98       	cbi	0x18, 0	; 24
    1a9c:	8e e3       	ldi	r24, 0x3E	; 62
    1a9e:	8f b9       	out	0x0f, r24	; 15
    1aa0:	77 9b       	sbis	0x0e, 7	; 14
    1aa2:	fe cf       	rjmp	.-4      	; 0x1aa0 <rf_tx_packet+0x1ba>
    1aa4:	20 e0       	ldi	r18, 0x00	; 0
    1aa6:	0b c0       	rjmp	.+22     	; 0x1abe <rf_tx_packet+0x1d8>
    1aa8:	13 96       	adiw	r26, 0x03	; 3
    1aaa:	ed 91       	ld	r30, X+
    1aac:	fc 91       	ld	r31, X
    1aae:	14 97       	sbiw	r26, 0x04	; 4
    1ab0:	e8 0f       	add	r30, r24
    1ab2:	f9 1f       	adc	r31, r25
    1ab4:	80 81       	ld	r24, Z
    1ab6:	8f b9       	out	0x0f, r24	; 15
    1ab8:	77 9b       	sbis	0x0e, 7	; 14
    1aba:	fe cf       	rjmp	.-4      	; 0x1ab8 <rf_tx_packet+0x1d2>
    1abc:	2f 5f       	subi	r18, 0xFF	; 255
    1abe:	82 2f       	mov	r24, r18
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	86 17       	cp	r24, r22
    1ac4:	97 07       	cpc	r25, r23
    1ac6:	84 f3       	brlt	.-32     	; 0x1aa8 <rf_tx_packet+0x1c2>
    1ac8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1aca:	c0 98       	cbi	0x18, 0	; 24
    1acc:	8e e3       	ldi	r24, 0x3E	; 62
    1ace:	8f b9       	out	0x0f, r24	; 15
    1ad0:	77 9b       	sbis	0x0e, 7	; 14
    1ad2:	fe cf       	rjmp	.-4      	; 0x1ad0 <rf_tx_packet+0x1ea>
    1ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad6:	8f b9       	out	0x0f, r24	; 15
    1ad8:	77 9b       	sbis	0x0e, 7	; 14
    1ada:	fe cf       	rjmp	.-4      	; 0x1ad8 <rf_tx_packet+0x1f2>
    1adc:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1ade:	15 96       	adiw	r26, 0x05	; 5
    1ae0:	8c 91       	ld	r24, X
    1ae2:	88 23       	and	r24, r24
    1ae4:	99 f1       	breq	.+102    	; 0x1b4c <rf_tx_packet+0x266>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1ae6:	80 91 4b 07 	lds	r24, 0x074B
    1aea:	88 23       	and	r24, r24
    1aec:	31 f4       	brne	.+12     	; 0x1afa <rf_tx_packet+0x214>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1aee:	c0 98       	cbi	0x18, 0	; 24
    1af0:	83 e0       	ldi	r24, 0x03	; 3
    1af2:	8f b9       	out	0x0f, r24	; 15
    1af4:	77 9b       	sbis	0x0e, 7	; 14
    1af6:	fe cf       	rjmp	.-4      	; 0x1af4 <rf_tx_packet+0x20e>
    1af8:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1afa:	c0 98       	cbi	0x18, 0	; 24
    1afc:	1f b8       	out	0x0f, r1	; 15
    1afe:	77 9b       	sbis	0x0e, 7	; 14
    1b00:	fe cf       	rjmp	.-4      	; 0x1afe <rf_tx_packet+0x218>
    1b02:	8f b1       	in	r24, 0x0f	; 15
    1b04:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1b06:	81 ff       	sbrs	r24, 1
    1b08:	f8 cf       	rjmp	.-16     	; 0x1afa <rf_tx_packet+0x214>
    1b0a:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1b0c:	e5 e0       	ldi	r30, 0x05	; 5
    1b0e:	fe 2e       	mov	r15, r30
    1b10:	c0 98       	cbi	0x18, 0	; 24
    1b12:	ff b8       	out	0x0f, r15	; 15
    1b14:	77 9b       	sbis	0x0e, 7	; 14
    1b16:	fe cf       	rjmp	.-4      	; 0x1b14 <rf_tx_packet+0x22e>
    1b18:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1b1a:	c0 98       	cbi	0x18, 0	; 24
    1b1c:	1f b8       	out	0x0f, r1	; 15
    1b1e:	77 9b       	sbis	0x0e, 7	; 14
    1b20:	fe cf       	rjmp	.-4      	; 0x1b1e <rf_tx_packet+0x238>
    1b22:	0f b1       	in	r16, 0x0f	; 15
    1b24:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1b26:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1b28:	15 36       	cpi	r17, 0x65	; 101
    1b2a:	49 f4       	brne	.+18     	; 0x1b3e <rf_tx_packet+0x258>
            {
                ENABLE_GLOBAL_INT ();
    1b2c:	78 94       	sei
                nrk_sem_post(radio_sem);
    1b2e:	80 91 3e 07 	lds	r24, 0x073E
    1b32:	90 91 3f 07 	lds	r25, 0x073F
    1b36:	0e 94 88 21 	call	0x4310	; 0x4310 <nrk_sem_post>
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	42 c0       	rjmp	.+132    	; 0x1bc2 <rf_tx_packet+0x2dc>
                return FALSE;
            }
            halWait (100);
    1b3e:	84 e6       	ldi	r24, 0x64	; 100
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1b46:	03 ff       	sbrs	r16, 3
    1b48:	e3 cf       	rjmp	.-58     	; 0x1b10 <rf_tx_packet+0x22a>
    1b4a:	06 c0       	rjmp	.+12     	; 0x1b58 <rf_tx_packet+0x272>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1b4c:	c0 98       	cbi	0x18, 0	; 24
    1b4e:	84 e0       	ldi	r24, 0x04	; 4
    1b50:	8f b9       	out	0x0f, r24	; 15
    1b52:	77 9b       	sbis	0x0e, 7	; 14
    1b54:	fe cf       	rjmp	.-4      	; 0x1b52 <rf_tx_packet+0x26c>
    1b56:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1b58:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1b5a:	84 9b       	sbis	0x10, 4	; 16
    1b5c:	fe cf       	rjmp	.-4      	; 0x1b5a <rf_tx_packet+0x274>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1b5e:	84 99       	sbic	0x10, 4	; 16
    1b60:	fe cf       	rjmp	.-4      	; 0x1b5e <rf_tx_packet+0x278>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1b62:	80 91 4e 07 	lds	r24, 0x074E
    1b66:	88 23       	and	r24, r24
    1b68:	81 f0       	breq	.+32     	; 0x1b8a <rf_tx_packet+0x2a4>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1b6a:	84 ea       	ldi	r24, 0xA4	; 164
    1b6c:	92 e0       	ldi	r25, 0x02	; 2
    1b6e:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>

        if(FIFO_IS_1)
    1b72:	b7 9b       	sbis	0x16, 7	; 22
    1b74:	0c c0       	rjmp	.+24     	; 0x1b8e <rf_tx_packet+0x2a8>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1b76:	c0 98       	cbi	0x18, 0	; 24
    1b78:	8f e7       	ldi	r24, 0x7F	; 127
    1b7a:	8f b9       	out	0x0f, r24	; 15
    1b7c:	77 9b       	sbis	0x0e, 7	; 14
    1b7e:	fe cf       	rjmp	.-4      	; 0x1b7c <rf_tx_packet+0x296>
    1b80:	1f b8       	out	0x0f, r1	; 15
    1b82:	77 9b       	sbis	0x0e, 7	; 14
    1b84:	fe cf       	rjmp	.-4      	; 0x1b82 <rf_tx_packet+0x29c>
    1b86:	8f b1       	in	r24, 0x0f	; 15
    1b88:	c0 9a       	sbi	0x18, 0	; 24
    1b8a:	91 e0       	ldi	r25, 0x01	; 1
    1b8c:	0d c0       	rjmp	.+26     	; 0x1ba8 <rf_tx_packet+0x2c2>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b8e:	c0 98       	cbi	0x18, 0	; 24
    1b90:	88 e0       	ldi	r24, 0x08	; 8
    1b92:	8f b9       	out	0x0f, r24	; 15
    1b94:	77 9b       	sbis	0x0e, 7	; 14
    1b96:	fe cf       	rjmp	.-4      	; 0x1b94 <rf_tx_packet+0x2ae>
    1b98:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b9a:	c0 98       	cbi	0x18, 0	; 24
    1b9c:	88 e0       	ldi	r24, 0x08	; 8
    1b9e:	8f b9       	out	0x0f, r24	; 15
    1ba0:	77 9b       	sbis	0x0e, 7	; 14
    1ba2:	fe cf       	rjmp	.-4      	; 0x1ba0 <rf_tx_packet+0x2ba>
    1ba4:	c0 9a       	sbi	0x18, 0	; 24
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1ba8:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1baa:	c0 98       	cbi	0x18, 0	; 24
    1bac:	86 e0       	ldi	r24, 0x06	; 6
    1bae:	8f b9       	out	0x0f, r24	; 15
    1bb0:	77 9b       	sbis	0x0e, 7	; 14
    1bb2:	fe cf       	rjmp	.-4      	; 0x1bb0 <rf_tx_packet+0x2ca>
    1bb4:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1bb6:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1bb8:	80 91 45 07 	lds	r24, 0x0745
    1bbc:	8f 5f       	subi	r24, 0xFF	; 255
    1bbe:	80 93 45 07 	sts	0x0745, r24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1bc2:	89 2f       	mov	r24, r25
    1bc4:	0f 90       	pop	r0
    1bc6:	0f 90       	pop	r0
    1bc8:	0f 90       	pop	r0
    1bca:	0f 90       	pop	r0
    1bcc:	cf 91       	pop	r28
    1bce:	df 91       	pop	r29
    1bd0:	1f 91       	pop	r17
    1bd2:	0f 91       	pop	r16
    1bd4:	ff 90       	pop	r15
    1bd6:	08 95       	ret

00001bd8 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1bd8:	cf 92       	push	r12
    1bda:	df 92       	push	r13
    1bdc:	ef 92       	push	r14
    1bde:	ff 92       	push	r15
    1be0:	0f 93       	push	r16
    1be2:	1f 93       	push	r17
    1be4:	df 93       	push	r29
    1be6:	cf 93       	push	r28
    1be8:	00 d0       	rcall	.+0      	; 0x1bea <rf_tx_tdma_packet+0x12>
    1bea:	00 d0       	rcall	.+0      	; 0x1bec <rf_tx_tdma_packet+0x14>
    1bec:	cd b7       	in	r28, 0x3d	; 61
    1bee:	de b7       	in	r29, 0x3e	; 62
    1bf0:	7c 01       	movw	r14, r24
    1bf2:	8b 01       	movw	r16, r22
    1bf4:	6a 01       	movw	r12, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    1bf6:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bfa:	c0 98       	cbi	0x18, 0	; 24
    1bfc:	88 e0       	ldi	r24, 0x08	; 8
    1bfe:	8f b9       	out	0x0f, r24	; 15
    1c00:	77 9b       	sbis	0x0e, 7	; 14
    1c02:	fe cf       	rjmp	.-4      	; 0x1c00 <rf_tx_tdma_packet+0x28>
    1c04:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c06:	c0 98       	cbi	0x18, 0	; 24
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	8f b9       	out	0x0f, r24	; 15
    1c0c:	77 9b       	sbis	0x0e, 7	; 14
    1c0e:	fe cf       	rjmp	.-4      	; 0x1c0c <rf_tx_tdma_packet+0x34>
    1c10:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1c12:	0e 99       	sbic	0x01, 6	; 1
    1c14:	fe cf       	rjmp	.-4      	; 0x1c12 <rf_tx_tdma_packet+0x3a>
    1c16:	84 99       	sbic	0x10, 4	; 16
    1c18:	fc cf       	rjmp	.-8      	; 0x1c12 <rf_tx_tdma_packet+0x3a>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1c1a:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1c1c:	c0 98       	cbi	0x18, 0	; 24
    1c1e:	89 e0       	ldi	r24, 0x09	; 9
    1c20:	8f b9       	out	0x0f, r24	; 15
    1c22:	77 9b       	sbis	0x0e, 7	; 14
    1c24:	fe cf       	rjmp	.-4      	; 0x1c22 <rf_tx_tdma_packet+0x4a>
    1c26:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1c28:	c0 98       	cbi	0x18, 0	; 24
    1c2a:	89 e0       	ldi	r24, 0x09	; 9
    1c2c:	8f b9       	out	0x0f, r24	; 15
    1c2e:	77 9b       	sbis	0x0e, 7	; 14
    1c30:	fe cf       	rjmp	.-4      	; 0x1c2e <rf_tx_tdma_packet+0x56>
    1c32:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    1c34:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1c36:	d7 01       	movw	r26, r14
    1c38:	12 96       	adiw	r26, 0x02	; 2
    1c3a:	3c 91       	ld	r19, X
    1c3c:	43 2f       	mov	r20, r19
    1c3e:	55 27       	eor	r21, r21
    1c40:	47 fd       	sbrc	r20, 7
    1c42:	50 95       	com	r21
    1c44:	20 e0       	ldi	r18, 0x00	; 0
    1c46:	0c c0       	rjmp	.+24     	; 0x1c60 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1c48:	d7 01       	movw	r26, r14
    1c4a:	13 96       	adiw	r26, 0x03	; 3
    1c4c:	ed 91       	ld	r30, X+
    1c4e:	fc 91       	ld	r31, X
    1c50:	14 97       	sbiw	r26, 0x04	; 4
    1c52:	e8 0f       	add	r30, r24
    1c54:	f9 1f       	adc	r31, r25
    1c56:	8a 81       	ldd	r24, Y+2	; 0x02
    1c58:	90 81       	ld	r25, Z
    1c5a:	89 0f       	add	r24, r25
    1c5c:	8a 83       	std	Y+2, r24	; 0x02
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1c5e:	2f 5f       	subi	r18, 0xFF	; 255
    1c60:	82 2f       	mov	r24, r18
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	84 17       	cp	r24, r20
    1c66:	95 07       	cpc	r25, r21
    1c68:	7c f3       	brlt	.-34     	; 0x1c48 <rf_tx_tdma_packet+0x70>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1c6a:	93 2f       	mov	r25, r19
    1c6c:	94 5f       	subi	r25, 0xF4	; 244
    1c6e:	99 83       	std	Y+1, r25	; 0x01

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1c70:	c0 98       	cbi	0x18, 0	; 24
    1c72:	8e e3       	ldi	r24, 0x3E	; 62
    1c74:	8f b9       	out	0x0f, r24	; 15
    1c76:	77 9b       	sbis	0x0e, 7	; 14
    1c78:	fe cf       	rjmp	.-4      	; 0x1c76 <rf_tx_tdma_packet+0x9e>
    1c7a:	9f b9       	out	0x0f, r25	; 15
    1c7c:	77 9b       	sbis	0x0e, 7	; 14
    1c7e:	fe cf       	rjmp	.-4      	; 0x1c7c <rf_tx_tdma_packet+0xa4>
    1c80:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1c82:	f7 01       	movw	r30, r14
    1c84:	86 81       	ldd	r24, Z+6	; 0x06
    1c86:	88 23       	and	r24, r24
    1c88:	19 f4       	brne	.+6      	; 0x1c90 <rf_tx_tdma_packet+0xb8>
    1c8a:	81 e4       	ldi	r24, 0x41	; 65
    1c8c:	98 e8       	ldi	r25, 0x88	; 136
    1c8e:	02 c0       	rjmp	.+4      	; 0x1c94 <rf_tx_tdma_packet+0xbc>
    1c90:	81 e6       	ldi	r24, 0x61	; 97
    1c92:	98 e8       	ldi	r25, 0x88	; 136
    1c94:	9c 83       	std	Y+4, r25	; 0x04
    1c96:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1c98:	c0 98       	cbi	0x18, 0	; 24
    1c9a:	8e e3       	ldi	r24, 0x3E	; 62
    1c9c:	8f b9       	out	0x0f, r24	; 15
    1c9e:	77 9b       	sbis	0x0e, 7	; 14
    1ca0:	fe cf       	rjmp	.-4      	; 0x1c9e <rf_tx_tdma_packet+0xc6>
    1ca2:	fe 01       	movw	r30, r28
    1ca4:	33 96       	adiw	r30, 0x03	; 3
    1ca6:	9e 01       	movw	r18, r28
    1ca8:	2b 5f       	subi	r18, 0xFB	; 251
    1caa:	3f 4f       	sbci	r19, 0xFF	; 255
    1cac:	80 81       	ld	r24, Z
    1cae:	8f b9       	out	0x0f, r24	; 15
    1cb0:	77 9b       	sbis	0x0e, 7	; 14
    1cb2:	fe cf       	rjmp	.-4      	; 0x1cb0 <rf_tx_tdma_packet+0xd8>
    1cb4:	31 96       	adiw	r30, 0x01	; 1
    1cb6:	e2 17       	cp	r30, r18
    1cb8:	f3 07       	cpc	r31, r19
    1cba:	c1 f7       	brne	.-16     	; 0x1cac <rf_tx_tdma_packet+0xd4>
    1cbc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1cbe:	c0 98       	cbi	0x18, 0	; 24
    1cc0:	8e e3       	ldi	r24, 0x3E	; 62
    1cc2:	8f b9       	out	0x0f, r24	; 15
    1cc4:	77 9b       	sbis	0x0e, 7	; 14
    1cc6:	fe cf       	rjmp	.-4      	; 0x1cc4 <rf_tx_tdma_packet+0xec>
    1cc8:	80 91 45 07 	lds	r24, 0x0745
    1ccc:	8f b9       	out	0x0f, r24	; 15
    1cce:	77 9b       	sbis	0x0e, 7	; 14
    1cd0:	fe cf       	rjmp	.-4      	; 0x1cce <rf_tx_tdma_packet+0xf6>
    1cd2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1cd4:	c0 98       	cbi	0x18, 0	; 24
    1cd6:	8e e3       	ldi	r24, 0x3E	; 62
    1cd8:	8f b9       	out	0x0f, r24	; 15
    1cda:	77 9b       	sbis	0x0e, 7	; 14
    1cdc:	fe cf       	rjmp	.-4      	; 0x1cda <rf_tx_tdma_packet+0x102>
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	30 e0       	ldi	r19, 0x00	; 0
    1ce2:	f9 01       	movw	r30, r18
    1ce4:	ed 5b       	subi	r30, 0xBD	; 189
    1ce6:	f8 4f       	sbci	r31, 0xF8	; 248
    1ce8:	84 81       	ldd	r24, Z+4	; 0x04
    1cea:	8f b9       	out	0x0f, r24	; 15
    1cec:	77 9b       	sbis	0x0e, 7	; 14
    1cee:	fe cf       	rjmp	.-4      	; 0x1cec <rf_tx_tdma_packet+0x114>
    1cf0:	2f 5f       	subi	r18, 0xFF	; 255
    1cf2:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf4:	22 30       	cpi	r18, 0x02	; 2
    1cf6:	31 05       	cpc	r19, r1
    1cf8:	a1 f7       	brne	.-24     	; 0x1ce2 <rf_tx_tdma_packet+0x10a>
    1cfa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1cfc:	c0 98       	cbi	0x18, 0	; 24
    1cfe:	8e e3       	ldi	r24, 0x3E	; 62
    1d00:	8f b9       	out	0x0f, r24	; 15
    1d02:	77 9b       	sbis	0x0e, 7	; 14
    1d04:	fe cf       	rjmp	.-4      	; 0x1d02 <rf_tx_tdma_packet+0x12a>
    1d06:	f7 01       	movw	r30, r14
    1d08:	97 01       	movw	r18, r14
    1d0a:	2e 5f       	subi	r18, 0xFE	; 254
    1d0c:	3f 4f       	sbci	r19, 0xFF	; 255
    1d0e:	80 81       	ld	r24, Z
    1d10:	8f b9       	out	0x0f, r24	; 15
    1d12:	77 9b       	sbis	0x0e, 7	; 14
    1d14:	fe cf       	rjmp	.-4      	; 0x1d12 <rf_tx_tdma_packet+0x13a>
    1d16:	31 96       	adiw	r30, 0x01	; 1
    1d18:	e2 17       	cp	r30, r18
    1d1a:	f3 07       	cpc	r31, r19
    1d1c:	c1 f7       	brne	.-16     	; 0x1d0e <rf_tx_tdma_packet+0x136>
    1d1e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1d20:	c0 98       	cbi	0x18, 0	; 24
    1d22:	8e e3       	ldi	r24, 0x3E	; 62
    1d24:	8f b9       	out	0x0f, r24	; 15
    1d26:	77 9b       	sbis	0x0e, 7	; 14
    1d28:	fe cf       	rjmp	.-4      	; 0x1d26 <rf_tx_tdma_packet+0x14e>
    1d2a:	20 e0       	ldi	r18, 0x00	; 0
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
    1d2e:	f9 01       	movw	r30, r18
    1d30:	ed 5b       	subi	r30, 0xBD	; 189
    1d32:	f8 4f       	sbci	r31, 0xF8	; 248
    1d34:	86 81       	ldd	r24, Z+6	; 0x06
    1d36:	8f b9       	out	0x0f, r24	; 15
    1d38:	77 9b       	sbis	0x0e, 7	; 14
    1d3a:	fe cf       	rjmp	.-4      	; 0x1d38 <rf_tx_tdma_packet+0x160>
    1d3c:	2f 5f       	subi	r18, 0xFF	; 255
    1d3e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d40:	22 30       	cpi	r18, 0x02	; 2
    1d42:	31 05       	cpc	r19, r1
    1d44:	a1 f7       	brne	.-24     	; 0x1d2e <rf_tx_tdma_packet+0x156>
    1d46:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1d48:	c8 01       	movw	r24, r16
    1d4a:	b6 01       	movw	r22, r12
    1d4c:	0e 94 41 2e 	call	0x5c82	; 0x5c82 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1d50:	d7 01       	movw	r26, r14
    1d52:	15 96       	adiw	r26, 0x05	; 5
    1d54:	8c 91       	ld	r24, X
    1d56:	88 23       	and	r24, r24
    1d58:	99 f1       	breq	.+102    	; 0x1dc0 <rf_tx_tdma_packet+0x1e8>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1d5a:	80 91 4b 07 	lds	r24, 0x074B
    1d5e:	88 23       	and	r24, r24
    1d60:	31 f4       	brne	.+12     	; 0x1d6e <rf_tx_tdma_packet+0x196>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1d62:	c0 98       	cbi	0x18, 0	; 24
    1d64:	83 e0       	ldi	r24, 0x03	; 3
    1d66:	8f b9       	out	0x0f, r24	; 15
    1d68:	77 9b       	sbis	0x0e, 7	; 14
    1d6a:	fe cf       	rjmp	.-4      	; 0x1d68 <rf_tx_tdma_packet+0x190>
    1d6c:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1d6e:	c0 98       	cbi	0x18, 0	; 24
    1d70:	1f b8       	out	0x0f, r1	; 15
    1d72:	77 9b       	sbis	0x0e, 7	; 14
    1d74:	fe cf       	rjmp	.-4      	; 0x1d72 <rf_tx_tdma_packet+0x19a>
    1d76:	8f b1       	in	r24, 0x0f	; 15
    1d78:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1d7a:	81 ff       	sbrs	r24, 1
    1d7c:	f8 cf       	rjmp	.-16     	; 0x1d6e <rf_tx_tdma_packet+0x196>
    1d7e:	10 e0       	ldi	r17, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1d80:	f5 e0       	ldi	r31, 0x05	; 5
    1d82:	df 2e       	mov	r13, r31
    1d84:	c0 98       	cbi	0x18, 0	; 24
    1d86:	df b8       	out	0x0f, r13	; 15
    1d88:	77 9b       	sbis	0x0e, 7	; 14
    1d8a:	fe cf       	rjmp	.-4      	; 0x1d88 <rf_tx_tdma_packet+0x1b0>
    1d8c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1d8e:	c0 98       	cbi	0x18, 0	; 24
    1d90:	1f b8       	out	0x0f, r1	; 15
    1d92:	77 9b       	sbis	0x0e, 7	; 14
    1d94:	fe cf       	rjmp	.-4      	; 0x1d92 <rf_tx_tdma_packet+0x1ba>
    1d96:	0f b1       	in	r16, 0x0f	; 15
    1d98:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1d9a:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1d9c:	15 36       	cpi	r17, 0x65	; 101
    1d9e:	49 f4       	brne	.+18     	; 0x1db2 <rf_tx_tdma_packet+0x1da>
            {
                ENABLE_GLOBAL_INT ();
    1da0:	78 94       	sei
                nrk_sem_post(radio_sem);
    1da2:	80 91 3e 07 	lds	r24, 0x073E
    1da6:	90 91 3f 07 	lds	r25, 0x073F
    1daa:	0e 94 88 21 	call	0x4310	; 0x4310 <nrk_sem_post>
    1dae:	80 e0       	ldi	r24, 0x00	; 0
    1db0:	60 c0       	rjmp	.+192    	; 0x1e72 <rf_tx_tdma_packet+0x29a>
                return FALSE;
            }
            halWait (100);
    1db2:	84 e6       	ldi	r24, 0x64	; 100
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1dba:	03 ff       	sbrs	r16, 3
    1dbc:	e3 cf       	rjmp	.-58     	; 0x1d84 <rf_tx_tdma_packet+0x1ac>
    1dbe:	06 c0       	rjmp	.+12     	; 0x1dcc <rf_tx_tdma_packet+0x1f4>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1dc0:	c0 98       	cbi	0x18, 0	; 24
    1dc2:	84 e0       	ldi	r24, 0x04	; 4
    1dc4:	8f b9       	out	0x0f, r24	; 15
    1dc6:	77 9b       	sbis	0x0e, 7	; 14
    1dc8:	fe cf       	rjmp	.-4      	; 0x1dc6 <rf_tx_tdma_packet+0x1ee>
    1dca:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1dcc:	c0 98       	cbi	0x18, 0	; 24
    1dce:	8e e3       	ldi	r24, 0x3E	; 62
    1dd0:	8f b9       	out	0x0f, r24	; 15
    1dd2:	77 9b       	sbis	0x0e, 7	; 14
    1dd4:	fe cf       	rjmp	.-4      	; 0x1dd2 <rf_tx_tdma_packet+0x1fa>
    1dd6:	f7 01       	movw	r30, r14
    1dd8:	82 81       	ldd	r24, Z+2	; 0x02
    1dda:	48 2f       	mov	r20, r24
    1ddc:	55 27       	eor	r21, r21
    1dde:	47 fd       	sbrc	r20, 7
    1de0:	50 95       	com	r21
    1de2:	20 e0       	ldi	r18, 0x00	; 0
    1de4:	0c c0       	rjmp	.+24     	; 0x1dfe <rf_tx_tdma_packet+0x226>
    1de6:	d7 01       	movw	r26, r14
    1de8:	13 96       	adiw	r26, 0x03	; 3
    1dea:	ed 91       	ld	r30, X+
    1dec:	fc 91       	ld	r31, X
    1dee:	14 97       	sbiw	r26, 0x04	; 4
    1df0:	e8 0f       	add	r30, r24
    1df2:	f9 1f       	adc	r31, r25
    1df4:	80 81       	ld	r24, Z
    1df6:	8f b9       	out	0x0f, r24	; 15
    1df8:	77 9b       	sbis	0x0e, 7	; 14
    1dfa:	fe cf       	rjmp	.-4      	; 0x1df8 <rf_tx_tdma_packet+0x220>
    1dfc:	2f 5f       	subi	r18, 0xFF	; 255
    1dfe:	82 2f       	mov	r24, r18
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	84 17       	cp	r24, r20
    1e04:	95 07       	cpc	r25, r21
    1e06:	7c f3       	brlt	.-34     	; 0x1de6 <rf_tx_tdma_packet+0x20e>
    1e08:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1e0a:	c0 98       	cbi	0x18, 0	; 24
    1e0c:	8e e3       	ldi	r24, 0x3E	; 62
    1e0e:	8f b9       	out	0x0f, r24	; 15
    1e10:	77 9b       	sbis	0x0e, 7	; 14
    1e12:	fe cf       	rjmp	.-4      	; 0x1e10 <rf_tx_tdma_packet+0x238>
    1e14:	8a 81       	ldd	r24, Y+2	; 0x02
    1e16:	8f b9       	out	0x0f, r24	; 15
    1e18:	77 9b       	sbis	0x0e, 7	; 14
    1e1a:	fe cf       	rjmp	.-4      	; 0x1e18 <rf_tx_tdma_packet+0x240>
    1e1c:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1e1e:	84 9b       	sbis	0x10, 4	; 16
    1e20:	fe cf       	rjmp	.-4      	; 0x1e1e <rf_tx_tdma_packet+0x246>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    1e22:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1e24:	84 99       	sbic	0x10, 4	; 16
    1e26:	fe cf       	rjmp	.-4      	; 0x1e24 <rf_tx_tdma_packet+0x24c>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e28:	c0 98       	cbi	0x18, 0	; 24
    1e2a:	88 e0       	ldi	r24, 0x08	; 8
    1e2c:	8f b9       	out	0x0f, r24	; 15
    1e2e:	77 9b       	sbis	0x0e, 7	; 14
    1e30:	fe cf       	rjmp	.-4      	; 0x1e2e <rf_tx_tdma_packet+0x256>
    1e32:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e34:	c0 98       	cbi	0x18, 0	; 24
    1e36:	88 e0       	ldi	r24, 0x08	; 8
    1e38:	8f b9       	out	0x0f, r24	; 15
    1e3a:	77 9b       	sbis	0x0e, 7	; 14
    1e3c:	fe cf       	rjmp	.-4      	; 0x1e3a <rf_tx_tdma_packet+0x262>
    1e3e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1e40:	c0 98       	cbi	0x18, 0	; 24
    1e42:	89 e0       	ldi	r24, 0x09	; 9
    1e44:	8f b9       	out	0x0f, r24	; 15
    1e46:	77 9b       	sbis	0x0e, 7	; 14
    1e48:	fe cf       	rjmp	.-4      	; 0x1e46 <rf_tx_tdma_packet+0x26e>
    1e4a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1e4c:	c0 98       	cbi	0x18, 0	; 24
    1e4e:	89 e0       	ldi	r24, 0x09	; 9
    1e50:	8f b9       	out	0x0f, r24	; 15
    1e52:	77 9b       	sbis	0x0e, 7	; 14
    1e54:	fe cf       	rjmp	.-4      	; 0x1e52 <rf_tx_tdma_packet+0x27a>
    1e56:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1e58:	c0 98       	cbi	0x18, 0	; 24
    1e5a:	86 e0       	ldi	r24, 0x06	; 6
    1e5c:	8f b9       	out	0x0f, r24	; 15
    1e5e:	77 9b       	sbis	0x0e, 7	; 14
    1e60:	fe cf       	rjmp	.-4      	; 0x1e5e <rf_tx_tdma_packet+0x286>
    1e62:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1e64:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1e66:	80 91 45 07 	lds	r24, 0x0745
    1e6a:	8f 5f       	subi	r24, 0xFF	; 255
    1e6c:	80 93 45 07 	sts	0x0745, r24
    1e70:	81 e0       	ldi	r24, 0x01	; 1
    nrk_sem_post(radio_sem);
#endif

    return success;

}
    1e72:	0f 90       	pop	r0
    1e74:	0f 90       	pop	r0
    1e76:	0f 90       	pop	r0
    1e78:	0f 90       	pop	r0
    1e7a:	cf 91       	pop	r28
    1e7c:	df 91       	pop	r29
    1e7e:	1f 91       	pop	r17
    1e80:	0f 91       	pop	r16
    1e82:	ff 90       	pop	r15
    1e84:	ef 90       	pop	r14
    1e86:	df 90       	pop	r13
    1e88:	cf 90       	pop	r12
    1e8a:	08 95       	ret

00001e8c <rf_addr_decode_set_my_mac>:
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1e8c:	df 93       	push	r29
    1e8e:	cf 93       	push	r28
    1e90:	00 d0       	rcall	.+0      	; 0x1e92 <rf_addr_decode_set_my_mac+0x6>
    1e92:	cd b7       	in	r28, 0x3d	; 61
    1e94:	de b7       	in	r29, 0x3e	; 62
    1e96:	9a 83       	std	Y+2, r25	; 0x02
    1e98:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1e9a:	90 93 4a 07 	sts	0x074A, r25
    1e9e:	80 93 49 07 	sts	0x0749, r24
    nrk_spin_wait_us(500);
    1ea2:	84 ef       	ldi	r24, 0xF4	; 244
    1ea4:	91 e0       	ldi	r25, 0x01	; 1
    1ea6:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1eaa:	c0 98       	cbi	0x18, 0	; 24
    1eac:	8a ee       	ldi	r24, 0xEA	; 234
    1eae:	8f b9       	out	0x0f, r24	; 15
    1eb0:	77 9b       	sbis	0x0e, 7	; 14
    1eb2:	fe cf       	rjmp	.-4      	; 0x1eb0 <rf_addr_decode_set_my_mac+0x24>
    1eb4:	80 e8       	ldi	r24, 0x80	; 128
    1eb6:	8f b9       	out	0x0f, r24	; 15
    1eb8:	77 9b       	sbis	0x0e, 7	; 14
    1eba:	fe cf       	rjmp	.-4      	; 0x1eb8 <rf_addr_decode_set_my_mac+0x2c>
    1ebc:	fe 01       	movw	r30, r28
    1ebe:	31 96       	adiw	r30, 0x01	; 1
    1ec0:	9e 01       	movw	r18, r28
    1ec2:	2d 5f       	subi	r18, 0xFD	; 253
    1ec4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ec6:	80 81       	ld	r24, Z
    1ec8:	8f b9       	out	0x0f, r24	; 15
    1eca:	77 9b       	sbis	0x0e, 7	; 14
    1ecc:	fe cf       	rjmp	.-4      	; 0x1eca <rf_addr_decode_set_my_mac+0x3e>
    1ece:	31 96       	adiw	r30, 0x01	; 1
    1ed0:	e2 17       	cp	r30, r18
    1ed2:	f3 07       	cpc	r31, r19
    1ed4:	c1 f7       	brne	.-16     	; 0x1ec6 <rf_addr_decode_set_my_mac+0x3a>
    1ed6:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1ed8:	84 ef       	ldi	r24, 0xF4	; 244
    1eda:	91 e0       	ldi	r25, 0x01	; 1
    1edc:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
}
    1ee0:	0f 90       	pop	r0
    1ee2:	0f 90       	pop	r0
    1ee4:	cf 91       	pop	r28
    1ee6:	df 91       	pop	r29
    1ee8:	08 95       	ret

00001eea <rf_security_set_key>:
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1eea:	4f 92       	push	r4
    1eec:	5f 92       	push	r5
    1eee:	6f 92       	push	r6
    1ef0:	7f 92       	push	r7
    1ef2:	8f 92       	push	r8
    1ef4:	9f 92       	push	r9
    1ef6:	af 92       	push	r10
    1ef8:	bf 92       	push	r11
    1efa:	cf 92       	push	r12
    1efc:	df 92       	push	r13
    1efe:	ef 92       	push	r14
    1f00:	ff 92       	push	r15
    1f02:	0f 93       	push	r16
    1f04:	1f 93       	push	r17
    1f06:	df 93       	push	r29
    1f08:	cf 93       	push	r28
    1f0a:	00 d0       	rcall	.+0      	; 0x1f0c <rf_security_set_key+0x22>
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
    1f10:	18 2f       	mov	r17, r24
    1f12:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1f14:	84 e6       	ldi	r24, 0x64	; 100
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
    1f1c:	21 2f       	mov	r18, r17
    1f1e:	30 2f       	mov	r19, r16
    1f20:	c9 01       	movw	r24, r18
    1f22:	6c 01       	movw	r12, r24
    1f24:	00 e0       	ldi	r16, 0x00	; 0
    1f26:	11 e0       	ldi	r17, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1f28:	3e 01       	movw	r6, r28
    1f2a:	08 94       	sec
    1f2c:	61 1c       	adc	r6, r1
    1f2e:	71 1c       	adc	r7, r1
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1f30:	33 e0       	ldi	r19, 0x03	; 3
    1f32:	43 2e       	mov	r4, r19
    1f34:	51 2c       	mov	r5, r1
    1f36:	4c 0e       	add	r4, r28
    1f38:	5d 1e       	adc	r5, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1f3a:	f6 01       	movw	r30, r12
    1f3c:	f0 80       	ld	r15, Z
    1f3e:	ee 24       	eor	r14, r14
    1f40:	81 81       	ldd	r24, Z+1	; 0x01
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	8e 29       	or	r24, r14
    1f46:	9f 29       	or	r25, r15
    1f48:	9a 83       	std	Y+2, r25	; 0x02
    1f4a:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1f4c:	84 e6       	ldi	r24, 0x64	; 100
    1f4e:	90 e0       	ldi	r25, 0x00	; 0
    1f50:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1f54:	c0 98       	cbi	0x18, 0	; 24
    1f56:	80 2f       	mov	r24, r16
    1f58:	80 68       	ori	r24, 0x80	; 128
    1f5a:	8f b9       	out	0x0f, r24	; 15
    1f5c:	77 9b       	sbis	0x0e, 7	; 14
    1f5e:	fe cf       	rjmp	.-4      	; 0x1f5c <rf_security_set_key+0x72>
    1f60:	c8 01       	movw	r24, r16
    1f62:	95 95       	asr	r25
    1f64:	87 95       	ror	r24
    1f66:	80 7c       	andi	r24, 0xC0	; 192
    1f68:	8f b9       	out	0x0f, r24	; 15
    1f6a:	77 9b       	sbis	0x0e, 7	; 14
    1f6c:	fe cf       	rjmp	.-4      	; 0x1f6a <rf_security_set_key+0x80>
    1f6e:	43 01       	movw	r8, r6
    1f70:	53 01       	movw	r10, r6
    1f72:	f5 01       	movw	r30, r10
    1f74:	80 81       	ld	r24, Z
    1f76:	8f b9       	out	0x0f, r24	; 15
    1f78:	77 9b       	sbis	0x0e, 7	; 14
    1f7a:	fe cf       	rjmp	.-4      	; 0x1f78 <rf_security_set_key+0x8e>
    1f7c:	08 94       	sec
    1f7e:	a1 1c       	adc	r10, r1
    1f80:	b1 1c       	adc	r11, r1
    1f82:	4a 14       	cp	r4, r10
    1f84:	5b 04       	cpc	r5, r11
    1f86:	a9 f7       	brne	.-22     	; 0x1f72 <rf_security_set_key+0x88>
    1f88:	c0 9a       	sbi	0x18, 0	; 24
    1f8a:	08 94       	sec
    1f8c:	c1 1c       	adc	r12, r1
    1f8e:	d1 1c       	adc	r13, r1
    1f90:	0e 5f       	subi	r16, 0xFE	; 254
    1f92:	1f 4f       	sbci	r17, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1f94:	f1 e0       	ldi	r31, 0x01	; 1
    1f96:	00 31       	cpi	r16, 0x10	; 16
    1f98:	1f 07       	cpc	r17, r31
    1f9a:	79 f6       	brne	.-98     	; 0x1f3a <rf_security_set_key+0x50>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    1f9c:	84 e6       	ldi	r24, 0x64	; 100
    1f9e:	90 e0       	ldi	r25, 0x00	; 0
    1fa0:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
    1fa4:	20 e1       	ldi	r18, 0x10	; 16
    1fa6:	31 e0       	ldi	r19, 0x01	; 1
    1fa8:	40 e4       	ldi	r20, 0x40	; 64
    1faa:	51 e0       	ldi	r21, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    1fac:	1a 82       	std	Y+2, r1	; 0x02
    1fae:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    1fb0:	c0 98       	cbi	0x18, 0	; 24
    1fb2:	84 2f       	mov	r24, r20
    1fb4:	80 68       	ori	r24, 0x80	; 128
    1fb6:	8f b9       	out	0x0f, r24	; 15
    1fb8:	77 9b       	sbis	0x0e, 7	; 14
    1fba:	fe cf       	rjmp	.-4      	; 0x1fb8 <rf_security_set_key+0xce>
    1fbc:	ca 01       	movw	r24, r20
    1fbe:	95 95       	asr	r25
    1fc0:	87 95       	ror	r24
    1fc2:	80 7c       	andi	r24, 0xC0	; 192
    1fc4:	8f b9       	out	0x0f, r24	; 15
    1fc6:	77 9b       	sbis	0x0e, 7	; 14
    1fc8:	fe cf       	rjmp	.-4      	; 0x1fc6 <rf_security_set_key+0xdc>
    1fca:	f3 01       	movw	r30, r6
    1fcc:	80 81       	ld	r24, Z
    1fce:	8f b9       	out	0x0f, r24	; 15
    1fd0:	77 9b       	sbis	0x0e, 7	; 14
    1fd2:	fe cf       	rjmp	.-4      	; 0x1fd0 <rf_security_set_key+0xe6>
    1fd4:	31 96       	adiw	r30, 0x01	; 1
    1fd6:	ea 15       	cp	r30, r10
    1fd8:	fb 05       	cpc	r31, r11
    1fda:	c1 f7       	brne	.-16     	; 0x1fcc <rf_security_set_key+0xe2>
    1fdc:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    1fde:	c0 98       	cbi	0x18, 0	; 24
    1fe0:	82 2f       	mov	r24, r18
    1fe2:	80 68       	ori	r24, 0x80	; 128
    1fe4:	8f b9       	out	0x0f, r24	; 15
    1fe6:	77 9b       	sbis	0x0e, 7	; 14
    1fe8:	fe cf       	rjmp	.-4      	; 0x1fe6 <rf_security_set_key+0xfc>
    1fea:	c9 01       	movw	r24, r18
    1fec:	95 95       	asr	r25
    1fee:	87 95       	ror	r24
    1ff0:	80 7c       	andi	r24, 0xC0	; 192
    1ff2:	8f b9       	out	0x0f, r24	; 15
    1ff4:	77 9b       	sbis	0x0e, 7	; 14
    1ff6:	fe cf       	rjmp	.-4      	; 0x1ff4 <rf_security_set_key+0x10a>
    1ff8:	f3 01       	movw	r30, r6
    1ffa:	80 81       	ld	r24, Z
    1ffc:	8f b9       	out	0x0f, r24	; 15
    1ffe:	77 9b       	sbis	0x0e, 7	; 14
    2000:	fe cf       	rjmp	.-4      	; 0x1ffe <rf_security_set_key+0x114>
    2002:	31 96       	adiw	r30, 0x01	; 1
    2004:	ea 15       	cp	r30, r10
    2006:	fb 05       	cpc	r31, r11
    2008:	c1 f7       	brne	.-16     	; 0x1ffa <rf_security_set_key+0x110>
    200a:	c0 9a       	sbi	0x18, 0	; 24
    200c:	2e 5f       	subi	r18, 0xFE	; 254
    200e:	3f 4f       	sbci	r19, 0xFF	; 255
    2010:	4e 5f       	subi	r20, 0xFE	; 254
    2012:	5f 4f       	sbci	r21, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	2e 31       	cpi	r18, 0x1E	; 30
    2018:	38 07       	cpc	r19, r24
    201a:	41 f6       	brne	.-112    	; 0x1fac <rf_security_set_key+0xc2>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    201c:	81 e0       	ldi	r24, 0x01	; 1
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	9a 83       	std	Y+2, r25	; 0x02
    2022:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    2024:	c0 98       	cbi	0x18, 0	; 24
    2026:	8e ec       	ldi	r24, 0xCE	; 206
    2028:	8f b9       	out	0x0f, r24	; 15
    202a:	77 9b       	sbis	0x0e, 7	; 14
    202c:	fe cf       	rjmp	.-4      	; 0x202a <rf_security_set_key+0x140>
    202e:	80 e8       	ldi	r24, 0x80	; 128
    2030:	8f b9       	out	0x0f, r24	; 15
    2032:	77 9b       	sbis	0x0e, 7	; 14
    2034:	fe cf       	rjmp	.-4      	; 0x2032 <rf_security_set_key+0x148>
    2036:	f3 01       	movw	r30, r6
    2038:	80 81       	ld	r24, Z
    203a:	8f b9       	out	0x0f, r24	; 15
    203c:	77 9b       	sbis	0x0e, 7	; 14
    203e:	fe cf       	rjmp	.-4      	; 0x203c <rf_security_set_key+0x152>
    2040:	31 96       	adiw	r30, 0x01	; 1
    2042:	4e 16       	cp	r4, r30
    2044:	5f 06       	cpc	r5, r31
    2046:	c1 f7       	brne	.-16     	; 0x2038 <rf_security_set_key+0x14e>
    2048:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    204a:	c0 98       	cbi	0x18, 0	; 24
    204c:	8e e9       	ldi	r24, 0x9E	; 158
    204e:	8f b9       	out	0x0f, r24	; 15
    2050:	77 9b       	sbis	0x0e, 7	; 14
    2052:	fe cf       	rjmp	.-4      	; 0x2050 <rf_security_set_key+0x166>
    2054:	80 e8       	ldi	r24, 0x80	; 128
    2056:	8f b9       	out	0x0f, r24	; 15
    2058:	77 9b       	sbis	0x0e, 7	; 14
    205a:	fe cf       	rjmp	.-4      	; 0x2058 <rf_security_set_key+0x16e>
    205c:	f4 01       	movw	r30, r8
    205e:	80 81       	ld	r24, Z
    2060:	8f b9       	out	0x0f, r24	; 15
    2062:	77 9b       	sbis	0x0e, 7	; 14
    2064:	fe cf       	rjmp	.-4      	; 0x2062 <rf_security_set_key+0x178>
    2066:	08 94       	sec
    2068:	81 1c       	adc	r8, r1
    206a:	91 1c       	adc	r9, r1
    206c:	48 14       	cp	r4, r8
    206e:	59 04       	cpc	r5, r9
    2070:	a9 f7       	brne	.-22     	; 0x205c <rf_security_set_key+0x172>
    2072:	c0 9a       	sbi	0x18, 0	; 24
}
    2074:	0f 90       	pop	r0
    2076:	0f 90       	pop	r0
    2078:	cf 91       	pop	r28
    207a:	df 91       	pop	r29
    207c:	1f 91       	pop	r17
    207e:	0f 91       	pop	r16
    2080:	ff 90       	pop	r15
    2082:	ef 90       	pop	r14
    2084:	df 90       	pop	r13
    2086:	cf 90       	pop	r12
    2088:	bf 90       	pop	r11
    208a:	af 90       	pop	r10
    208c:	9f 90       	pop	r9
    208e:	8f 90       	pop	r8
    2090:	7f 90       	pop	r7
    2092:	6f 90       	pop	r6
    2094:	5f 90       	pop	r5
    2096:	4f 90       	pop	r4
    2098:	08 95       	ret

0000209a <rf_power_up>:
}

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    209a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    209c:	c0 98       	cbi	0x18, 0	; 24
    209e:	81 e0       	ldi	r24, 0x01	; 1
    20a0:	8f b9       	out	0x0f, r24	; 15
    20a2:	77 9b       	sbis	0x0e, 7	; 14
    20a4:	fe cf       	rjmp	.-4      	; 0x20a2 <rf_power_up+0x8>
    20a6:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    20a8:	88 ee       	ldi	r24, 0xE8	; 232
    20aa:	93 e0       	ldi	r25, 0x03	; 3
    20ac:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    20b0:	78 94       	sei

}
    20b2:	08 95       	ret

000020b4 <rf_set_rx>:
}



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    20b4:	cf 93       	push	r28
    20b6:	df 93       	push	r29
    20b8:	ec 01       	movw	r28, r24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20ba:	c0 98       	cbi	0x18, 0	; 24
    20bc:	88 e0       	ldi	r24, 0x08	; 8
    20be:	8f b9       	out	0x0f, r24	; 15
    20c0:	77 9b       	sbis	0x0e, 7	; 14
    20c2:	fe cf       	rjmp	.-4      	; 0x20c0 <rf_set_rx+0xc>
    20c4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    20c6:	c0 98       	cbi	0x18, 0	; 24
    20c8:	88 e0       	ldi	r24, 0x08	; 8
    20ca:	8f b9       	out	0x0f, r24	; 15
    20cc:	77 9b       	sbis	0x0e, 7	; 14
    20ce:	fe cf       	rjmp	.-4      	; 0x20cc <rf_set_rx+0x18>
    20d0:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    20d2:	86 2f       	mov	r24, r22
    20d4:	0e 94 4a 08 	call	0x1094	; 0x1094 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    20d8:	d0 93 44 07 	sts	0x0744, r29
    20dc:	c0 93 43 07 	sts	0x0743, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    20e0:	df 91       	pop	r29
    20e2:	cf 91       	pop	r28
    20e4:	08 95       	ret

000020e6 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    20e6:	0e 94 4a 08 	call	0x1094	; 0x1094 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    20ea:	08 95       	ret

000020ec <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    20ec:	df 92       	push	r13
    20ee:	ef 92       	push	r14
    20f0:	ff 92       	push	r15
    20f2:	0f 93       	push	r16
    20f4:	1f 93       	push	r17
    20f6:	df 93       	push	r29
    20f8:	cf 93       	push	r28
    20fa:	00 d0       	rcall	.+0      	; 0x20fc <rf_init+0x10>
    20fc:	cd b7       	in	r28, 0x3d	; 61
    20fe:	de b7       	in	r29, 0x3e	; 62
    2100:	8c 01       	movw	r16, r24
    2102:	d6 2e       	mov	r13, r22
    2104:	5a 83       	std	Y+2, r21	; 0x02
    2106:	49 83       	std	Y+1, r20	; 0x01
    2108:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    210a:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    210c:	88 ee       	ldi	r24, 0xE8	; 232
    210e:	93 e0       	ldi	r25, 0x03	; 3
    2110:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>
    SET_RESET_ACTIVE();
    2114:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    2116:	81 e0       	ldi	r24, 0x01	; 1
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>
    SET_RESET_INACTIVE();
    211e:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    2120:	84 e6       	ldi	r24, 0x64	; 100
    2122:	90 e0       	ldi	r25, 0x00	; 0
    2124:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    2128:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    212a:	c0 98       	cbi	0x18, 0	; 24
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	8f b9       	out	0x0f, r24	; 15
    2130:	77 9b       	sbis	0x0e, 7	; 14
    2132:	fe cf       	rjmp	.-4      	; 0x2130 <rf_init+0x44>
    2134:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    2136:	82 ee       	ldi	r24, 0xE2	; 226
    2138:	92 e0       	ldi	r25, 0x02	; 2
    213a:	90 93 42 07 	sts	0x0742, r25
    213e:	80 93 41 07 	sts	0x0741, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    2142:	c0 98       	cbi	0x18, 0	; 24
    2144:	81 e1       	ldi	r24, 0x11	; 17
    2146:	8f b9       	out	0x0f, r24	; 15
    2148:	77 9b       	sbis	0x0e, 7	; 14
    214a:	fe cf       	rjmp	.-4      	; 0x2148 <rf_init+0x5c>
    214c:	82 e0       	ldi	r24, 0x02	; 2
    214e:	8f b9       	out	0x0f, r24	; 15
    2150:	77 9b       	sbis	0x0e, 7	; 14
    2152:	fe cf       	rjmp	.-4      	; 0x2150 <rf_init+0x64>
    2154:	82 ee       	ldi	r24, 0xE2	; 226
    2156:	8f b9       	out	0x0f, r24	; 15
    2158:	77 9b       	sbis	0x0e, 7	; 14
    215a:	fe cf       	rjmp	.-4      	; 0x2158 <rf_init+0x6c>
    215c:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    215e:	c0 98       	cbi	0x18, 0	; 24
    2160:	82 e1       	ldi	r24, 0x12	; 18
    2162:	8f b9       	out	0x0f, r24	; 15
    2164:	77 9b       	sbis	0x0e, 7	; 14
    2166:	fe cf       	rjmp	.-4      	; 0x2164 <rf_init+0x78>
    2168:	85 e0       	ldi	r24, 0x05	; 5
    216a:	8f b9       	out	0x0f, r24	; 15
    216c:	77 9b       	sbis	0x0e, 7	; 14
    216e:	fe cf       	rjmp	.-4      	; 0x216c <rf_init+0x80>
    2170:	1f b8       	out	0x0f, r1	; 15
    2172:	77 9b       	sbis	0x0e, 7	; 14
    2174:	fe cf       	rjmp	.-4      	; 0x2172 <rf_init+0x86>
    2176:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    2178:	c0 98       	cbi	0x18, 0	; 24
    217a:	8c e1       	ldi	r24, 0x1C	; 28
    217c:	8f b9       	out	0x0f, r24	; 15
    217e:	77 9b       	sbis	0x0e, 7	; 14
    2180:	fe cf       	rjmp	.-4      	; 0x217e <rf_init+0x92>
    2182:	1f b8       	out	0x0f, r1	; 15
    2184:	77 9b       	sbis	0x0e, 7	; 14
    2186:	fe cf       	rjmp	.-4      	; 0x2184 <rf_init+0x98>
    2188:	8f e7       	ldi	r24, 0x7F	; 127
    218a:	8f b9       	out	0x0f, r24	; 15
    218c:	77 9b       	sbis	0x0e, 7	; 14
    218e:	fe cf       	rjmp	.-4      	; 0x218c <rf_init+0xa0>
    2190:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    2192:	c0 98       	cbi	0x18, 0	; 24
    2194:	89 e1       	ldi	r24, 0x19	; 25
    2196:	8f b9       	out	0x0f, r24	; 15
    2198:	77 9b       	sbis	0x0e, 7	; 14
    219a:	fe cf       	rjmp	.-4      	; 0x2198 <rf_init+0xac>
    219c:	81 e0       	ldi	r24, 0x01	; 1
    219e:	8f b9       	out	0x0f, r24	; 15
    21a0:	77 9b       	sbis	0x0e, 7	; 14
    21a2:	fe cf       	rjmp	.-4      	; 0x21a0 <rf_init+0xb4>
    21a4:	84 ec       	ldi	r24, 0xC4	; 196
    21a6:	8f b9       	out	0x0f, r24	; 15
    21a8:	77 9b       	sbis	0x0e, 7	; 14
    21aa:	fe cf       	rjmp	.-4      	; 0x21a8 <rf_init+0xbc>
    21ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    21ae:	c0 98       	cbi	0x18, 0	; 24
    21b0:	87 e1       	ldi	r24, 0x17	; 23
    21b2:	8f b9       	out	0x0f, r24	; 15
    21b4:	77 9b       	sbis	0x0e, 7	; 14
    21b6:	fe cf       	rjmp	.-4      	; 0x21b4 <rf_init+0xc8>
    21b8:	8a e1       	ldi	r24, 0x1A	; 26
    21ba:	8f b9       	out	0x0f, r24	; 15
    21bc:	77 9b       	sbis	0x0e, 7	; 14
    21be:	fe cf       	rjmp	.-4      	; 0x21bc <rf_init+0xd0>
    21c0:	86 e5       	ldi	r24, 0x56	; 86
    21c2:	8f b9       	out	0x0f, r24	; 15
    21c4:	77 9b       	sbis	0x0e, 7	; 14
    21c6:	fe cf       	rjmp	.-4      	; 0x21c4 <rf_init+0xd8>
    21c8:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    21ca:	84 ef       	ldi	r24, 0xF4	; 244
    21cc:	91 e0       	ldi	r25, 0x01	; 1
    21ce:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    21d2:	c0 98       	cbi	0x18, 0	; 24
    21d4:	88 ee       	ldi	r24, 0xE8	; 232
    21d6:	8f b9       	out	0x0f, r24	; 15
    21d8:	77 9b       	sbis	0x0e, 7	; 14
    21da:	fe cf       	rjmp	.-4      	; 0x21d8 <rf_init+0xec>
    21dc:	80 e8       	ldi	r24, 0x80	; 128
    21de:	8f b9       	out	0x0f, r24	; 15
    21e0:	77 9b       	sbis	0x0e, 7	; 14
    21e2:	fe cf       	rjmp	.-4      	; 0x21e0 <rf_init+0xf4>
    21e4:	fe 01       	movw	r30, r28
    21e6:	31 96       	adiw	r30, 0x01	; 1
    21e8:	9e 01       	movw	r18, r28
    21ea:	2d 5f       	subi	r18, 0xFD	; 253
    21ec:	3f 4f       	sbci	r19, 0xFF	; 255
    21ee:	80 81       	ld	r24, Z
    21f0:	8f b9       	out	0x0f, r24	; 15
    21f2:	77 9b       	sbis	0x0e, 7	; 14
    21f4:	fe cf       	rjmp	.-4      	; 0x21f2 <rf_init+0x106>
    21f6:	31 96       	adiw	r30, 0x01	; 1
    21f8:	e2 17       	cp	r30, r18
    21fa:	f3 07       	cpc	r31, r19
    21fc:	c1 f7       	brne	.-16     	; 0x21ee <rf_init+0x102>
    21fe:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    2200:	84 ef       	ldi	r24, 0xF4	; 244
    2202:	91 e0       	ldi	r25, 0x01	; 1
    2204:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    2208:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    220a:	8d 2d       	mov	r24, r13
    220c:	0e 94 4a 08 	call	0x1094	; 0x1094 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    2210:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    2212:	10 93 44 07 	sts	0x0744, r17
    2216:	00 93 43 07 	sts	0x0743, r16
    rfSettings.panId = panId;
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	9a 81       	ldd	r25, Y+2	; 0x02
    221e:	90 93 48 07 	sts	0x0748, r25
    2222:	80 93 47 07 	sts	0x0747, r24
    rfSettings.myAddr = myAddr;
    2226:	f0 92 4a 07 	sts	0x074A, r15
    222a:	e0 92 49 07 	sts	0x0749, r14
    rfSettings.txSeqNumber = 0;
    222e:	10 92 45 07 	sts	0x0745, r1
    rfSettings.receiveOn = FALSE;
    2232:	10 92 4b 07 	sts	0x074B, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    2236:	0e 94 64 08 	call	0x10c8	; 0x10c8 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    223a:	10 92 4e 07 	sts	0x074E, r1
    security_enable=0;
    223e:	10 92 40 07 	sts	0x0740, r1
    last_pkt_encrypted=0;
    2242:	10 92 4f 07 	sts	0x074F, r1
} // rf_init()
    2246:	0f 90       	pop	r0
    2248:	0f 90       	pop	r0
    224a:	cf 91       	pop	r28
    224c:	df 91       	pop	r29
    224e:	1f 91       	pop	r17
    2250:	0f 91       	pop	r16
    2252:	ff 90       	pop	r15
    2254:	ef 90       	pop	r14
    2256:	df 90       	pop	r13
    2258:	08 95       	ret

0000225a <cc259x_tx>:
}


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    225a:	80 91 c6 01 	lds	r24, 0x01C6
    225e:	0e 94 57 11 	call	0x22ae	; 0x22ae <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    2262:	80 91 c5 01 	lds	r24, 0x01C5
    2266:	0e 94 57 11 	call	0x22ae	; 0x22ae <nrk_gpio_set>
}
    226a:	08 95       	ret

0000226c <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    226c:	80 91 c6 01 	lds	r24, 0x01C6
    2270:	0e 94 57 11 	call	0x22ae	; 0x22ae <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    2274:	80 91 c5 01 	lds	r24, 0x01C5
    2278:	0e 94 9f 11 	call	0x233e	; 0x233e <nrk_gpio_clr>
}
    227c:	08 95       	ret

0000227e <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    227e:	8f ef       	ldi	r24, 0xFF	; 255
    2280:	08 95       	ret

00002282 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    2282:	88 23       	and	r24, r24
    2284:	29 f4       	brne	.+10     	; 0x2290 <nrk_uart_data_ready+0xe>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    2286:	8b b1       	in	r24, 0x0b	; 11
    2288:	88 1f       	adc	r24, r24
    228a:	88 27       	eor	r24, r24
    228c:	88 1f       	adc	r24, r24
    228e:	08 95       	ret
    }
    if(uart_num==1)
    2290:	81 30       	cpi	r24, 0x01	; 1
    2292:	11 f0       	breq	.+4      	; 0x2298 <nrk_uart_data_ready+0x16>
    2294:	80 e0       	ldi	r24, 0x00	; 0
    2296:	08 95       	ret
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    2298:	80 91 9b 00 	lds	r24, 0x009B
    229c:	88 1f       	adc	r24, r24
    229e:	88 27       	eor	r24, r24
    22a0:	88 1f       	adc	r24, r24
    }
    return 0;
}
    22a2:	08 95       	ret

000022a4 <getc0>:

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    22a4:	5f 9b       	sbis	0x0b, 7	; 11
    22a6:	fe cf       	rjmp	.-4      	; 0x22a4 <getc0>
    22a8:	5f 98       	cbi	0x0b, 7	; 11
    22aa:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    22ac:	08 95       	ret

000022ae <nrk_gpio_set>:
NRK_INVALID_PIN( GPIO34 )

//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    22ae:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22b0:	8f 3f       	cpi	r24, 0xFF	; 255
    22b2:	09 f4       	brne	.+2      	; 0x22b6 <nrk_gpio_set+0x8>
    22b4:	42 c0       	rjmp	.+132    	; 0x233a <nrk_gpio_set+0x8c>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    22b6:	28 2f       	mov	r18, r24
    22b8:	26 95       	lsr	r18
    22ba:	26 95       	lsr	r18
    22bc:	26 95       	lsr	r18
    22be:	81 e0       	ldi	r24, 0x01	; 1
    22c0:	90 e0       	ldi	r25, 0x00	; 0
    22c2:	02 c0       	rjmp	.+4      	; 0x22c8 <nrk_gpio_set+0x1a>
    22c4:	88 0f       	add	r24, r24
    22c6:	99 1f       	adc	r25, r25
    22c8:	2a 95       	dec	r18
    22ca:	e2 f7       	brpl	.-8      	; 0x22c4 <nrk_gpio_set+0x16>
    22cc:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    22ce:	23 2f       	mov	r18, r19
    22d0:	30 e0       	ldi	r19, 0x00	; 0
    22d2:	27 70       	andi	r18, 0x07	; 7
    22d4:	30 70       	andi	r19, 0x00	; 0
    22d6:	22 30       	cpi	r18, 0x02	; 2
    22d8:	31 05       	cpc	r19, r1
    22da:	e1 f0       	breq	.+56     	; 0x2314 <nrk_gpio_set+0x66>
    22dc:	23 30       	cpi	r18, 0x03	; 3
    22de:	31 05       	cpc	r19, r1
    22e0:	3c f4       	brge	.+14     	; 0x22f0 <nrk_gpio_set+0x42>
    22e2:	21 15       	cp	r18, r1
    22e4:	31 05       	cpc	r19, r1
    22e6:	71 f0       	breq	.+28     	; 0x2304 <nrk_gpio_set+0x56>
    22e8:	21 30       	cpi	r18, 0x01	; 1
    22ea:	31 05       	cpc	r19, r1
    22ec:	31 f5       	brne	.+76     	; 0x233a <nrk_gpio_set+0x8c>
    22ee:	0e c0       	rjmp	.+28     	; 0x230c <nrk_gpio_set+0x5e>
    22f0:	24 30       	cpi	r18, 0x04	; 4
    22f2:	31 05       	cpc	r19, r1
    22f4:	b9 f0       	breq	.+46     	; 0x2324 <nrk_gpio_set+0x76>
    22f6:	24 30       	cpi	r18, 0x04	; 4
    22f8:	31 05       	cpc	r19, r1
    22fa:	84 f0       	brlt	.+32     	; 0x231c <nrk_gpio_set+0x6e>
    22fc:	25 30       	cpi	r18, 0x05	; 5
    22fe:	31 05       	cpc	r19, r1
    2300:	e1 f4       	brne	.+56     	; 0x233a <nrk_gpio_set+0x8c>
    2302:	14 c0       	rjmp	.+40     	; 0x232c <nrk_gpio_set+0x7e>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    2304:	8b b3       	in	r24, 0x1b	; 27
    2306:	98 2b       	or	r25, r24
    2308:	9b bb       	out	0x1b, r25	; 27
    230a:	15 c0       	rjmp	.+42     	; 0x2336 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    230c:	88 b3       	in	r24, 0x18	; 24
    230e:	98 2b       	or	r25, r24
    2310:	98 bb       	out	0x18, r25	; 24
    2312:	11 c0       	rjmp	.+34     	; 0x2336 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    2314:	85 b3       	in	r24, 0x15	; 21
    2316:	98 2b       	or	r25, r24
    2318:	95 bb       	out	0x15, r25	; 21
    231a:	0d c0       	rjmp	.+26     	; 0x2336 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTD: PORTD |= bitvalue;
    231c:	82 b3       	in	r24, 0x12	; 18
    231e:	98 2b       	or	r25, r24
    2320:	92 bb       	out	0x12, r25	; 18
    2322:	09 c0       	rjmp	.+18     	; 0x2336 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    2324:	83 b1       	in	r24, 0x03	; 3
    2326:	98 2b       	or	r25, r24
    2328:	93 b9       	out	0x03, r25	; 3
    232a:	05 c0       	rjmp	.+10     	; 0x2336 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    232c:	80 91 62 00 	lds	r24, 0x0062
    2330:	98 2b       	or	r25, r24
    2332:	90 93 62 00 	sts	0x0062, r25
    2336:	81 e0       	ldi	r24, 0x01	; 1
    2338:	08 95       	ret
            break;
    233a:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    233c:	08 95       	ret

0000233e <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
    233e:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2340:	8f 3f       	cpi	r24, 0xFF	; 255
    2342:	09 f4       	brne	.+2      	; 0x2346 <nrk_gpio_clr+0x8>
    2344:	43 c0       	rjmp	.+134    	; 0x23cc <nrk_gpio_clr+0x8e>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    2346:	28 2f       	mov	r18, r24
    2348:	26 95       	lsr	r18
    234a:	26 95       	lsr	r18
    234c:	26 95       	lsr	r18
    234e:	81 e0       	ldi	r24, 0x01	; 1
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	02 c0       	rjmp	.+4      	; 0x2358 <nrk_gpio_clr+0x1a>
    2354:	88 0f       	add	r24, r24
    2356:	99 1f       	adc	r25, r25
    2358:	2a 95       	dec	r18
    235a:	e2 f7       	brpl	.-8      	; 0x2354 <nrk_gpio_clr+0x16>
    235c:	98 2f       	mov	r25, r24
    235e:	90 95       	com	r25

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2360:	23 2f       	mov	r18, r19
    2362:	30 e0       	ldi	r19, 0x00	; 0
    2364:	27 70       	andi	r18, 0x07	; 7
    2366:	30 70       	andi	r19, 0x00	; 0
    2368:	22 30       	cpi	r18, 0x02	; 2
    236a:	31 05       	cpc	r19, r1
    236c:	e1 f0       	breq	.+56     	; 0x23a6 <nrk_gpio_clr+0x68>
    236e:	23 30       	cpi	r18, 0x03	; 3
    2370:	31 05       	cpc	r19, r1
    2372:	3c f4       	brge	.+14     	; 0x2382 <nrk_gpio_clr+0x44>
    2374:	21 15       	cp	r18, r1
    2376:	31 05       	cpc	r19, r1
    2378:	71 f0       	breq	.+28     	; 0x2396 <nrk_gpio_clr+0x58>
    237a:	21 30       	cpi	r18, 0x01	; 1
    237c:	31 05       	cpc	r19, r1
    237e:	31 f5       	brne	.+76     	; 0x23cc <nrk_gpio_clr+0x8e>
    2380:	0e c0       	rjmp	.+28     	; 0x239e <nrk_gpio_clr+0x60>
    2382:	24 30       	cpi	r18, 0x04	; 4
    2384:	31 05       	cpc	r19, r1
    2386:	b9 f0       	breq	.+46     	; 0x23b6 <nrk_gpio_clr+0x78>
    2388:	24 30       	cpi	r18, 0x04	; 4
    238a:	31 05       	cpc	r19, r1
    238c:	84 f0       	brlt	.+32     	; 0x23ae <nrk_gpio_clr+0x70>
    238e:	25 30       	cpi	r18, 0x05	; 5
    2390:	31 05       	cpc	r19, r1
    2392:	e1 f4       	brne	.+56     	; 0x23cc <nrk_gpio_clr+0x8e>
    2394:	14 c0       	rjmp	.+40     	; 0x23be <nrk_gpio_clr+0x80>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2396:	8b b3       	in	r24, 0x1b	; 27
    2398:	98 23       	and	r25, r24
    239a:	9b bb       	out	0x1b, r25	; 27
    239c:	15 c0       	rjmp	.+42     	; 0x23c8 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    239e:	88 b3       	in	r24, 0x18	; 24
    23a0:	98 23       	and	r25, r24
    23a2:	98 bb       	out	0x18, r25	; 24
    23a4:	11 c0       	rjmp	.+34     	; 0x23c8 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    23a6:	85 b3       	in	r24, 0x15	; 21
    23a8:	98 23       	and	r25, r24
    23aa:	95 bb       	out	0x15, r25	; 21
    23ac:	0d c0       	rjmp	.+26     	; 0x23c8 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTD: PORTD &= bitvalue;
    23ae:	82 b3       	in	r24, 0x12	; 18
    23b0:	98 23       	and	r25, r24
    23b2:	92 bb       	out	0x12, r25	; 18
    23b4:	09 c0       	rjmp	.+18     	; 0x23c8 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    23b6:	83 b1       	in	r24, 0x03	; 3
    23b8:	98 23       	and	r25, r24
    23ba:	93 b9       	out	0x03, r25	; 3
    23bc:	05 c0       	rjmp	.+10     	; 0x23c8 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    23be:	80 91 62 00 	lds	r24, 0x0062
    23c2:	98 23       	and	r25, r24
    23c4:	90 93 62 00 	sts	0x0062, r25
    23c8:	81 e0       	ldi	r24, 0x01	; 1
    23ca:	08 95       	ret
            break;
    23cc:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    23ce:	08 95       	ret

000023d0 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    23d0:	28 2f       	mov	r18, r24
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23d2:	8f 3f       	cpi	r24, 0xFF	; 255
    23d4:	69 f1       	breq	.+90     	; 0x2430 <nrk_gpio_get+0x60>
    switch (pin & 0x07)
    23d6:	90 e0       	ldi	r25, 0x00	; 0
    23d8:	87 70       	andi	r24, 0x07	; 7
    23da:	90 70       	andi	r25, 0x00	; 0
    23dc:	82 30       	cpi	r24, 0x02	; 2
    23de:	91 05       	cpc	r25, r1
    23e0:	a9 f0       	breq	.+42     	; 0x240c <nrk_gpio_get+0x3c>
    23e2:	83 30       	cpi	r24, 0x03	; 3
    23e4:	91 05       	cpc	r25, r1
    23e6:	2c f4       	brge	.+10     	; 0x23f2 <nrk_gpio_get+0x22>
    23e8:	00 97       	sbiw	r24, 0x00	; 0
    23ea:	61 f0       	breq	.+24     	; 0x2404 <nrk_gpio_get+0x34>
    23ec:	01 97       	sbiw	r24, 0x01	; 1
    23ee:	01 f5       	brne	.+64     	; 0x2430 <nrk_gpio_get+0x60>
    23f0:	0b c0       	rjmp	.+22     	; 0x2408 <nrk_gpio_get+0x38>
    23f2:	84 30       	cpi	r24, 0x04	; 4
    23f4:	91 05       	cpc	r25, r1
    23f6:	71 f0       	breq	.+28     	; 0x2414 <nrk_gpio_get+0x44>
    23f8:	84 30       	cpi	r24, 0x04	; 4
    23fa:	91 05       	cpc	r25, r1
    23fc:	4c f0       	brlt	.+18     	; 0x2410 <nrk_gpio_get+0x40>
    23fe:	05 97       	sbiw	r24, 0x05	; 5
    2400:	b9 f4       	brne	.+46     	; 0x2430 <nrk_gpio_get+0x60>
    2402:	0a c0       	rjmp	.+20     	; 0x2418 <nrk_gpio_get+0x48>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2404:	89 b3       	in	r24, 0x19	; 25
    2406:	09 c0       	rjmp	.+18     	; 0x241a <nrk_gpio_get+0x4a>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2408:	86 b3       	in	r24, 0x16	; 22
    240a:	07 c0       	rjmp	.+14     	; 0x241a <nrk_gpio_get+0x4a>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    240c:	83 b3       	in	r24, 0x13	; 19
    240e:	05 c0       	rjmp	.+10     	; 0x241a <nrk_gpio_get+0x4a>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2410:	80 b3       	in	r24, 0x10	; 16
    2412:	03 c0       	rjmp	.+6      	; 0x241a <nrk_gpio_get+0x4a>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2414:	81 b1       	in	r24, 0x01	; 1
    2416:	01 c0       	rjmp	.+2      	; 0x241a <nrk_gpio_get+0x4a>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2418:	80 b1       	in	r24, 0x00	; 0
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	26 95       	lsr	r18
    241e:	26 95       	lsr	r18
    2420:	26 95       	lsr	r18
    2422:	02 c0       	rjmp	.+4      	; 0x2428 <nrk_gpio_get+0x58>
    2424:	95 95       	asr	r25
    2426:	87 95       	ror	r24
    2428:	2a 95       	dec	r18
    242a:	e2 f7       	brpl	.-8      	; 0x2424 <nrk_gpio_get+0x54>
    242c:	81 70       	andi	r24, 0x01	; 1
    242e:	08 95       	ret
    2430:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return -1;
}
    2432:	08 95       	ret

00002434 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2434:	88 23       	and	r24, r24
    2436:	19 f0       	breq	.+6      	; 0x243e <nrk_gpio_pullups+0xa>
    2438:	80 b5       	in	r24, 0x20	; 32
    243a:	8b 7f       	andi	r24, 0xFB	; 251
    243c:	02 c0       	rjmp	.+4      	; 0x2442 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    243e:	80 b5       	in	r24, 0x20	; 32
    2440:	84 60       	ori	r24, 0x04	; 4
    2442:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2444:	81 e0       	ldi	r24, 0x01	; 1
    2446:	08 95       	ret

00002448 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    2448:	38 2f       	mov	r19, r24
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    244a:	8f 3f       	cpi	r24, 0xFF	; 255
    244c:	09 f4       	brne	.+2      	; 0x2450 <nrk_gpio_toggle+0x8>
    244e:	42 c0       	rjmp	.+132    	; 0x24d4 <nrk_gpio_toggle+0x8c>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2450:	28 2f       	mov	r18, r24
    2452:	26 95       	lsr	r18
    2454:	26 95       	lsr	r18
    2456:	26 95       	lsr	r18
    2458:	81 e0       	ldi	r24, 0x01	; 1
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	02 c0       	rjmp	.+4      	; 0x2462 <nrk_gpio_toggle+0x1a>
    245e:	88 0f       	add	r24, r24
    2460:	99 1f       	adc	r25, r25
    2462:	2a 95       	dec	r18
    2464:	e2 f7       	brpl	.-8      	; 0x245e <nrk_gpio_toggle+0x16>
    2466:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2468:	23 2f       	mov	r18, r19
    246a:	30 e0       	ldi	r19, 0x00	; 0
    246c:	27 70       	andi	r18, 0x07	; 7
    246e:	30 70       	andi	r19, 0x00	; 0
    2470:	22 30       	cpi	r18, 0x02	; 2
    2472:	31 05       	cpc	r19, r1
    2474:	e1 f0       	breq	.+56     	; 0x24ae <nrk_gpio_toggle+0x66>
    2476:	23 30       	cpi	r18, 0x03	; 3
    2478:	31 05       	cpc	r19, r1
    247a:	3c f4       	brge	.+14     	; 0x248a <nrk_gpio_toggle+0x42>
    247c:	21 15       	cp	r18, r1
    247e:	31 05       	cpc	r19, r1
    2480:	71 f0       	breq	.+28     	; 0x249e <nrk_gpio_toggle+0x56>
    2482:	21 30       	cpi	r18, 0x01	; 1
    2484:	31 05       	cpc	r19, r1
    2486:	31 f5       	brne	.+76     	; 0x24d4 <nrk_gpio_toggle+0x8c>
    2488:	0e c0       	rjmp	.+28     	; 0x24a6 <nrk_gpio_toggle+0x5e>
    248a:	24 30       	cpi	r18, 0x04	; 4
    248c:	31 05       	cpc	r19, r1
    248e:	b9 f0       	breq	.+46     	; 0x24be <nrk_gpio_toggle+0x76>
    2490:	24 30       	cpi	r18, 0x04	; 4
    2492:	31 05       	cpc	r19, r1
    2494:	84 f0       	brlt	.+32     	; 0x24b6 <nrk_gpio_toggle+0x6e>
    2496:	25 30       	cpi	r18, 0x05	; 5
    2498:	31 05       	cpc	r19, r1
    249a:	e1 f4       	brne	.+56     	; 0x24d4 <nrk_gpio_toggle+0x8c>
    249c:	14 c0       	rjmp	.+40     	; 0x24c6 <nrk_gpio_toggle+0x7e>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    249e:	8b b3       	in	r24, 0x1b	; 27
    24a0:	98 27       	eor	r25, r24
    24a2:	9b bb       	out	0x1b, r25	; 27
    24a4:	15 c0       	rjmp	.+42     	; 0x24d0 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    24a6:	88 b3       	in	r24, 0x18	; 24
    24a8:	98 27       	eor	r25, r24
    24aa:	98 bb       	out	0x18, r25	; 24
    24ac:	11 c0       	rjmp	.+34     	; 0x24d0 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    24ae:	85 b3       	in	r24, 0x15	; 21
    24b0:	98 27       	eor	r25, r24
    24b2:	95 bb       	out	0x15, r25	; 21
    24b4:	0d c0       	rjmp	.+26     	; 0x24d0 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTD: PORTD ^= bitvalue;
    24b6:	82 b3       	in	r24, 0x12	; 18
    24b8:	98 27       	eor	r25, r24
    24ba:	92 bb       	out	0x12, r25	; 18
    24bc:	09 c0       	rjmp	.+18     	; 0x24d0 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    24be:	83 b1       	in	r24, 0x03	; 3
    24c0:	98 27       	eor	r25, r24
    24c2:	93 b9       	out	0x03, r25	; 3
    24c4:	05 c0       	rjmp	.+10     	; 0x24d0 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    24c6:	80 91 62 00 	lds	r24, 0x0062
    24ca:	98 27       	eor	r25, r24
    24cc:	90 93 62 00 	sts	0x0062, r25
    24d0:	81 e0       	ldi	r24, 0x01	; 1
    24d2:	08 95       	ret
            break;
    24d4:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    24d6:	08 95       	ret

000024d8 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    24d8:	98 2f       	mov	r25, r24
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24da:	8f 3f       	cpi	r24, 0xFF	; 255
    24dc:	09 f4       	brne	.+2      	; 0x24e0 <nrk_gpio_direction+0x8>
    24de:	88 c0       	rjmp	.+272    	; 0x25f0 <nrk_gpio_direction+0x118>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24e0:	86 95       	lsr	r24
    24e2:	86 95       	lsr	r24
    24e4:	86 95       	lsr	r24
    24e6:	21 e0       	ldi	r18, 0x01	; 1
    24e8:	30 e0       	ldi	r19, 0x00	; 0
    24ea:	02 c0       	rjmp	.+4      	; 0x24f0 <nrk_gpio_direction+0x18>
    24ec:	22 0f       	add	r18, r18
    24ee:	33 1f       	adc	r19, r19
    24f0:	8a 95       	dec	r24
    24f2:	e2 f7       	brpl	.-8      	; 0x24ec <nrk_gpio_direction+0x14>
    24f4:	42 2f       	mov	r20, r18
    24f6:	89 2f       	mov	r24, r25
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    24fa:	66 23       	and	r22, r22
    24fc:	09 f0       	breq	.+2      	; 0x2500 <nrk_gpio_direction+0x28>
    24fe:	47 c0       	rjmp	.+142    	; 0x258e <nrk_gpio_direction+0xb6>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2500:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    2502:	87 70       	andi	r24, 0x07	; 7
    2504:	90 70       	andi	r25, 0x00	; 0
    2506:	82 30       	cpi	r24, 0x02	; 2
    2508:	91 05       	cpc	r25, r1
    250a:	09 f1       	breq	.+66     	; 0x254e <nrk_gpio_direction+0x76>
    250c:	83 30       	cpi	r24, 0x03	; 3
    250e:	91 05       	cpc	r25, r1
    2510:	34 f4       	brge	.+12     	; 0x251e <nrk_gpio_direction+0x46>
    2512:	00 97       	sbiw	r24, 0x00	; 0
    2514:	71 f0       	breq	.+28     	; 0x2532 <nrk_gpio_direction+0x5a>
    2516:	01 97       	sbiw	r24, 0x01	; 1
    2518:	09 f0       	breq	.+2      	; 0x251c <nrk_gpio_direction+0x44>
    251a:	6a c0       	rjmp	.+212    	; 0x25f0 <nrk_gpio_direction+0x118>
    251c:	11 c0       	rjmp	.+34     	; 0x2540 <nrk_gpio_direction+0x68>
    251e:	84 30       	cpi	r24, 0x04	; 4
    2520:	91 05       	cpc	r25, r1
    2522:	19 f1       	breq	.+70     	; 0x256a <nrk_gpio_direction+0x92>
    2524:	84 30       	cpi	r24, 0x04	; 4
    2526:	91 05       	cpc	r25, r1
    2528:	cc f0       	brlt	.+50     	; 0x255c <nrk_gpio_direction+0x84>
    252a:	05 97       	sbiw	r24, 0x05	; 5
    252c:	09 f0       	breq	.+2      	; 0x2530 <nrk_gpio_direction+0x58>
    252e:	60 c0       	rjmp	.+192    	; 0x25f0 <nrk_gpio_direction+0x118>
    2530:	23 c0       	rjmp	.+70     	; 0x2578 <nrk_gpio_direction+0xa0>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2532:	8a b3       	in	r24, 0x1a	; 26
    2534:	28 23       	and	r18, r24
    2536:	2a bb       	out	0x1a, r18	; 26
            PORTA |= bitvalue;
    2538:	8b b3       	in	r24, 0x1b	; 27
    253a:	48 2b       	or	r20, r24
    253c:	4b bb       	out	0x1b, r20	; 27
    253e:	56 c0       	rjmp	.+172    	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2540:	87 b3       	in	r24, 0x17	; 23
    2542:	28 23       	and	r18, r24
    2544:	27 bb       	out	0x17, r18	; 23
            PORTB |= bitvalue;
    2546:	88 b3       	in	r24, 0x18	; 24
    2548:	48 2b       	or	r20, r24
    254a:	48 bb       	out	0x18, r20	; 24
    254c:	4f c0       	rjmp	.+158    	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    254e:	84 b3       	in	r24, 0x14	; 20
    2550:	28 23       	and	r18, r24
    2552:	24 bb       	out	0x14, r18	; 20
            PORTC |= bitvalue;
    2554:	85 b3       	in	r24, 0x15	; 21
    2556:	48 2b       	or	r20, r24
    2558:	45 bb       	out	0x15, r20	; 21
    255a:	48 c0       	rjmp	.+144    	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    255c:	81 b3       	in	r24, 0x11	; 17
    255e:	28 23       	and	r18, r24
    2560:	21 bb       	out	0x11, r18	; 17
            PORTD |= bitvalue;
    2562:	82 b3       	in	r24, 0x12	; 18
    2564:	48 2b       	or	r20, r24
    2566:	42 bb       	out	0x12, r20	; 18
    2568:	41 c0       	rjmp	.+130    	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    256a:	82 b1       	in	r24, 0x02	; 2
    256c:	28 23       	and	r18, r24
    256e:	22 b9       	out	0x02, r18	; 2
            PORTE |= bitvalue;
    2570:	83 b1       	in	r24, 0x03	; 3
    2572:	48 2b       	or	r20, r24
    2574:	43 b9       	out	0x03, r20	; 3
    2576:	3a c0       	rjmp	.+116    	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2578:	80 91 61 00 	lds	r24, 0x0061
    257c:	28 23       	and	r18, r24
    257e:	20 93 61 00 	sts	0x0061, r18
            PORTF |= bitvalue;
    2582:	80 91 62 00 	lds	r24, 0x0062
    2586:	48 2b       	or	r20, r24
    2588:	40 93 62 00 	sts	0x0062, r20
    258c:	2f c0       	rjmp	.+94     	; 0x25ec <nrk_gpio_direction+0x114>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    258e:	87 70       	andi	r24, 0x07	; 7
    2590:	90 70       	andi	r25, 0x00	; 0
    2592:	82 30       	cpi	r24, 0x02	; 2
    2594:	91 05       	cpc	r25, r1
    2596:	c9 f0       	breq	.+50     	; 0x25ca <nrk_gpio_direction+0xf2>
    2598:	83 30       	cpi	r24, 0x03	; 3
    259a:	91 05       	cpc	r25, r1
    259c:	2c f4       	brge	.+10     	; 0x25a8 <nrk_gpio_direction+0xd0>
    259e:	00 97       	sbiw	r24, 0x00	; 0
    25a0:	61 f0       	breq	.+24     	; 0x25ba <nrk_gpio_direction+0xe2>
    25a2:	01 97       	sbiw	r24, 0x01	; 1
    25a4:	29 f5       	brne	.+74     	; 0x25f0 <nrk_gpio_direction+0x118>
    25a6:	0d c0       	rjmp	.+26     	; 0x25c2 <nrk_gpio_direction+0xea>
    25a8:	84 30       	cpi	r24, 0x04	; 4
    25aa:	91 05       	cpc	r25, r1
    25ac:	b1 f0       	breq	.+44     	; 0x25da <nrk_gpio_direction+0x102>
    25ae:	84 30       	cpi	r24, 0x04	; 4
    25b0:	91 05       	cpc	r25, r1
    25b2:	7c f0       	brlt	.+30     	; 0x25d2 <nrk_gpio_direction+0xfa>
    25b4:	05 97       	sbiw	r24, 0x05	; 5
    25b6:	e1 f4       	brne	.+56     	; 0x25f0 <nrk_gpio_direction+0x118>
    25b8:	14 c0       	rjmp	.+40     	; 0x25e2 <nrk_gpio_direction+0x10a>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    25ba:	8a b3       	in	r24, 0x1a	; 26
    25bc:	48 2b       	or	r20, r24
    25be:	4a bb       	out	0x1a, r20	; 26
    25c0:	15 c0       	rjmp	.+42     	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    25c2:	87 b3       	in	r24, 0x17	; 23
    25c4:	48 2b       	or	r20, r24
    25c6:	47 bb       	out	0x17, r20	; 23
    25c8:	11 c0       	rjmp	.+34     	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    25ca:	84 b3       	in	r24, 0x14	; 20
    25cc:	48 2b       	or	r20, r24
    25ce:	44 bb       	out	0x14, r20	; 20
    25d0:	0d c0       	rjmp	.+26     	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    25d2:	81 b3       	in	r24, 0x11	; 17
    25d4:	48 2b       	or	r20, r24
    25d6:	41 bb       	out	0x11, r20	; 17
    25d8:	09 c0       	rjmp	.+18     	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    25da:	82 b1       	in	r24, 0x02	; 2
    25dc:	48 2b       	or	r20, r24
    25de:	42 b9       	out	0x02, r20	; 2
    25e0:	05 c0       	rjmp	.+10     	; 0x25ec <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    25e2:	80 91 61 00 	lds	r24, 0x0061
    25e6:	48 2b       	or	r20, r24
    25e8:	40 93 61 00 	sts	0x0061, r20
    25ec:	81 e0       	ldi	r24, 0x01	; 1
    25ee:	08 95       	ret
            break;
    25f0:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
        }
    }
    return 1;
}
    25f2:	08 95       	ret

000025f4 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    25f4:	8f ef       	ldi	r24, 0xFF	; 255
    25f6:	08 95       	ret

000025f8 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    25f8:	00 97       	sbiw	r24, 0x00	; 0
    25fa:	11 f4       	brne	.+4      	; 0x2600 <nrk_led_toggle+0x8>
    25fc:	80 e0       	ldi	r24, 0x00	; 0
    25fe:	04 c0       	rjmp	.+8      	; 0x2608 <nrk_led_toggle+0x10>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2600:	81 30       	cpi	r24, 0x01	; 1
    2602:	91 05       	cpc	r25, r1
    2604:	29 f4       	brne	.+10     	; 0x2610 <nrk_led_toggle+0x18>
    2606:	88 e0       	ldi	r24, 0x08	; 8
    2608:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
    260c:	81 e0       	ldi	r24, 0x01	; 1
    260e:	08 95       	ret
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2610:	02 97       	sbiw	r24, 0x02	; 2
    2612:	11 f0       	breq	.+4      	; 0x2618 <nrk_led_toggle+0x20>
    2614:	8f ef       	ldi	r24, 0xFF	; 255
    2616:	08 95       	ret
    2618:	80 e1       	ldi	r24, 0x10	; 16
    261a:	0e 94 24 12 	call	0x2448	; 0x2448 <nrk_gpio_toggle>
    261e:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2620:	08 95       	ret

00002622 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2622:	00 97       	sbiw	r24, 0x00	; 0
    2624:	11 f4       	brne	.+4      	; 0x262a <nrk_led_clr+0x8>
    2626:	80 e0       	ldi	r24, 0x00	; 0
    2628:	04 c0       	rjmp	.+8      	; 0x2632 <nrk_led_clr+0x10>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    262a:	81 30       	cpi	r24, 0x01	; 1
    262c:	91 05       	cpc	r25, r1
    262e:	29 f4       	brne	.+10     	; 0x263a <nrk_led_clr+0x18>
    2630:	88 e0       	ldi	r24, 0x08	; 8
    2632:	0e 94 57 11 	call	0x22ae	; 0x22ae <nrk_gpio_set>
    2636:	81 e0       	ldi	r24, 0x01	; 1
    2638:	08 95       	ret
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    263a:	02 97       	sbiw	r24, 0x02	; 2
    263c:	11 f0       	breq	.+4      	; 0x2642 <nrk_led_clr+0x20>
    263e:	8f ef       	ldi	r24, 0xFF	; 255
    2640:	08 95       	ret
    2642:	80 e1       	ldi	r24, 0x10	; 16
    2644:	0e 94 57 11 	call	0x22ae	; 0x22ae <nrk_gpio_set>
    2648:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    264a:	08 95       	ret

0000264c <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    264c:	80 b5       	in	r24, 0x20	; 32
    264e:	84 60       	ori	r24, 0x04	; 4
    2650:	80 bd       	out	0x20, r24	; 32
    2652:	87 e0       	ldi	r24, 0x07	; 7
    2654:	87 bb       	out	0x17, r24	; 23
    2656:	88 bb       	out	0x18, r24	; 24
    2658:	8f ef       	ldi	r24, 0xFF	; 255
    265a:	84 bb       	out	0x14, r24	; 20
    265c:	15 ba       	out	0x15, r1	; 21
    265e:	82 e0       	ldi	r24, 0x02	; 2
    2660:	82 b9       	out	0x02, r24	; 2
    2662:	87 e6       	ldi	r24, 0x67	; 103
    2664:	8a bb       	out	0x1a, r24	; 26
    2666:	80 e4       	ldi	r24, 0x40	; 64
    2668:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    266a:	80 e5       	ldi	r24, 0x50	; 80
    266c:	8d b9       	out	0x0d, r24	; 13
    266e:	81 e0       	ldi	r24, 0x01	; 1
    2670:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    2672:	80 e0       	ldi	r24, 0x00	; 0
    2674:	90 e0       	ldi	r25, 0x00	; 0
    2676:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    nrk_led_clr(1);
    267a:	81 e0       	ldi	r24, 0x01	; 1
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    nrk_led_clr(2);
    2682:	82 e0       	ldi	r24, 0x02	; 2
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    nrk_led_clr(3);
    268a:	83 e0       	ldi	r24, 0x03	; 3
    268c:	90 e0       	ldi	r25, 0x00	; 0
    268e:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
}
    2692:	08 95       	ret

00002694 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    2694:	00 97       	sbiw	r24, 0x00	; 0
    2696:	11 f4       	brne	.+4      	; 0x269c <nrk_led_set+0x8>
    2698:	80 e0       	ldi	r24, 0x00	; 0
    269a:	04 c0       	rjmp	.+8      	; 0x26a4 <nrk_led_set+0x10>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    269c:	81 30       	cpi	r24, 0x01	; 1
    269e:	91 05       	cpc	r25, r1
    26a0:	29 f4       	brne	.+10     	; 0x26ac <nrk_led_set+0x18>
    26a2:	88 e0       	ldi	r24, 0x08	; 8
    26a4:	0e 94 9f 11 	call	0x233e	; 0x233e <nrk_gpio_clr>
    26a8:	81 e0       	ldi	r24, 0x01	; 1
    26aa:	08 95       	ret
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    26ac:	02 97       	sbiw	r24, 0x02	; 2
    26ae:	11 f0       	breq	.+4      	; 0x26b4 <nrk_led_set+0x20>
    26b0:	8f ef       	ldi	r24, 0xFF	; 255
    26b2:	08 95       	ret
    26b4:	80 e1       	ldi	r24, 0x10	; 16
    26b6:	0e 94 9f 11 	call	0x233e	; 0x233e <nrk_gpio_clr>
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    26bc:	08 95       	ret

000026be <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    26be:	5d 9b       	sbis	0x0b, 5	; 11
    26c0:	fe cf       	rjmp	.-4      	; 0x26be <putc0>
    26c2:	5d 98       	cbi	0x0b, 5	; 11
    26c4:	8c b9       	out	0x0c, r24	; 12
}
    26c6:	08 95       	ret

000026c8 <putc1>:

void putc1(char x)
{
    26c8:	98 2f       	mov	r25, r24
    UART1_WAIT_AND_SEND(x);
    26ca:	80 91 9b 00 	lds	r24, 0x009B
    26ce:	85 ff       	sbrs	r24, 5
    26d0:	fc cf       	rjmp	.-8      	; 0x26ca <putc1+0x2>
    26d2:	80 91 9b 00 	lds	r24, 0x009B
    26d6:	8f 7d       	andi	r24, 0xDF	; 223
    26d8:	80 93 9b 00 	sts	0x009B, r24
    26dc:	90 93 9c 00 	sts	0x009C, r25
}
    26e0:	08 95       	ret

000026e2 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    26e2:	90 93 90 00 	sts	0x0090, r25
    26e6:	89 b9       	out	0x09, r24	; 9
    26e8:	86 e0       	ldi	r24, 0x06	; 6
    26ea:	80 93 95 00 	sts	0x0095, r24
    26ee:	52 98       	cbi	0x0a, 2	; 10
    26f0:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    26f2:	8a b1       	in	r24, 0x0a	; 10
    26f4:	88 61       	ori	r24, 0x18	; 24
    26f6:	8a b9       	out	0x0a, r24	; 10
}
    26f8:	08 95       	ret

000026fa <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    26fa:	90 93 98 00 	sts	0x0098, r25
    26fe:	80 93 99 00 	sts	0x0099, r24
    2702:	86 e0       	ldi	r24, 0x06	; 6
    2704:	80 93 9d 00 	sts	0x009D, r24
    2708:	ea e9       	ldi	r30, 0x9A	; 154
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	80 81       	ld	r24, Z
    270e:	8b 7f       	andi	r24, 0xFB	; 251
    2710:	80 83       	st	Z, r24
    2712:	ab e9       	ldi	r26, 0x9B	; 155
    2714:	b0 e0       	ldi	r27, 0x00	; 0
    2716:	8c 91       	ld	r24, X
    2718:	82 60       	ori	r24, 0x02	; 2
    271a:	8c 93       	st	X, r24
    ENABLE_UART1();
    271c:	80 81       	ld	r24, Z
    271e:	88 61       	ori	r24, 0x18	; 24
    2720:	80 83       	st	Z, r24
}
    2722:	08 95       	ret

00002724 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    2724:	80 91 9b 00 	lds	r24, 0x009B
    2728:	87 ff       	sbrs	r24, 7
    272a:	fc cf       	rjmp	.-8      	; 0x2724 <getc1>
    272c:	80 91 9b 00 	lds	r24, 0x009B
    2730:	8f 77       	andi	r24, 0x7F	; 127
    2732:	80 93 9b 00 	sts	0x009B, r24
    2736:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    273a:	08 95       	ret

0000273c <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    273c:	ef 92       	push	r14
    273e:	ff 92       	push	r15
    2740:	0f 93       	push	r16
    2742:	1f 93       	push	r17

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    2744:	0e 94 71 13 	call	0x26e2	; 0x26e2 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2748:	0f e5       	ldi	r16, 0x5F	; 95
    274a:	13 e1       	ldi	r17, 0x13	; 19
    274c:	82 e5       	ldi	r24, 0x52	; 82
    274e:	e8 2e       	mov	r14, r24
    2750:	81 e1       	ldi	r24, 0x11	; 17
    2752:	f8 2e       	mov	r15, r24
    2754:	c8 01       	movw	r24, r16
    2756:	b7 01       	movw	r22, r14
    2758:	0e 94 fd 4b 	call	0x97fa	; 0x97fa <fdevopen>
    275c:	90 93 c0 08 	sts	0x08C0, r25
    2760:	80 93 bf 08 	sts	0x08BF, r24
    stdin = fdevopen( putc0, getc0);
    2764:	c8 01       	movw	r24, r16
    2766:	b7 01       	movw	r22, r14
    2768:	0e 94 fd 4b 	call	0x97fa	; 0x97fa <fdevopen>
    276c:	90 93 be 08 	sts	0x08BE, r25
    2770:	80 93 bd 08 	sts	0x08BD, r24
    ENABLE_UART0_RX_INT();
#endif



}
    2774:	1f 91       	pop	r17
    2776:	0f 91       	pop	r16
    2778:	ff 90       	pop	r15
    277a:	ef 90       	pop	r14
    277c:	08 95       	ret

0000277e <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    277e:	cf 93       	push	r28
    2780:	df 93       	push	r29
    2782:	ec 01       	movw	r28, r24
    2784:	07 c0       	rjmp	.+14     	; 0x2794 <nrk_kprintf+0x16>
    char c;
    while((c=pgm_read_byte(addr++)))
        putchar(c);
    2786:	60 91 bf 08 	lds	r22, 0x08BF
    278a:	70 91 c0 08 	lds	r23, 0x08C0
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    2794:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    2796:	21 96       	adiw	r28, 0x01	; 1
    2798:	84 91       	lpm	r24, Z+
    279a:	88 23       	and	r24, r24
    279c:	a1 f7       	brne	.-24     	; 0x2786 <nrk_kprintf+0x8>
        putchar(c);
}
    279e:	df 91       	pop	r29
    27a0:	cf 91       	pop	r28
    27a2:	08 95       	ret

000027a4 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    27ac:	01 97       	sbiw	r24, 0x01	; 1
    27ae:	d1 f7       	brne	.-12     	; 0x27a4 <halWait>

} // halWait
    27b0:	08 95       	ret

000027b2 <write_eeprom_current_image_checksum>:
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    return NRK_OK;
}

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    27b2:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    27b4:	87 e0       	ldi	r24, 0x07	; 7
    27b6:	90 e0       	ldi	r25, 0x00	; 0
    27b8:	60 81       	ld	r22, Z
    27ba:	0e 94 95 4d 	call	0x9b2a	; 0x9b2a <__eewr_byte_m128>
    return NRK_OK;
}
    27be:	81 e0       	ldi	r24, 0x01	; 1
    27c0:	08 95       	ret

000027c2 <write_eeprom_aes_key>:
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    27c2:	0f 93       	push	r16
    27c4:	1f 93       	push	r17
    27c6:	cf 93       	push	r28
    27c8:	df 93       	push	r29
    27ca:	8c 01       	movw	r16, r24
    27cc:	c8 e0       	ldi	r28, 0x08	; 8
    27ce:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    27d0:	ce 01       	movw	r24, r28
    27d2:	f8 01       	movw	r30, r16
    27d4:	61 91       	ld	r22, Z+
    27d6:	8f 01       	movw	r16, r30
    27d8:	0e 94 95 4d 	call	0x9b2a	; 0x9b2a <__eewr_byte_m128>
    27dc:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    27de:	c8 31       	cpi	r28, 0x18	; 24
    27e0:	d1 05       	cpc	r29, r1
    27e2:	b1 f7       	brne	.-20     	; 0x27d0 <write_eeprom_aes_key+0xe>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    27e4:	81 e0       	ldi	r24, 0x01	; 1
    27e6:	df 91       	pop	r29
    27e8:	cf 91       	pop	r28
    27ea:	1f 91       	pop	r17
    27ec:	0f 91       	pop	r16
    27ee:	08 95       	ret

000027f0 <write_eeprom_load_img_pages>:
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    return NRK_OK;
}

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    27f0:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    27f2:	86 e0       	ldi	r24, 0x06	; 6
    27f4:	90 e0       	ldi	r25, 0x00	; 0
    27f6:	60 81       	ld	r22, Z
    27f8:	0e 94 95 4d 	call	0x9b2a	; 0x9b2a <__eewr_byte_m128>
    return NRK_OK;
}
    27fc:	81 e0       	ldi	r24, 0x01	; 1
    27fe:	08 95       	ret

00002800 <nrk_eeprom_write_byte>:
    return eeprom_read_byte((uint8_t*)addr);
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2800:	0e 94 95 4d 	call	0x9b2a	; 0x9b2a <__eewr_byte_m128>
    return 0;
}
    2804:	80 e0       	ldi	r24, 0x00	; 0
    2806:	08 95       	ret

00002808 <read_eeprom_current_image_checksum>:
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2808:	0f 93       	push	r16
    280a:	1f 93       	push	r17
    280c:	8c 01       	movw	r16, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    280e:	87 e0       	ldi	r24, 0x07	; 7
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    2816:	f8 01       	movw	r30, r16
    2818:	80 83       	st	Z, r24
    return NRK_OK;
}
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	1f 91       	pop	r17
    281e:	0f 91       	pop	r16
    2820:	08 95       	ret

00002822 <read_eeprom_aes_key>:
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    return NRK_OK;
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2822:	0f 93       	push	r16
    2824:	1f 93       	push	r17
    2826:	cf 93       	push	r28
    2828:	df 93       	push	r29
    282a:	8c 01       	movw	r16, r24
    282c:	c8 e0       	ldi	r28, 0x08	; 8
    282e:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2830:	ce 01       	movw	r24, r28
    2832:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    2836:	f8 01       	movw	r30, r16
    2838:	81 93       	st	Z+, r24
    283a:	8f 01       	movw	r16, r30
    283c:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    283e:	c8 31       	cpi	r28, 0x18	; 24
    2840:	d1 05       	cpc	r29, r1
    2842:	b1 f7       	brne	.-20     	; 0x2830 <read_eeprom_aes_key+0xe>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2844:	81 e0       	ldi	r24, 0x01	; 1
    2846:	df 91       	pop	r29
    2848:	cf 91       	pop	r28
    284a:	1f 91       	pop	r17
    284c:	0f 91       	pop	r16
    284e:	08 95       	ret

00002850 <read_eeprom_load_img_pages>:
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    return NRK_OK;
}

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2850:	0f 93       	push	r16
    2852:	1f 93       	push	r17
    2854:	8c 01       	movw	r16, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2856:	86 e0       	ldi	r24, 0x06	; 6
    2858:	90 e0       	ldi	r25, 0x00	; 0
    285a:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    285e:	f8 01       	movw	r30, r16
    2860:	80 83       	st	Z, r24
    return NRK_OK;
}
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	1f 91       	pop	r17
    2866:	0f 91       	pop	r16
    2868:	08 95       	ret

0000286a <read_eeprom_channel>:

    return NRK_ERROR;
}

int8_t read_eeprom_channel(uint8_t *channel)
{
    286a:	0f 93       	push	r16
    286c:	1f 93       	push	r17
    286e:	8c 01       	movw	r16, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2870:	85 e0       	ldi	r24, 0x05	; 5
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    2878:	f8 01       	movw	r30, r16
    287a:	80 83       	st	Z, r24
    return NRK_OK;
}
    287c:	81 e0       	ldi	r24, 0x01	; 1
    287e:	1f 91       	pop	r17
    2880:	0f 91       	pop	r16
    2882:	08 95       	ret

00002884 <read_eeprom_mac_address>:
    eeprom_write_byte( (uint8_t*)addr, value );
    return 0;
}

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2884:	ff 92       	push	r15
    2886:	0f 93       	push	r16
    2888:	1f 93       	push	r17
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    288a:	8c 01       	movw	r16, r24
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    288c:	80 e0       	ldi	r24, 0x00	; 0
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    2894:	f8 01       	movw	r30, r16
    2896:	83 83       	std	Z+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2898:	81 e0       	ldi	r24, 0x01	; 1
    289a:	90 e0       	ldi	r25, 0x00	; 0
    289c:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    28a0:	f8 01       	movw	r30, r16
    28a2:	82 83       	std	Z+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    28a4:	82 e0       	ldi	r24, 0x02	; 2
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    28ac:	f8 01       	movw	r30, r16
    28ae:	81 83       	std	Z+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    28b0:	83 e0       	ldi	r24, 0x03	; 3
    28b2:	90 e0       	ldi	r25, 0x00	; 0
    28b4:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    28b8:	f8 2e       	mov	r15, r24
    28ba:	f8 01       	movw	r30, r16
    28bc:	80 83       	st	Z, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    28be:	84 e0       	ldi	r24, 0x04	; 4
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    28c6:	f8 01       	movw	r30, r16
    28c8:	91 81       	ldd	r25, Z+1	; 0x01
    28ca:	22 81       	ldd	r18, Z+2	; 0x02
    28cc:	92 0f       	add	r25, r18
    ct+=buf[2];
    28ce:	9f 0d       	add	r25, r15
    ct+=buf[3];
    if(checksum==ct) return NRK_OK;
    28d0:	23 81       	ldd	r18, Z+3	; 0x03
    28d2:	92 0f       	add	r25, r18
    28d4:	89 17       	cp	r24, r25
    28d6:	11 f0       	breq	.+4      	; 0x28dc <read_eeprom_mac_address+0x58>
    28d8:	8f ef       	ldi	r24, 0xFF	; 255
    28da:	01 c0       	rjmp	.+2      	; 0x28de <read_eeprom_mac_address+0x5a>
    28dc:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_ERROR;
}
    28de:	1f 91       	pop	r17
    28e0:	0f 91       	pop	r16
    28e2:	ff 90       	pop	r15
    28e4:	08 95       	ret

000028e6 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    28e6:	0e 94 8d 4d 	call	0x9b1a	; 0x9b1a <__eerd_byte_m128>
}
    28ea:	08 95       	ret

000028ec <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    28ec:	f8 94       	cli
};
    28ee:	08 95       	ret

000028f0 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    28f0:	78 94       	sei
};
    28f2:	08 95       	ret

000028f4 <nrk_halt>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    28f4:	f8 94       	cli
    28f6:	ff cf       	rjmp	.-2      	; 0x28f6 <nrk_halt+0x2>

000028f8 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    28f8:	85 e6       	ldi	r24, 0x65	; 101
    28fa:	90 e0       	ldi	r25, 0x00	; 0
    28fc:	08 95       	ret

000028fe <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    28fe:	0e 94 26 2a 	call	0x544c	; 0x544c <_nrk_scheduler>

  	return;
}
    2902:	08 95       	ret

00002904 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2904:	ef 92       	push	r14
    2906:	ff 92       	push	r15
    2908:	0f 93       	push	r16
    290a:	1f 93       	push	r17
    290c:	cf 93       	push	r28
    290e:	df 93       	push	r29
    2910:	ec 01       	movw	r28, r24
    2912:	8b 01       	movw	r16, r22
    2914:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2916:	89 85       	ldd	r24, Y+9	; 0x09
    2918:	82 30       	cpi	r24, 0x02	; 2
    291a:	21 f0       	breq	.+8      	; 0x2924 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    291c:	80 91 01 08 	lds	r24, 0x0801
    2920:	88 83       	st	Y, r24
    2922:	01 c0       	rjmp	.+2      	; 0x2926 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2924:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2926:	80 91 01 08 	lds	r24, 0x0801
    292a:	85 30       	cpi	r24, 0x05	; 5
    292c:	20 f0       	brcs	.+8      	; 0x2936 <nrk_TCB_init+0x32>
    292e:	87 e0       	ldi	r24, 0x07	; 7
    2930:	60 e0       	ldi	r22, 0x00	; 0
    2932:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2936:	89 85       	ldd	r24, Y+9	; 0x09
    2938:	82 30       	cpi	r24, 0x02	; 2
    293a:	29 f0       	breq	.+10     	; 0x2946 <nrk_TCB_init+0x42>
    293c:	80 91 01 08 	lds	r24, 0x0801
    2940:	8f 5f       	subi	r24, 0xFF	; 255
    2942:	80 93 01 08 	sts	0x0801, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2946:	80 91 01 08 	lds	r24, 0x0801
    294a:	88 23       	and	r24, r24
    294c:	19 f4       	brne	.+6      	; 0x2954 <nrk_TCB_init+0x50>
    294e:	81 e0       	ldi	r24, 0x01	; 1
    2950:	80 93 01 08 	sts	0x0801, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2954:	88 81       	ld	r24, Y
    2956:	99 27       	eor	r25, r25
    2958:	87 fd       	sbrc	r24, 7
    295a:	90 95       	com	r25
    295c:	fc 01       	movw	r30, r24
    295e:	45 e0       	ldi	r20, 0x05	; 5
    2960:	ee 0f       	add	r30, r30
    2962:	ff 1f       	adc	r31, r31
    2964:	4a 95       	dec	r20
    2966:	e1 f7       	brne	.-8      	; 0x2960 <nrk_TCB_init+0x5c>
    2968:	e8 0f       	add	r30, r24
    296a:	f9 1f       	adc	r31, r25
    296c:	e9 5a       	subi	r30, 0xA9	; 169
    296e:	f8 4f       	sbci	r31, 0xF8	; 248
    2970:	11 83       	std	Z+1, r17	; 0x01
    2972:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2974:	88 81       	ld	r24, Y
    2976:	99 27       	eor	r25, r25
    2978:	87 fd       	sbrc	r24, 7
    297a:	90 95       	com	r25
    297c:	fc 01       	movw	r30, r24
    297e:	35 e0       	ldi	r19, 0x05	; 5
    2980:	ee 0f       	add	r30, r30
    2982:	ff 1f       	adc	r31, r31
    2984:	3a 95       	dec	r19
    2986:	e1 f7       	brne	.-8      	; 0x2980 <nrk_TCB_init+0x7c>
    2988:	e8 0f       	add	r30, r24
    298a:	f9 1f       	adc	r31, r25
    298c:	e9 5a       	subi	r30, 0xA9	; 169
    298e:	f8 4f       	sbci	r31, 0xF8	; 248
    2990:	88 85       	ldd	r24, Y+8	; 0x08
    2992:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2994:	88 81       	ld	r24, Y
    2996:	99 27       	eor	r25, r25
    2998:	87 fd       	sbrc	r24, 7
    299a:	90 95       	com	r25
    299c:	fc 01       	movw	r30, r24
    299e:	25 e0       	ldi	r18, 0x05	; 5
    29a0:	ee 0f       	add	r30, r30
    29a2:	ff 1f       	adc	r31, r31
    29a4:	2a 95       	dec	r18
    29a6:	e1 f7       	brne	.-8      	; 0x29a0 <nrk_TCB_init+0x9c>
    29a8:	e8 0f       	add	r30, r24
    29aa:	f9 1f       	adc	r31, r25
    29ac:	e9 5a       	subi	r30, 0xA9	; 169
    29ae:	f8 4f       	sbci	r31, 0xF8	; 248
    29b0:	83 e0       	ldi	r24, 0x03	; 3
    29b2:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    29b4:	28 81       	ld	r18, Y
    29b6:	82 2f       	mov	r24, r18
    29b8:	99 27       	eor	r25, r25
    29ba:	87 fd       	sbrc	r24, 7
    29bc:	90 95       	com	r25
    29be:	fc 01       	movw	r30, r24
    29c0:	05 e0       	ldi	r16, 0x05	; 5
    29c2:	ee 0f       	add	r30, r30
    29c4:	ff 1f       	adc	r31, r31
    29c6:	0a 95       	dec	r16
    29c8:	e1 f7       	brne	.-8      	; 0x29c2 <nrk_TCB_init+0xbe>
    29ca:	e8 0f       	add	r30, r24
    29cc:	f9 1f       	adc	r31, r25
    29ce:	e9 5a       	subi	r30, 0xA9	; 169
    29d0:	f8 4f       	sbci	r31, 0xF8	; 248
    29d2:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    29d4:	88 81       	ld	r24, Y
    29d6:	99 27       	eor	r25, r25
    29d8:	87 fd       	sbrc	r24, 7
    29da:	90 95       	com	r25
    29dc:	fc 01       	movw	r30, r24
    29de:	15 e0       	ldi	r17, 0x05	; 5
    29e0:	ee 0f       	add	r30, r30
    29e2:	ff 1f       	adc	r31, r31
    29e4:	1a 95       	dec	r17
    29e6:	e1 f7       	brne	.-8      	; 0x29e0 <nrk_TCB_init+0xdc>
    29e8:	e8 0f       	add	r30, r24
    29ea:	f9 1f       	adc	r31, r25
    29ec:	e9 5a       	subi	r30, 0xA9	; 169
    29ee:	f8 4f       	sbci	r31, 0xF8	; 248
    29f0:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    29f2:	08 81       	ld	r16, Y
    29f4:	11 27       	eor	r17, r17
    29f6:	07 fd       	sbrc	r16, 7
    29f8:	10 95       	com	r17
    29fa:	ce 01       	movw	r24, r28
    29fc:	0b 96       	adiw	r24, 0x0b	; 11
    29fe:	0e 94 fa 27 	call	0x4ff4	; 0x4ff4 <_nrk_time_to_ticks>
    2a02:	f8 01       	movw	r30, r16
    2a04:	b5 e0       	ldi	r27, 0x05	; 5
    2a06:	ee 0f       	add	r30, r30
    2a08:	ff 1f       	adc	r31, r31
    2a0a:	ba 95       	dec	r27
    2a0c:	e1 f7       	brne	.-8      	; 0x2a06 <nrk_TCB_init+0x102>
    2a0e:	e0 0f       	add	r30, r16
    2a10:	f1 1f       	adc	r31, r17
    2a12:	e9 5a       	subi	r30, 0xA9	; 169
    2a14:	f8 4f       	sbci	r31, 0xF8	; 248
    2a16:	94 8f       	std	Z+28, r25	; 0x1c
    2a18:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2a1a:	8b 85       	ldd	r24, Y+11	; 0x0b
    2a1c:	9c 85       	ldd	r25, Y+12	; 0x0c
    2a1e:	ad 85       	ldd	r26, Y+13	; 0x0d
    2a20:	be 85       	ldd	r27, Y+14	; 0x0e
    2a22:	ce 97       	sbiw	r24, 0x3e	; 62
    2a24:	a1 05       	cpc	r26, r1
    2a26:	b1 05       	cpc	r27, r1
    2a28:	20 f0       	brcs	.+8      	; 0x2a32 <nrk_TCB_init+0x12e>
    2a2a:	86 e1       	ldi	r24, 0x16	; 22
    2a2c:	68 81       	ld	r22, Y
    2a2e:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2a32:	08 81       	ld	r16, Y
    2a34:	11 27       	eor	r17, r17
    2a36:	07 fd       	sbrc	r16, 7
    2a38:	10 95       	com	r17
    2a3a:	ce 01       	movw	r24, r28
    2a3c:	4b 96       	adiw	r24, 0x1b	; 27
    2a3e:	0e 94 fa 27 	call	0x4ff4	; 0x4ff4 <_nrk_time_to_ticks>
    2a42:	f8 01       	movw	r30, r16
    2a44:	a5 e0       	ldi	r26, 0x05	; 5
    2a46:	ee 0f       	add	r30, r30
    2a48:	ff 1f       	adc	r31, r31
    2a4a:	aa 95       	dec	r26
    2a4c:	e1 f7       	brne	.-8      	; 0x2a46 <nrk_TCB_init+0x142>
    2a4e:	e0 0f       	add	r30, r16
    2a50:	f1 1f       	adc	r31, r17
    2a52:	e9 5a       	subi	r30, 0xA9	; 169
    2a54:	f8 4f       	sbci	r31, 0xF8	; 248
    2a56:	96 8b       	std	Z+22, r25	; 0x16
    2a58:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2a5a:	88 81       	ld	r24, Y
    2a5c:	99 27       	eor	r25, r25
    2a5e:	87 fd       	sbrc	r24, 7
    2a60:	90 95       	com	r25
    2a62:	fc 01       	movw	r30, r24
    2a64:	75 e0       	ldi	r23, 0x05	; 5
    2a66:	ee 0f       	add	r30, r30
    2a68:	ff 1f       	adc	r31, r31
    2a6a:	7a 95       	dec	r23
    2a6c:	e1 f7       	brne	.-8      	; 0x2a66 <nrk_TCB_init+0x162>
    2a6e:	e8 0f       	add	r30, r24
    2a70:	f9 1f       	adc	r31, r25
    2a72:	e9 5a       	subi	r30, 0xA9	; 169
    2a74:	f8 4f       	sbci	r31, 0xF8	; 248
    2a76:	85 89       	ldd	r24, Z+21	; 0x15
    2a78:	96 89       	ldd	r25, Z+22	; 0x16
    2a7a:	23 8d       	ldd	r18, Z+27	; 0x1b
    2a7c:	34 8d       	ldd	r19, Z+28	; 0x1c
    2a7e:	82 0f       	add	r24, r18
    2a80:	93 1f       	adc	r25, r19
    2a82:	90 8f       	std	Z+24, r25	; 0x18
    2a84:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2a86:	08 81       	ld	r16, Y
    2a88:	11 27       	eor	r17, r17
    2a8a:	07 fd       	sbrc	r16, 7
    2a8c:	10 95       	com	r17
    2a8e:	ce 01       	movw	r24, r28
    2a90:	43 96       	adiw	r24, 0x13	; 19
    2a92:	0e 94 fa 27 	call	0x4ff4	; 0x4ff4 <_nrk_time_to_ticks>
    2a96:	f8 01       	movw	r30, r16
    2a98:	65 e0       	ldi	r22, 0x05	; 5
    2a9a:	ee 0f       	add	r30, r30
    2a9c:	ff 1f       	adc	r31, r31
    2a9e:	6a 95       	dec	r22
    2aa0:	e1 f7       	brne	.-8      	; 0x2a9a <nrk_TCB_init+0x196>
    2aa2:	e0 0f       	add	r30, r16
    2aa4:	f1 1f       	adc	r31, r17
    2aa6:	e9 5a       	subi	r30, 0xA9	; 169
    2aa8:	f8 4f       	sbci	r31, 0xF8	; 248
    2aaa:	96 8f       	std	Z+30, r25	; 0x1e
    2aac:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2aae:	88 81       	ld	r24, Y
    2ab0:	99 27       	eor	r25, r25
    2ab2:	87 fd       	sbrc	r24, 7
    2ab4:	90 95       	com	r25
    2ab6:	fc 01       	movw	r30, r24
    2ab8:	55 e0       	ldi	r21, 0x05	; 5
    2aba:	ee 0f       	add	r30, r30
    2abc:	ff 1f       	adc	r31, r31
    2abe:	5a 95       	dec	r21
    2ac0:	e1 f7       	brne	.-8      	; 0x2aba <nrk_TCB_init+0x1b6>
    2ac2:	e8 0f       	add	r30, r24
    2ac4:	f9 1f       	adc	r31, r25
    2ac6:	e9 5a       	subi	r30, 0xA9	; 169
    2ac8:	f8 4f       	sbci	r31, 0xF8	; 248
    2aca:	85 8d       	ldd	r24, Z+29	; 0x1d
    2acc:	96 8d       	ldd	r25, Z+30	; 0x1e
    2ace:	92 8f       	std	Z+26, r25	; 0x1a
    2ad0:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2ad2:	88 81       	ld	r24, Y
    2ad4:	99 27       	eor	r25, r25
    2ad6:	87 fd       	sbrc	r24, 7
    2ad8:	90 95       	com	r25
    2ada:	fc 01       	movw	r30, r24
    2adc:	45 e0       	ldi	r20, 0x05	; 5
    2ade:	ee 0f       	add	r30, r30
    2ae0:	ff 1f       	adc	r31, r31
    2ae2:	4a 95       	dec	r20
    2ae4:	e1 f7       	brne	.-8      	; 0x2ade <nrk_TCB_init+0x1da>
    2ae6:	e8 0f       	add	r30, r24
    2ae8:	f9 1f       	adc	r31, r25
    2aea:	e9 5a       	subi	r30, 0xA9	; 169
    2aec:	f8 4f       	sbci	r31, 0xF8	; 248
    2aee:	81 e0       	ldi	r24, 0x01	; 1
    2af0:	90 e0       	ldi	r25, 0x00	; 0
    2af2:	90 a3       	std	Z+32, r25	; 0x20
    2af4:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2af6:	88 81       	ld	r24, Y
    2af8:	99 27       	eor	r25, r25
    2afa:	87 fd       	sbrc	r24, 7
    2afc:	90 95       	com	r25
    2afe:	fc 01       	movw	r30, r24
    2b00:	35 e0       	ldi	r19, 0x05	; 5
    2b02:	ee 0f       	add	r30, r30
    2b04:	ff 1f       	adc	r31, r31
    2b06:	3a 95       	dec	r19
    2b08:	e1 f7       	brne	.-8      	; 0x2b02 <nrk_TCB_init+0x1fe>
    2b0a:	e8 0f       	add	r30, r24
    2b0c:	f9 1f       	adc	r31, r25
    2b0e:	e9 5a       	subi	r30, 0xA9	; 169
    2b10:	f8 4f       	sbci	r31, 0xF8	; 248
    2b12:	f3 82       	std	Z+3, r15	; 0x03
    2b14:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2b16:	88 81       	ld	r24, Y
    2b18:	99 27       	eor	r25, r25
    2b1a:	87 fd       	sbrc	r24, 7
    2b1c:	90 95       	com	r25
    2b1e:	fc 01       	movw	r30, r24
    2b20:	25 e0       	ldi	r18, 0x05	; 5
    2b22:	ee 0f       	add	r30, r30
    2b24:	ff 1f       	adc	r31, r31
    2b26:	2a 95       	dec	r18
    2b28:	e1 f7       	brne	.-8      	; 0x2b22 <nrk_TCB_init+0x21e>
    2b2a:	e8 0f       	add	r30, r24
    2b2c:	f9 1f       	adc	r31, r25
    2b2e:	e9 5a       	subi	r30, 0xA9	; 169
    2b30:	f8 4f       	sbci	r31, 0xF8	; 248
    2b32:	81 e0       	ldi	r24, 0x01	; 1
    2b34:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2b36:	df 91       	pop	r29
    2b38:	cf 91       	pop	r28
    2b3a:	1f 91       	pop	r17
    2b3c:	0f 91       	pop	r16
    2b3e:	ff 90       	pop	r15
    2b40:	ef 90       	pop	r14
    2b42:	08 95       	ret

00002b44 <nrk_start>:




void nrk_start (void)
{
    2b44:	cf 92       	push	r12
    2b46:	df 92       	push	r13
    2b48:	ef 92       	push	r14
    2b4a:	ff 92       	push	r15
    2b4c:	0f 93       	push	r16
    2b4e:	1f 93       	push	r17
    2b50:	df 93       	push	r29
    2b52:	cf 93       	push	r28
    2b54:	0f 92       	push	r0
    2b56:	cd b7       	in	r28, 0x3d	; 61
    2b58:	de b7       	in	r29, 0x3e	; 62
    2b5a:	7f e5       	ldi	r23, 0x5F	; 95
    2b5c:	e7 2e       	mov	r14, r23
    2b5e:	77 e0       	ldi	r23, 0x07	; 7
    2b60:	f7 2e       	mov	r15, r23
    2b62:	90 e0       	ldi	r25, 0x00	; 0
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2b64:	f7 01       	movw	r30, r14
    2b66:	00 81       	ld	r16, Z
	// only check activated tasks
	if(task_ID!=-1)
    2b68:	0f 3f       	cpi	r16, 0xFF	; 255
    2b6a:	c1 f0       	breq	.+48     	; 0x2b9c <nrk_start+0x58>
    2b6c:	6f e5       	ldi	r22, 0x5F	; 95
    2b6e:	c6 2e       	mov	r12, r22
    2b70:	67 e0       	ldi	r22, 0x07	; 7
    2b72:	d6 2e       	mov	r13, r22
    2b74:	10 e0       	ldi	r17, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2b76:	91 17       	cp	r25, r17
    2b78:	51 f0       	breq	.+20     	; 0x2b8e <nrk_start+0x4a>
    2b7a:	f6 01       	movw	r30, r12
    2b7c:	80 81       	ld	r24, Z
    2b7e:	08 17       	cp	r16, r24
    2b80:	31 f4       	brne	.+12     	; 0x2b8e <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2b82:	85 e0       	ldi	r24, 0x05	; 5
    2b84:	60 2f       	mov	r22, r16
    2b86:	99 83       	std	Y+1, r25	; 0x01
    2b88:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
    2b8c:	99 81       	ldd	r25, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2b8e:	1f 5f       	subi	r17, 0xFF	; 255
    2b90:	21 e2       	ldi	r18, 0x21	; 33
    2b92:	30 e0       	ldi	r19, 0x00	; 0
    2b94:	c2 0e       	add	r12, r18
    2b96:	d3 1e       	adc	r13, r19
    2b98:	15 30       	cpi	r17, 0x05	; 5
    2b9a:	69 f7       	brne	.-38     	; 0x2b76 <nrk_start+0x32>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b9c:	9f 5f       	subi	r25, 0xFF	; 255
    2b9e:	e1 e2       	ldi	r30, 0x21	; 33
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	ee 0e       	add	r14, r30
    2ba4:	ff 1e       	adc	r15, r31
    2ba6:	95 30       	cpi	r25, 0x05	; 5
    2ba8:	e9 f6       	brne	.-70     	; 0x2b64 <nrk_start+0x20>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2baa:	0e 94 64 23 	call	0x46c8	; 0x46c8 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2bae:	28 2f       	mov	r18, r24
    2bb0:	33 27       	eor	r19, r19
    2bb2:	27 fd       	sbrc	r18, 7
    2bb4:	30 95       	com	r19
    2bb6:	f9 01       	movw	r30, r18
    2bb8:	55 e0       	ldi	r21, 0x05	; 5
    2bba:	ee 0f       	add	r30, r30
    2bbc:	ff 1f       	adc	r31, r31
    2bbe:	5a 95       	dec	r21
    2bc0:	e1 f7       	brne	.-8      	; 0x2bba <nrk_start+0x76>
    2bc2:	e2 0f       	add	r30, r18
    2bc4:	f3 1f       	adc	r31, r19
    2bc6:	e9 5a       	subi	r30, 0xA9	; 169
    2bc8:	f8 4f       	sbci	r31, 0xF8	; 248
    2bca:	32 85       	ldd	r19, Z+10	; 0x0a
    2bcc:	30 93 14 08 	sts	0x0814, r19
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2bd0:	21 e2       	ldi	r18, 0x21	; 33
    2bd2:	82 02       	muls	r24, r18
    2bd4:	c0 01       	movw	r24, r0
    2bd6:	11 24       	eor	r1, r1
    2bd8:	89 5a       	subi	r24, 0xA9	; 169
    2bda:	98 4f       	sbci	r25, 0xF8	; 248
    2bdc:	90 93 13 08 	sts	0x0813, r25
    2be0:	80 93 12 08 	sts	0x0812, r24
    2be4:	90 93 04 08 	sts	0x0804, r25
    2be8:	80 93 03 08 	sts	0x0803, r24
    nrk_cur_task_prio = nrk_high_ready_prio;
    2bec:	30 93 05 08 	sts	0x0805, r19
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2bf0:	0e 94 62 30 	call	0x60c4	; 0x60c4 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2bf4:	0e 94 53 30 	call	0x60a6	; 0x60a6 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2bf8:	0e 94 bc 3c 	call	0x7978	; 0x7978 <nrk_start_high_ready_task>
    2bfc:	ff cf       	rjmp	.-2      	; 0x2bfc <nrk_start+0xb8>

00002bfe <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2bfe:	0f 93       	push	r16
    2c00:	1f 93       	push	r17
    2c02:	df 93       	push	r29
    2c04:	cf 93       	push	r28
    2c06:	cd b7       	in	r28, 0x3d	; 61
    2c08:	de b7       	in	r29, 0x3e	; 62
    2c0a:	a3 97       	sbiw	r28, 0x23	; 35
    2c0c:	0f b6       	in	r0, 0x3f	; 63
    2c0e:	f8 94       	cli
    2c10:	de bf       	out	0x3e, r29	; 62
    2c12:	0f be       	out	0x3f, r0	; 63
    2c14:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2c16:	0e 94 89 20 	call	0x4112	; 0x4112 <nrk_signal_create>
    2c1a:	80 93 02 08 	sts	0x0802, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2c1e:	8f 3f       	cpi	r24, 0xFF	; 255
    2c20:	21 f4       	brne	.+8      	; 0x2c2a <nrk_init+0x2c>
    2c22:	8e e0       	ldi	r24, 0x0E	; 14
    2c24:	60 e0       	ldi	r22, 0x00	; 0
    2c26:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2c2a:	0e 94 8d 2f 	call	0x5f1a	; 0x5f1a <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2c2e:	80 ff       	sbrs	r24, 0
    2c30:	04 c0       	rjmp	.+8      	; 0x2c3a <nrk_init+0x3c>
    2c32:	86 e0       	ldi	r24, 0x06	; 6
    2c34:	60 e0       	ldi	r22, 0x00	; 0
    2c36:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2c3a:	0e 94 e1 2f 	call	0x5fc2	; 0x5fc2 <nrk_watchdog_check>
    2c3e:	8f 3f       	cpi	r24, 0xFF	; 255
    2c40:	31 f4       	brne	.+12     	; 0x2c4e <nrk_init+0x50>
	{
    	nrk_watchdog_disable();
    2c42:	0e 94 f8 2f 	call	0x5ff0	; 0x5ff0 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2c46:	80 e1       	ldi	r24, 0x10	; 16
    2c48:	60 e0       	ldi	r22, 0x00	; 0
    2c4a:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2c4e:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2c52:	10 92 05 08 	sts	0x0805, r1
    nrk_cur_task_TCB = NULL;
    2c56:	10 92 13 08 	sts	0x0813, r1
    2c5a:	10 92 12 08 	sts	0x0812, r1
    
    nrk_high_ready_TCB = NULL;
    2c5e:	10 92 04 08 	sts	0x0804, r1
    2c62:	10 92 03 08 	sts	0x0803, r1
    nrk_high_ready_prio = 0; 
    2c66:	10 92 14 08 	sts	0x0814, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2c6a:	0e 94 a4 16 	call	0x2d48	; 0x2d48 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2c6e:	10 92 11 08 	sts	0x0811, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2c72:	8f ef       	ldi	r24, 0xFF	; 255
    2c74:	80 93 fe 07 	sts	0x07FE, r24
    nrk_sem_list[i].value=-1;
    2c78:	80 93 00 08 	sts	0x0800, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2c7c:	80 93 ff 07 	sts	0x07FF, r24
    2c80:	ef e5       	ldi	r30, 0x5F	; 95
    2c82:	f7 e0       	ldi	r31, 0x07	; 7
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2c84:	93 e6       	ldi	r25, 0x63	; 99
    2c86:	92 83       	std	Z+2, r25	; 0x02
        nrk_task_TCB[i].task_ID = -1; 
    2c88:	80 83       	st	Z, r24
    2c8a:	b1 96       	adiw	r30, 0x21	; 33
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2c8c:	28 e0       	ldi	r18, 0x08	; 8
    2c8e:	e4 30       	cpi	r30, 0x04	; 4
    2c90:	f2 07       	cpc	r31, r18
    2c92:	c9 f7       	brne	.-14     	; 0x2c86 <nrk_init+0x88>
    2c94:	ee e4       	ldi	r30, 0x4E	; 78
    2c96:	f8 e0       	ldi	r31, 0x08	; 8
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2c98:	cf 01       	movw	r24, r30
    2c9a:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2c9c:	94 83       	std	Z+4, r25	; 0x04
    2c9e:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ca0:	f7 83       	std	Z+7, r31	; 0x07
    2ca2:	e6 83       	std	Z+6, r30	; 0x06
    2ca4:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2ca6:	88 e0       	ldi	r24, 0x08	; 8
    2ca8:	e7 36       	cpi	r30, 0x67	; 103
    2caa:	f8 07       	cpc	r31, r24
    2cac:	a9 f7       	brne	.-22     	; 0x2c98 <nrk_init+0x9a>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2cae:	10 92 50 08 	sts	0x0850, r1
    2cb2:	10 92 4f 08 	sts	0x084F, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2cb6:	14 82       	std	Z+4, r1	; 0x04
    2cb8:	13 82       	std	Z+3, r1	; 0x03
	_head_node = NULL;
    2cba:	10 92 08 08 	sts	0x0808, r1
    2cbe:	10 92 07 08 	sts	0x0807, r1
	_free_node = &_nrk_readyQ[0];
    2cc2:	79 97       	sbiw	r30, 0x19	; 25
    2cc4:	f0 93 56 07 	sts	0x0756, r31
    2cc8:	e0 93 55 07 	sts	0x0755, r30
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2ccc:	8e 01       	movw	r16, r28
    2cce:	0f 5f       	subi	r16, 0xFF	; 255
    2cd0:	1f 4f       	sbci	r17, 0xFF	; 255
    2cd2:	c8 01       	movw	r24, r16
    2cd4:	6b eb       	ldi	r22, 0xBB	; 187
    2cd6:	79 e2       	ldi	r23, 0x29	; 41
    2cd8:	0e 94 06 30 	call	0x600c	; 0x600c <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2cdc:	c8 01       	movw	r24, r16
    2cde:	67 e1       	ldi	r22, 0x17	; 23
    2ce0:	76 e0       	ldi	r23, 0x06	; 6
    2ce2:	40 e8       	ldi	r20, 0x80	; 128
    2ce4:	50 e0       	ldi	r21, 0x00	; 0
    2ce6:	0e 94 67 30 	call	0x60ce	; 0x60ce <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2cea:	85 e5       	ldi	r24, 0x55	; 85
    2cec:	80 93 17 06 	sts	0x0617, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2cf0:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2cf2:	1c 86       	std	Y+12, r1	; 0x0c
    2cf4:	1d 86       	std	Y+13, r1	; 0x0d
    2cf6:	1e 86       	std	Y+14, r1	; 0x0e
    2cf8:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2cfa:	18 8a       	std	Y+16, r1	; 0x10
    2cfc:	19 8a       	std	Y+17, r1	; 0x11
    2cfe:	1a 8a       	std	Y+18, r1	; 0x12
    2d00:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2d02:	1c 8a       	std	Y+20, r1	; 0x14
    2d04:	1d 8a       	std	Y+21, r1	; 0x15
    2d06:	1e 8a       	std	Y+22, r1	; 0x16
    2d08:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2d0a:	18 8e       	std	Y+24, r1	; 0x18
    2d0c:	19 8e       	std	Y+25, r1	; 0x19
    2d0e:	1a 8e       	std	Y+26, r1	; 0x1a
    2d10:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2d12:	1c 8e       	std	Y+28, r1	; 0x1c
    2d14:	1d 8e       	std	Y+29, r1	; 0x1d
    2d16:	1e 8e       	std	Y+30, r1	; 0x1e
    2d18:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2d1a:	18 a2       	std	Y+32, r1	; 0x20
    2d1c:	19 a2       	std	Y+33, r1	; 0x21
    2d1e:	1a a2       	std	Y+34, r1	; 0x22
    2d20:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2d22:	91 e0       	ldi	r25, 0x01	; 1
    2d24:	98 87       	std	Y+8, r25	; 0x08
	IdleTask.Type = IDLE_TASK;
    2d26:	82 e0       	ldi	r24, 0x02	; 2
    2d28:	8a 87       	std	Y+10, r24	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2d2a:	9b 87       	std	Y+11, r25	; 0x0b
	nrk_activate_task(&IdleTask);
    2d2c:	c8 01       	movw	r24, r16
    2d2e:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <nrk_activate_task>
	
}
    2d32:	a3 96       	adiw	r28, 0x23	; 35
    2d34:	0f b6       	in	r0, 0x3f	; 63
    2d36:	f8 94       	cli
    2d38:	de bf       	out	0x3e, r29	; 62
    2d3a:	0f be       	out	0x3f, r0	; 63
    2d3c:	cd bf       	out	0x3d, r28	; 61
    2d3e:	cf 91       	pop	r28
    2d40:	df 91       	pop	r29
    2d42:	1f 91       	pop	r17
    2d44:	0f 91       	pop	r16
    2d46:	08 95       	ret

00002d48 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2d48:	10 92 4d 04 	sts	0x044D, r1
    2d4c:	10 92 4e 04 	sts	0x044E, r1
    2d50:	10 92 4f 04 	sts	0x044F, r1
    2d54:	10 92 50 04 	sts	0x0450, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2d58:	10 92 51 04 	sts	0x0451, r1
    2d5c:	10 92 52 04 	sts	0x0452, r1
    2d60:	10 92 53 04 	sts	0x0453, r1
    2d64:	10 92 54 04 	sts	0x0454, r1
    2d68:	e0 e8       	ldi	r30, 0x80	; 128
    2d6a:	f5 e0       	ldi	r31, 0x05	; 5
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2d6c:	10 82       	st	Z, r1
    2d6e:	11 82       	std	Z+1, r1	; 0x01
    2d70:	12 82       	std	Z+2, r1	; 0x02
    2d72:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2d74:	10 86       	std	Z+8, r1	; 0x08
    2d76:	11 86       	std	Z+9, r1	; 0x09
    2d78:	12 86       	std	Z+10, r1	; 0x0a
    2d7a:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2d7c:	14 82       	std	Z+4, r1	; 0x04
    2d7e:	15 82       	std	Z+5, r1	; 0x05
    2d80:	16 82       	std	Z+6, r1	; 0x06
    2d82:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2d84:	14 86       	std	Z+12, r1	; 0x0c
    2d86:	15 86       	std	Z+13, r1	; 0x0d
    2d88:	16 86       	std	Z+14, r1	; 0x0e
    2d8a:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2d8c:	10 8a       	std	Z+16, r1	; 0x10
    2d8e:	11 8a       	std	Z+17, r1	; 0x11
    2d90:	12 8a       	std	Z+18, r1	; 0x12
    2d92:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2d94:	10 8e       	std	Z+24, r1	; 0x18
    2d96:	11 8e       	std	Z+25, r1	; 0x19
    2d98:	12 8e       	std	Z+26, r1	; 0x1a
    2d9a:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2d9c:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2d9e:	15 8e       	std	Z+29, r1	; 0x1d
    2da0:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2da2:	86 e0       	ldi	r24, 0x06	; 6
    2da4:	e6 31       	cpi	r30, 0x16	; 22
    2da6:	f8 07       	cpc	r31, r24
    2da8:	09 f7       	brne	.-62     	; 0x2d6c <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2daa:	08 95       	ret

00002dac <nrk_stats_get_deep_sleep>:
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2dac:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2dae:	80 91 4d 04 	lds	r24, 0x044D
    2db2:	90 91 4e 04 	lds	r25, 0x044E
    2db6:	a0 91 4f 04 	lds	r26, 0x044F
    2dba:	b0 91 50 04 	lds	r27, 0x0450
    2dbe:	80 83       	st	Z, r24
    2dc0:	91 83       	std	Z+1, r25	; 0x01
    2dc2:	a2 83       	std	Z+2, r26	; 0x02
    2dc4:	b3 83       	std	Z+3, r27	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2dc6:	80 91 51 04 	lds	r24, 0x0451
    2dca:	90 91 52 04 	lds	r25, 0x0452
    2dce:	a0 91 53 04 	lds	r26, 0x0453
    2dd2:	b0 91 54 04 	lds	r27, 0x0454
    2dd6:	84 83       	std	Z+4, r24	; 0x04
    2dd8:	95 83       	std	Z+5, r25	; 0x05
    2dda:	a6 83       	std	Z+6, r26	; 0x06
    2ddc:	b7 83       	std	Z+7, r27	; 0x07
}
    2dde:	08 95       	ret

00002de0 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    2de0:	38 2f       	mov	r19, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2de2:	90 e0       	ldi	r25, 0x00	; 0
    2de4:	fc 01       	movw	r30, r24
    2de6:	b5 e0       	ldi	r27, 0x05	; 5
    2de8:	ee 0f       	add	r30, r30
    2dea:	ff 1f       	adc	r31, r31
    2dec:	ba 95       	dec	r27
    2dee:	e1 f7       	brne	.-8      	; 0x2de8 <_nrk_stats_add_violation+0x8>
    2df0:	88 0f       	add	r24, r24
    2df2:	99 1f       	adc	r25, r25
    2df4:	e8 1b       	sub	r30, r24
    2df6:	f9 0b       	sbc	r31, r25
    2df8:	e0 58       	subi	r30, 0x80	; 128
    2dfa:	fa 4f       	sbci	r31, 0xFA	; 250
    2dfc:	85 8d       	ldd	r24, Z+29	; 0x1d
    2dfe:	81 30       	cpi	r24, 0x01	; 1
    2e00:	89 f1       	breq	.+98     	; 0x2e64 <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2e02:	83 2f       	mov	r24, r19
    2e04:	90 e0       	ldi	r25, 0x00	; 0
    2e06:	fc 01       	movw	r30, r24
    2e08:	75 e0       	ldi	r23, 0x05	; 5
    2e0a:	ee 0f       	add	r30, r30
    2e0c:	ff 1f       	adc	r31, r31
    2e0e:	7a 95       	dec	r23
    2e10:	e1 f7       	brne	.-8      	; 0x2e0a <_nrk_stats_add_violation+0x2a>
    2e12:	88 0f       	add	r24, r24
    2e14:	99 1f       	adc	r25, r25
    2e16:	e8 1b       	sub	r30, r24
    2e18:	f9 0b       	sbc	r31, r25
    2e1a:	e0 58       	subi	r30, 0x80	; 128
    2e1c:	fa 4f       	sbci	r31, 0xFA	; 250
    2e1e:	24 8d       	ldd	r18, Z+28	; 0x1c
    2e20:	2f 5f       	subi	r18, 0xFF	; 255
    2e22:	83 2f       	mov	r24, r19
    2e24:	90 e0       	ldi	r25, 0x00	; 0
    2e26:	fc 01       	movw	r30, r24
    2e28:	55 e0       	ldi	r21, 0x05	; 5
    2e2a:	ee 0f       	add	r30, r30
    2e2c:	ff 1f       	adc	r31, r31
    2e2e:	5a 95       	dec	r21
    2e30:	e1 f7       	brne	.-8      	; 0x2e2a <_nrk_stats_add_violation+0x4a>
    2e32:	88 0f       	add	r24, r24
    2e34:	99 1f       	adc	r25, r25
    2e36:	e8 1b       	sub	r30, r24
    2e38:	f9 0b       	sbc	r31, r25
    2e3a:	e0 58       	subi	r30, 0x80	; 128
    2e3c:	fa 4f       	sbci	r31, 0xFA	; 250
    2e3e:	24 8f       	std	Z+28, r18	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2e40:	2f 3f       	cpi	r18, 0xFF	; 255
    2e42:	81 f4       	brne	.+32     	; 0x2e64 <_nrk_stats_add_violation+0x84>
    2e44:	83 2f       	mov	r24, r19
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	fc 01       	movw	r30, r24
    2e4a:	35 e0       	ldi	r19, 0x05	; 5
    2e4c:	ee 0f       	add	r30, r30
    2e4e:	ff 1f       	adc	r31, r31
    2e50:	3a 95       	dec	r19
    2e52:	e1 f7       	brne	.-8      	; 0x2e4c <_nrk_stats_add_violation+0x6c>
    2e54:	88 0f       	add	r24, r24
    2e56:	99 1f       	adc	r25, r25
    2e58:	e8 1b       	sub	r30, r24
    2e5a:	f9 0b       	sbc	r31, r25
    2e5c:	e0 58       	subi	r30, 0x80	; 128
    2e5e:	fa 4f       	sbci	r31, 0xFA	; 250
    2e60:	81 e0       	ldi	r24, 0x01	; 1
    2e62:	85 8f       	std	Z+29, r24	; 0x1d
    2e64:	08 95       	ret

00002e66 <_nrk_stats_task_start>:
}


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    2e66:	68 2f       	mov	r22, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2e68:	90 e0       	ldi	r25, 0x00	; 0
    2e6a:	fc 01       	movw	r30, r24
    2e6c:	75 e0       	ldi	r23, 0x05	; 5
    2e6e:	ee 0f       	add	r30, r30
    2e70:	ff 1f       	adc	r31, r31
    2e72:	7a 95       	dec	r23
    2e74:	e1 f7       	brne	.-8      	; 0x2e6e <_nrk_stats_task_start+0x8>
    2e76:	88 0f       	add	r24, r24
    2e78:	99 1f       	adc	r25, r25
    2e7a:	e8 1b       	sub	r30, r24
    2e7c:	f9 0b       	sbc	r31, r25
    2e7e:	e0 58       	subi	r30, 0x80	; 128
    2e80:	fa 4f       	sbci	r31, 0xFA	; 250
    2e82:	85 8d       	ldd	r24, Z+29	; 0x1d
    2e84:	81 30       	cpi	r24, 0x01	; 1
    2e86:	09 f4       	brne	.+2      	; 0x2e8a <_nrk_stats_task_start+0x24>
    2e88:	4f c0       	rjmp	.+158    	; 0x2f28 <_nrk_stats_task_start+0xc2>
    cur_task_stats[task_id].cur_ticks=0;
    2e8a:	86 2f       	mov	r24, r22
    2e8c:	90 e0       	ldi	r25, 0x00	; 0
    2e8e:	fc 01       	movw	r30, r24
    2e90:	45 e0       	ldi	r20, 0x05	; 5
    2e92:	ee 0f       	add	r30, r30
    2e94:	ff 1f       	adc	r31, r31
    2e96:	4a 95       	dec	r20
    2e98:	e1 f7       	brne	.-8      	; 0x2e92 <_nrk_stats_task_start+0x2c>
    2e9a:	88 0f       	add	r24, r24
    2e9c:	99 1f       	adc	r25, r25
    2e9e:	e8 1b       	sub	r30, r24
    2ea0:	f9 0b       	sbc	r31, r25
    2ea2:	e0 58       	subi	r30, 0x80	; 128
    2ea4:	fa 4f       	sbci	r31, 0xFA	; 250
    2ea6:	14 8a       	std	Z+20, r1	; 0x14
    2ea8:	15 8a       	std	Z+21, r1	; 0x15
    2eaa:	16 8a       	std	Z+22, r1	; 0x16
    2eac:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2eae:	86 2f       	mov	r24, r22
    2eb0:	90 e0       	ldi	r25, 0x00	; 0
    2eb2:	fc 01       	movw	r30, r24
    2eb4:	25 e0       	ldi	r18, 0x05	; 5
    2eb6:	ee 0f       	add	r30, r30
    2eb8:	ff 1f       	adc	r31, r31
    2eba:	2a 95       	dec	r18
    2ebc:	e1 f7       	brne	.-8      	; 0x2eb6 <_nrk_stats_task_start+0x50>
    2ebe:	88 0f       	add	r24, r24
    2ec0:	99 1f       	adc	r25, r25
    2ec2:	e8 1b       	sub	r30, r24
    2ec4:	f9 0b       	sbc	r31, r25
    2ec6:	e0 58       	subi	r30, 0x80	; 128
    2ec8:	fa 4f       	sbci	r31, 0xFA	; 250
    2eca:	20 89       	ldd	r18, Z+16	; 0x10
    2ecc:	31 89       	ldd	r19, Z+17	; 0x11
    2ece:	42 89       	ldd	r20, Z+18	; 0x12
    2ed0:	53 89       	ldd	r21, Z+19	; 0x13
    2ed2:	2f 5f       	subi	r18, 0xFF	; 255
    2ed4:	3f 4f       	sbci	r19, 0xFF	; 255
    2ed6:	4f 4f       	sbci	r20, 0xFF	; 255
    2ed8:	5f 4f       	sbci	r21, 0xFF	; 255
    2eda:	86 2f       	mov	r24, r22
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	fc 01       	movw	r30, r24
    2ee0:	a5 e0       	ldi	r26, 0x05	; 5
    2ee2:	ee 0f       	add	r30, r30
    2ee4:	ff 1f       	adc	r31, r31
    2ee6:	aa 95       	dec	r26
    2ee8:	e1 f7       	brne	.-8      	; 0x2ee2 <_nrk_stats_task_start+0x7c>
    2eea:	88 0f       	add	r24, r24
    2eec:	99 1f       	adc	r25, r25
    2eee:	e8 1b       	sub	r30, r24
    2ef0:	f9 0b       	sbc	r31, r25
    2ef2:	e0 58       	subi	r30, 0x80	; 128
    2ef4:	fa 4f       	sbci	r31, 0xFA	; 250
    2ef6:	20 8b       	std	Z+16, r18	; 0x10
    2ef8:	31 8b       	std	Z+17, r19	; 0x11
    2efa:	42 8b       	std	Z+18, r20	; 0x12
    2efc:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2efe:	2e 5f       	subi	r18, 0xFE	; 254
    2f00:	3f 4f       	sbci	r19, 0xFF	; 255
    2f02:	4f 4f       	sbci	r20, 0xFF	; 255
    2f04:	5f 4f       	sbci	r21, 0xFF	; 255
    2f06:	81 f4       	brne	.+32     	; 0x2f28 <_nrk_stats_task_start+0xc2>
    2f08:	86 2f       	mov	r24, r22
    2f0a:	90 e0       	ldi	r25, 0x00	; 0
    2f0c:	fc 01       	movw	r30, r24
    2f0e:	35 e0       	ldi	r19, 0x05	; 5
    2f10:	ee 0f       	add	r30, r30
    2f12:	ff 1f       	adc	r31, r31
    2f14:	3a 95       	dec	r19
    2f16:	e1 f7       	brne	.-8      	; 0x2f10 <_nrk_stats_task_start+0xaa>
    2f18:	88 0f       	add	r24, r24
    2f1a:	99 1f       	adc	r25, r25
    2f1c:	e8 1b       	sub	r30, r24
    2f1e:	f9 0b       	sbc	r31, r25
    2f20:	e0 58       	subi	r30, 0x80	; 128
    2f22:	fa 4f       	sbci	r31, 0xFA	; 250
    2f24:	81 e0       	ldi	r24, 0x01	; 1
    2f26:	85 8f       	std	Z+29, r24	; 0x1d
    2f28:	08 95       	ret

00002f2a <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2f2a:	1f 93       	push	r17
    2f2c:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2f2e:	90 e0       	ldi	r25, 0x00	; 0
    2f30:	fc 01       	movw	r30, r24
    2f32:	a5 e0       	ldi	r26, 0x05	; 5
    2f34:	ee 0f       	add	r30, r30
    2f36:	ff 1f       	adc	r31, r31
    2f38:	aa 95       	dec	r26
    2f3a:	e1 f7       	brne	.-8      	; 0x2f34 <_nrk_stats_task_preempted+0xa>
    2f3c:	88 0f       	add	r24, r24
    2f3e:	99 1f       	adc	r25, r25
    2f40:	e8 1b       	sub	r30, r24
    2f42:	f9 0b       	sbc	r31, r25
    2f44:	e0 58       	subi	r30, 0x80	; 128
    2f46:	fa 4f       	sbci	r31, 0xFA	; 250
    2f48:	85 8d       	ldd	r24, Z+29	; 0x1d
    2f4a:	81 30       	cpi	r24, 0x01	; 1
    2f4c:	09 f4       	brne	.+2      	; 0x2f50 <_nrk_stats_task_preempted+0x26>
    2f4e:	a5 c0       	rjmp	.+330    	; 0x309a <_nrk_stats_task_preempted+0x170>
    cur_task_stats[task_id].preempted++;
    2f50:	81 2f       	mov	r24, r17
    2f52:	90 e0       	ldi	r25, 0x00	; 0
    2f54:	9c 01       	movw	r18, r24
    2f56:	55 e0       	ldi	r21, 0x05	; 5
    2f58:	22 0f       	add	r18, r18
    2f5a:	33 1f       	adc	r19, r19
    2f5c:	5a 95       	dec	r21
    2f5e:	e1 f7       	brne	.-8      	; 0x2f58 <_nrk_stats_task_preempted+0x2e>
    2f60:	88 0f       	add	r24, r24
    2f62:	99 1f       	adc	r25, r25
    2f64:	28 1b       	sub	r18, r24
    2f66:	39 0b       	sbc	r19, r25
    2f68:	20 58       	subi	r18, 0x80	; 128
    2f6a:	3a 4f       	sbci	r19, 0xFA	; 250
    2f6c:	81 2f       	mov	r24, r17
    2f6e:	90 e0       	ldi	r25, 0x00	; 0
    2f70:	fc 01       	movw	r30, r24
    2f72:	b5 e0       	ldi	r27, 0x05	; 5
    2f74:	ee 0f       	add	r30, r30
    2f76:	ff 1f       	adc	r31, r31
    2f78:	ba 95       	dec	r27
    2f7a:	e1 f7       	brne	.-8      	; 0x2f74 <_nrk_stats_task_preempted+0x4a>
    2f7c:	88 0f       	add	r24, r24
    2f7e:	99 1f       	adc	r25, r25
    2f80:	e8 1b       	sub	r30, r24
    2f82:	f9 0b       	sbc	r31, r25
    2f84:	e0 58       	subi	r30, 0x80	; 128
    2f86:	fa 4f       	sbci	r31, 0xFA	; 250
    2f88:	80 8d       	ldd	r24, Z+24	; 0x18
    2f8a:	91 8d       	ldd	r25, Z+25	; 0x19
    2f8c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    2f8e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    2f90:	01 96       	adiw	r24, 0x01	; 1
    2f92:	a1 1d       	adc	r26, r1
    2f94:	b1 1d       	adc	r27, r1
    2f96:	f9 01       	movw	r30, r18
    2f98:	80 8f       	std	Z+24, r24	; 0x18
    2f9a:	91 8f       	std	Z+25, r25	; 0x19
    2f9c:	a2 8f       	std	Z+26, r26	; 0x1a
    2f9e:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    2fa0:	46 2f       	mov	r20, r22
    2fa2:	50 e0       	ldi	r21, 0x00	; 0
    2fa4:	60 e0       	ldi	r22, 0x00	; 0
    2fa6:	70 e0       	ldi	r23, 0x00	; 0
    2fa8:	81 2f       	mov	r24, r17
    2faa:	90 e0       	ldi	r25, 0x00	; 0
    2fac:	9c 01       	movw	r18, r24
    2fae:	f5 e0       	ldi	r31, 0x05	; 5
    2fb0:	22 0f       	add	r18, r18
    2fb2:	33 1f       	adc	r19, r19
    2fb4:	fa 95       	dec	r31
    2fb6:	e1 f7       	brne	.-8      	; 0x2fb0 <_nrk_stats_task_preempted+0x86>
    2fb8:	88 0f       	add	r24, r24
    2fba:	99 1f       	adc	r25, r25
    2fbc:	28 1b       	sub	r18, r24
    2fbe:	39 0b       	sbc	r19, r25
    2fc0:	20 58       	subi	r18, 0x80	; 128
    2fc2:	3a 4f       	sbci	r19, 0xFA	; 250
    2fc4:	81 2f       	mov	r24, r17
    2fc6:	90 e0       	ldi	r25, 0x00	; 0
    2fc8:	fc 01       	movw	r30, r24
    2fca:	b5 e0       	ldi	r27, 0x05	; 5
    2fcc:	ee 0f       	add	r30, r30
    2fce:	ff 1f       	adc	r31, r31
    2fd0:	ba 95       	dec	r27
    2fd2:	e1 f7       	brne	.-8      	; 0x2fcc <_nrk_stats_task_preempted+0xa2>
    2fd4:	88 0f       	add	r24, r24
    2fd6:	99 1f       	adc	r25, r25
    2fd8:	e8 1b       	sub	r30, r24
    2fda:	f9 0b       	sbc	r31, r25
    2fdc:	e0 58       	subi	r30, 0x80	; 128
    2fde:	fa 4f       	sbci	r31, 0xFA	; 250
    2fe0:	84 89       	ldd	r24, Z+20	; 0x14
    2fe2:	95 89       	ldd	r25, Z+21	; 0x15
    2fe4:	a6 89       	ldd	r26, Z+22	; 0x16
    2fe6:	b7 89       	ldd	r27, Z+23	; 0x17
    2fe8:	84 0f       	add	r24, r20
    2fea:	95 1f       	adc	r25, r21
    2fec:	a6 1f       	adc	r26, r22
    2fee:	b7 1f       	adc	r27, r23
    2ff0:	f9 01       	movw	r30, r18
    2ff2:	84 8b       	std	Z+20, r24	; 0x14
    2ff4:	95 8b       	std	Z+21, r25	; 0x15
    2ff6:	a6 8b       	std	Z+22, r26	; 0x16
    2ff8:	b7 8b       	std	Z+23, r27	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    2ffa:	81 2f       	mov	r24, r17
    2ffc:	90 e0       	ldi	r25, 0x00	; 0
    2ffe:	9c 01       	movw	r18, r24
    3000:	f5 e0       	ldi	r31, 0x05	; 5
    3002:	22 0f       	add	r18, r18
    3004:	33 1f       	adc	r19, r19
    3006:	fa 95       	dec	r31
    3008:	e1 f7       	brne	.-8      	; 0x3002 <_nrk_stats_task_preempted+0xd8>
    300a:	88 0f       	add	r24, r24
    300c:	99 1f       	adc	r25, r25
    300e:	28 1b       	sub	r18, r24
    3010:	39 0b       	sbc	r19, r25
    3012:	20 58       	subi	r18, 0x80	; 128
    3014:	3a 4f       	sbci	r19, 0xFA	; 250
    3016:	81 2f       	mov	r24, r17
    3018:	90 e0       	ldi	r25, 0x00	; 0
    301a:	fc 01       	movw	r30, r24
    301c:	b5 e0       	ldi	r27, 0x05	; 5
    301e:	ee 0f       	add	r30, r30
    3020:	ff 1f       	adc	r31, r31
    3022:	ba 95       	dec	r27
    3024:	e1 f7       	brne	.-8      	; 0x301e <_nrk_stats_task_preempted+0xf4>
    3026:	88 0f       	add	r24, r24
    3028:	99 1f       	adc	r25, r25
    302a:	e8 1b       	sub	r30, r24
    302c:	f9 0b       	sbc	r31, r25
    302e:	e0 58       	subi	r30, 0x80	; 128
    3030:	fa 4f       	sbci	r31, 0xFA	; 250
    3032:	80 81       	ld	r24, Z
    3034:	91 81       	ldd	r25, Z+1	; 0x01
    3036:	a2 81       	ldd	r26, Z+2	; 0x02
    3038:	b3 81       	ldd	r27, Z+3	; 0x03
    303a:	48 0f       	add	r20, r24
    303c:	59 1f       	adc	r21, r25
    303e:	6a 1f       	adc	r22, r26
    3040:	7b 1f       	adc	r23, r27
    3042:	f9 01       	movw	r30, r18
    3044:	40 83       	st	Z, r20
    3046:	51 83       	std	Z+1, r21	; 0x01
    3048:	62 83       	std	Z+2, r22	; 0x02
    304a:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    304c:	81 2f       	mov	r24, r17
    304e:	90 e0       	ldi	r25, 0x00	; 0
    3050:	fc 01       	movw	r30, r24
    3052:	35 e0       	ldi	r19, 0x05	; 5
    3054:	ee 0f       	add	r30, r30
    3056:	ff 1f       	adc	r31, r31
    3058:	3a 95       	dec	r19
    305a:	e1 f7       	brne	.-8      	; 0x3054 <_nrk_stats_task_preempted+0x12a>
    305c:	88 0f       	add	r24, r24
    305e:	99 1f       	adc	r25, r25
    3060:	e8 1b       	sub	r30, r24
    3062:	f9 0b       	sbc	r31, r25
    3064:	e0 58       	subi	r30, 0x80	; 128
    3066:	fa 4f       	sbci	r31, 0xFA	; 250
    3068:	80 8d       	ldd	r24, Z+24	; 0x18
    306a:	91 8d       	ldd	r25, Z+25	; 0x19
    306c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    306e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    3070:	8e 5f       	subi	r24, 0xFE	; 254
    3072:	9f 4f       	sbci	r25, 0xFF	; 255
    3074:	af 4f       	sbci	r26, 0xFF	; 255
    3076:	bf 4f       	sbci	r27, 0xFF	; 255
    3078:	81 f4       	brne	.+32     	; 0x309a <_nrk_stats_task_preempted+0x170>
    307a:	81 2f       	mov	r24, r17
    307c:	90 e0       	ldi	r25, 0x00	; 0
    307e:	fc 01       	movw	r30, r24
    3080:	b5 e0       	ldi	r27, 0x05	; 5
    3082:	ee 0f       	add	r30, r30
    3084:	ff 1f       	adc	r31, r31
    3086:	ba 95       	dec	r27
    3088:	e1 f7       	brne	.-8      	; 0x3082 <_nrk_stats_task_preempted+0x158>
    308a:	88 0f       	add	r24, r24
    308c:	99 1f       	adc	r25, r25
    308e:	e8 1b       	sub	r30, r24
    3090:	f9 0b       	sbc	r31, r25
    3092:	e0 58       	subi	r30, 0x80	; 128
    3094:	fa 4f       	sbci	r31, 0xFA	; 250
    3096:	81 e0       	ldi	r24, 0x01	; 1
    3098:	85 8f       	std	Z+29, r24	; 0x1d
}
    309a:	1f 91       	pop	r17
    309c:	08 95       	ret

0000309e <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    309e:	1f 93       	push	r17
    30a0:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    30a2:	90 e0       	ldi	r25, 0x00	; 0
    30a4:	fc 01       	movw	r30, r24
    30a6:	b5 e0       	ldi	r27, 0x05	; 5
    30a8:	ee 0f       	add	r30, r30
    30aa:	ff 1f       	adc	r31, r31
    30ac:	ba 95       	dec	r27
    30ae:	e1 f7       	brne	.-8      	; 0x30a8 <_nrk_stats_task_suspend+0xa>
    30b0:	88 0f       	add	r24, r24
    30b2:	99 1f       	adc	r25, r25
    30b4:	e8 1b       	sub	r30, r24
    30b6:	f9 0b       	sbc	r31, r25
    30b8:	e0 58       	subi	r30, 0x80	; 128
    30ba:	fa 4f       	sbci	r31, 0xFA	; 250
    30bc:	85 8d       	ldd	r24, Z+29	; 0x1d
    30be:	81 30       	cpi	r24, 0x01	; 1
    30c0:	09 f4       	brne	.+2      	; 0x30c4 <_nrk_stats_task_suspend+0x26>
    30c2:	e4 c0       	rjmp	.+456    	; 0x328c <_nrk_stats_task_suspend+0x1ee>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    30c4:	46 2f       	mov	r20, r22
    30c6:	50 e0       	ldi	r21, 0x00	; 0
    30c8:	60 e0       	ldi	r22, 0x00	; 0
    30ca:	70 e0       	ldi	r23, 0x00	; 0
    30cc:	81 2f       	mov	r24, r17
    30ce:	90 e0       	ldi	r25, 0x00	; 0
    30d0:	9c 01       	movw	r18, r24
    30d2:	f5 e0       	ldi	r31, 0x05	; 5
    30d4:	22 0f       	add	r18, r18
    30d6:	33 1f       	adc	r19, r19
    30d8:	fa 95       	dec	r31
    30da:	e1 f7       	brne	.-8      	; 0x30d4 <_nrk_stats_task_suspend+0x36>
    30dc:	88 0f       	add	r24, r24
    30de:	99 1f       	adc	r25, r25
    30e0:	28 1b       	sub	r18, r24
    30e2:	39 0b       	sbc	r19, r25
    30e4:	20 58       	subi	r18, 0x80	; 128
    30e6:	3a 4f       	sbci	r19, 0xFA	; 250
    30e8:	81 2f       	mov	r24, r17
    30ea:	90 e0       	ldi	r25, 0x00	; 0
    30ec:	fc 01       	movw	r30, r24
    30ee:	b5 e0       	ldi	r27, 0x05	; 5
    30f0:	ee 0f       	add	r30, r30
    30f2:	ff 1f       	adc	r31, r31
    30f4:	ba 95       	dec	r27
    30f6:	e1 f7       	brne	.-8      	; 0x30f0 <_nrk_stats_task_suspend+0x52>
    30f8:	88 0f       	add	r24, r24
    30fa:	99 1f       	adc	r25, r25
    30fc:	e8 1b       	sub	r30, r24
    30fe:	f9 0b       	sbc	r31, r25
    3100:	e0 58       	subi	r30, 0x80	; 128
    3102:	fa 4f       	sbci	r31, 0xFA	; 250
    3104:	84 89       	ldd	r24, Z+20	; 0x14
    3106:	95 89       	ldd	r25, Z+21	; 0x15
    3108:	a6 89       	ldd	r26, Z+22	; 0x16
    310a:	b7 89       	ldd	r27, Z+23	; 0x17
    310c:	84 0f       	add	r24, r20
    310e:	95 1f       	adc	r25, r21
    3110:	a6 1f       	adc	r26, r22
    3112:	b7 1f       	adc	r27, r23
    3114:	f9 01       	movw	r30, r18
    3116:	84 87       	std	Z+12, r24	; 0x0c
    3118:	95 87       	std	Z+13, r25	; 0x0d
    311a:	a6 87       	std	Z+14, r26	; 0x0e
    311c:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    311e:	81 2f       	mov	r24, r17
    3120:	90 e0       	ldi	r25, 0x00	; 0
    3122:	9c 01       	movw	r18, r24
    3124:	f5 e0       	ldi	r31, 0x05	; 5
    3126:	22 0f       	add	r18, r18
    3128:	33 1f       	adc	r19, r19
    312a:	fa 95       	dec	r31
    312c:	e1 f7       	brne	.-8      	; 0x3126 <_nrk_stats_task_suspend+0x88>
    312e:	88 0f       	add	r24, r24
    3130:	99 1f       	adc	r25, r25
    3132:	28 1b       	sub	r18, r24
    3134:	39 0b       	sbc	r19, r25
    3136:	20 58       	subi	r18, 0x80	; 128
    3138:	3a 4f       	sbci	r19, 0xFA	; 250
    313a:	81 2f       	mov	r24, r17
    313c:	90 e0       	ldi	r25, 0x00	; 0
    313e:	fc 01       	movw	r30, r24
    3140:	b5 e0       	ldi	r27, 0x05	; 5
    3142:	ee 0f       	add	r30, r30
    3144:	ff 1f       	adc	r31, r31
    3146:	ba 95       	dec	r27
    3148:	e1 f7       	brne	.-8      	; 0x3142 <_nrk_stats_task_suspend+0xa4>
    314a:	88 0f       	add	r24, r24
    314c:	99 1f       	adc	r25, r25
    314e:	e8 1b       	sub	r30, r24
    3150:	f9 0b       	sbc	r31, r25
    3152:	e0 58       	subi	r30, 0x80	; 128
    3154:	fa 4f       	sbci	r31, 0xFA	; 250
    3156:	80 81       	ld	r24, Z
    3158:	91 81       	ldd	r25, Z+1	; 0x01
    315a:	a2 81       	ldd	r26, Z+2	; 0x02
    315c:	b3 81       	ldd	r27, Z+3	; 0x03
    315e:	48 0f       	add	r20, r24
    3160:	59 1f       	adc	r21, r25
    3162:	6a 1f       	adc	r22, r26
    3164:	7b 1f       	adc	r23, r27
    3166:	f9 01       	movw	r30, r18
    3168:	40 83       	st	Z, r20
    316a:	51 83       	std	Z+1, r21	; 0x01
    316c:	62 83       	std	Z+2, r22	; 0x02
    316e:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    3170:	81 2f       	mov	r24, r17
    3172:	90 e0       	ldi	r25, 0x00	; 0
    3174:	fc 01       	movw	r30, r24
    3176:	35 e0       	ldi	r19, 0x05	; 5
    3178:	ee 0f       	add	r30, r30
    317a:	ff 1f       	adc	r31, r31
    317c:	3a 95       	dec	r19
    317e:	e1 f7       	brne	.-8      	; 0x3178 <_nrk_stats_task_suspend+0xda>
    3180:	88 0f       	add	r24, r24
    3182:	99 1f       	adc	r25, r25
    3184:	e8 1b       	sub	r30, r24
    3186:	f9 0b       	sbc	r31, r25
    3188:	e0 58       	subi	r30, 0x80	; 128
    318a:	fa 4f       	sbci	r31, 0xFA	; 250
    318c:	24 81       	ldd	r18, Z+4	; 0x04
    318e:	35 81       	ldd	r19, Z+5	; 0x05
    3190:	46 81       	ldd	r20, Z+6	; 0x06
    3192:	57 81       	ldd	r21, Z+7	; 0x07
    3194:	21 15       	cp	r18, r1
    3196:	31 05       	cpc	r19, r1
    3198:	41 05       	cpc	r20, r1
    319a:	51 05       	cpc	r21, r1
    319c:	b9 f0       	breq	.+46     	; 0x31cc <_nrk_stats_task_suspend+0x12e>
    319e:	81 2f       	mov	r24, r17
    31a0:	90 e0       	ldi	r25, 0x00	; 0
    31a2:	fc 01       	movw	r30, r24
    31a4:	b5 e0       	ldi	r27, 0x05	; 5
    31a6:	ee 0f       	add	r30, r30
    31a8:	ff 1f       	adc	r31, r31
    31aa:	ba 95       	dec	r27
    31ac:	e1 f7       	brne	.-8      	; 0x31a6 <_nrk_stats_task_suspend+0x108>
    31ae:	88 0f       	add	r24, r24
    31b0:	99 1f       	adc	r25, r25
    31b2:	e8 1b       	sub	r30, r24
    31b4:	f9 0b       	sbc	r31, r25
    31b6:	e0 58       	subi	r30, 0x80	; 128
    31b8:	fa 4f       	sbci	r31, 0xFA	; 250
    31ba:	84 85       	ldd	r24, Z+12	; 0x0c
    31bc:	95 85       	ldd	r25, Z+13	; 0x0d
    31be:	a6 85       	ldd	r26, Z+14	; 0x0e
    31c0:	b7 85       	ldd	r27, Z+15	; 0x0f
    31c2:	82 17       	cp	r24, r18
    31c4:	93 07       	cpc	r25, r19
    31c6:	a4 07       	cpc	r26, r20
    31c8:	b5 07       	cpc	r27, r21
    31ca:	28 f5       	brcc	.+74     	; 0x3216 <_nrk_stats_task_suspend+0x178>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    31cc:	81 2f       	mov	r24, r17
    31ce:	90 e0       	ldi	r25, 0x00	; 0
    31d0:	9c 01       	movw	r18, r24
    31d2:	75 e0       	ldi	r23, 0x05	; 5
    31d4:	22 0f       	add	r18, r18
    31d6:	33 1f       	adc	r19, r19
    31d8:	7a 95       	dec	r23
    31da:	e1 f7       	brne	.-8      	; 0x31d4 <_nrk_stats_task_suspend+0x136>
    31dc:	88 0f       	add	r24, r24
    31de:	99 1f       	adc	r25, r25
    31e0:	28 1b       	sub	r18, r24
    31e2:	39 0b       	sbc	r19, r25
    31e4:	20 58       	subi	r18, 0x80	; 128
    31e6:	3a 4f       	sbci	r19, 0xFA	; 250
    31e8:	81 2f       	mov	r24, r17
    31ea:	90 e0       	ldi	r25, 0x00	; 0
    31ec:	fc 01       	movw	r30, r24
    31ee:	55 e0       	ldi	r21, 0x05	; 5
    31f0:	ee 0f       	add	r30, r30
    31f2:	ff 1f       	adc	r31, r31
    31f4:	5a 95       	dec	r21
    31f6:	e1 f7       	brne	.-8      	; 0x31f0 <_nrk_stats_task_suspend+0x152>
    31f8:	88 0f       	add	r24, r24
    31fa:	99 1f       	adc	r25, r25
    31fc:	e8 1b       	sub	r30, r24
    31fe:	f9 0b       	sbc	r31, r25
    3200:	e0 58       	subi	r30, 0x80	; 128
    3202:	fa 4f       	sbci	r31, 0xFA	; 250
    3204:	84 85       	ldd	r24, Z+12	; 0x0c
    3206:	95 85       	ldd	r25, Z+13	; 0x0d
    3208:	a6 85       	ldd	r26, Z+14	; 0x0e
    320a:	b7 85       	ldd	r27, Z+15	; 0x0f
    320c:	f9 01       	movw	r30, r18
    320e:	84 83       	std	Z+4, r24	; 0x04
    3210:	95 83       	std	Z+5, r25	; 0x05
    3212:	a6 83       	std	Z+6, r26	; 0x06
    3214:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3216:	81 2f       	mov	r24, r17
    3218:	90 e0       	ldi	r25, 0x00	; 0
    321a:	fc 01       	movw	r30, r24
    321c:	b5 e0       	ldi	r27, 0x05	; 5
    321e:	ee 0f       	add	r30, r30
    3220:	ff 1f       	adc	r31, r31
    3222:	ba 95       	dec	r27
    3224:	e1 f7       	brne	.-8      	; 0x321e <_nrk_stats_task_suspend+0x180>
    3226:	88 0f       	add	r24, r24
    3228:	99 1f       	adc	r25, r25
    322a:	e8 1b       	sub	r30, r24
    322c:	f9 0b       	sbc	r31, r25
    322e:	e0 58       	subi	r30, 0x80	; 128
    3230:	fa 4f       	sbci	r31, 0xFA	; 250
    3232:	24 85       	ldd	r18, Z+12	; 0x0c
    3234:	35 85       	ldd	r19, Z+13	; 0x0d
    3236:	46 85       	ldd	r20, Z+14	; 0x0e
    3238:	57 85       	ldd	r21, Z+15	; 0x0f
    323a:	81 2f       	mov	r24, r17
    323c:	90 e0       	ldi	r25, 0x00	; 0
    323e:	fc 01       	movw	r30, r24
    3240:	75 e0       	ldi	r23, 0x05	; 5
    3242:	ee 0f       	add	r30, r30
    3244:	ff 1f       	adc	r31, r31
    3246:	7a 95       	dec	r23
    3248:	e1 f7       	brne	.-8      	; 0x3242 <_nrk_stats_task_suspend+0x1a4>
    324a:	88 0f       	add	r24, r24
    324c:	99 1f       	adc	r25, r25
    324e:	e8 1b       	sub	r30, r24
    3250:	f9 0b       	sbc	r31, r25
    3252:	e0 58       	subi	r30, 0x80	; 128
    3254:	fa 4f       	sbci	r31, 0xFA	; 250
    3256:	80 85       	ldd	r24, Z+8	; 0x08
    3258:	91 85       	ldd	r25, Z+9	; 0x09
    325a:	a2 85       	ldd	r26, Z+10	; 0x0a
    325c:	b3 85       	ldd	r27, Z+11	; 0x0b
    325e:	82 17       	cp	r24, r18
    3260:	93 07       	cpc	r25, r19
    3262:	a4 07       	cpc	r26, r20
    3264:	b5 07       	cpc	r27, r21
    3266:	90 f4       	brcc	.+36     	; 0x328c <_nrk_stats_task_suspend+0x1ee>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3268:	81 2f       	mov	r24, r17
    326a:	90 e0       	ldi	r25, 0x00	; 0
    326c:	fc 01       	movw	r30, r24
    326e:	15 e0       	ldi	r17, 0x05	; 5
    3270:	ee 0f       	add	r30, r30
    3272:	ff 1f       	adc	r31, r31
    3274:	1a 95       	dec	r17
    3276:	e1 f7       	brne	.-8      	; 0x3270 <_nrk_stats_task_suspend+0x1d2>
    3278:	88 0f       	add	r24, r24
    327a:	99 1f       	adc	r25, r25
    327c:	e8 1b       	sub	r30, r24
    327e:	f9 0b       	sbc	r31, r25
    3280:	e0 58       	subi	r30, 0x80	; 128
    3282:	fa 4f       	sbci	r31, 0xFA	; 250
    3284:	20 87       	std	Z+8, r18	; 0x08
    3286:	31 87       	std	Z+9, r19	; 0x09
    3288:	42 87       	std	Z+10, r20	; 0x0a
    328a:	53 87       	std	Z+11, r21	; 0x0b

}
    328c:	1f 91       	pop	r17
    328e:	08 95       	ret

00003290 <nrk_stats_get>:
        nrk_stats_display_pid(i);
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    3290:	cf 93       	push	r28
    3292:	df 93       	push	r29
    3294:	28 2f       	mov	r18, r24
    3296:	eb 01       	movw	r28, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3298:	85 30       	cpi	r24, 0x05	; 5
    329a:	10 f0       	brcs	.+4      	; 0x32a0 <nrk_stats_get+0x10>
    329c:	8f ef       	ldi	r24, 0xFF	; 255
    329e:	ba c0       	rjmp	.+372    	; 0x3414 <nrk_stats_get+0x184>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    32a0:	90 e0       	ldi	r25, 0x00	; 0
    32a2:	fc 01       	movw	r30, r24
    32a4:	55 e0       	ldi	r21, 0x05	; 5
    32a6:	ee 0f       	add	r30, r30
    32a8:	ff 1f       	adc	r31, r31
    32aa:	5a 95       	dec	r21
    32ac:	e1 f7       	brne	.-8      	; 0x32a6 <nrk_stats_get+0x16>
    32ae:	88 0f       	add	r24, r24
    32b0:	99 1f       	adc	r25, r25
    32b2:	e8 1b       	sub	r30, r24
    32b4:	f9 0b       	sbc	r31, r25
    32b6:	e0 58       	subi	r30, 0x80	; 128
    32b8:	fa 4f       	sbci	r31, 0xFA	; 250
    32ba:	80 81       	ld	r24, Z
    32bc:	91 81       	ldd	r25, Z+1	; 0x01
    32be:	a2 81       	ldd	r26, Z+2	; 0x02
    32c0:	b3 81       	ldd	r27, Z+3	; 0x03
    32c2:	88 83       	st	Y, r24
    32c4:	99 83       	std	Y+1, r25	; 0x01
    32c6:	aa 83       	std	Y+2, r26	; 0x02
    32c8:	bb 83       	std	Y+3, r27	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    32ca:	82 2f       	mov	r24, r18
    32cc:	90 e0       	ldi	r25, 0x00	; 0
    32ce:	fc 01       	movw	r30, r24
    32d0:	35 e0       	ldi	r19, 0x05	; 5
    32d2:	ee 0f       	add	r30, r30
    32d4:	ff 1f       	adc	r31, r31
    32d6:	3a 95       	dec	r19
    32d8:	e1 f7       	brne	.-8      	; 0x32d2 <nrk_stats_get+0x42>
    32da:	88 0f       	add	r24, r24
    32dc:	99 1f       	adc	r25, r25
    32de:	e8 1b       	sub	r30, r24
    32e0:	f9 0b       	sbc	r31, r25
    32e2:	e0 58       	subi	r30, 0x80	; 128
    32e4:	fa 4f       	sbci	r31, 0xFA	; 250
    32e6:	84 81       	ldd	r24, Z+4	; 0x04
    32e8:	95 81       	ldd	r25, Z+5	; 0x05
    32ea:	a6 81       	ldd	r26, Z+6	; 0x06
    32ec:	b7 81       	ldd	r27, Z+7	; 0x07
    32ee:	8c 83       	std	Y+4, r24	; 0x04
    32f0:	9d 83       	std	Y+5, r25	; 0x05
    32f2:	ae 83       	std	Y+6, r26	; 0x06
    32f4:	bf 83       	std	Y+7, r27	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    32f6:	82 2f       	mov	r24, r18
    32f8:	90 e0       	ldi	r25, 0x00	; 0
    32fa:	fc 01       	movw	r30, r24
    32fc:	a5 e0       	ldi	r26, 0x05	; 5
    32fe:	ee 0f       	add	r30, r30
    3300:	ff 1f       	adc	r31, r31
    3302:	aa 95       	dec	r26
    3304:	e1 f7       	brne	.-8      	; 0x32fe <nrk_stats_get+0x6e>
    3306:	88 0f       	add	r24, r24
    3308:	99 1f       	adc	r25, r25
    330a:	e8 1b       	sub	r30, r24
    330c:	f9 0b       	sbc	r31, r25
    330e:	e0 58       	subi	r30, 0x80	; 128
    3310:	fa 4f       	sbci	r31, 0xFA	; 250
    3312:	80 85       	ldd	r24, Z+8	; 0x08
    3314:	91 85       	ldd	r25, Z+9	; 0x09
    3316:	a2 85       	ldd	r26, Z+10	; 0x0a
    3318:	b3 85       	ldd	r27, Z+11	; 0x0b
    331a:	88 87       	std	Y+8, r24	; 0x08
    331c:	99 87       	std	Y+9, r25	; 0x09
    331e:	aa 87       	std	Y+10, r26	; 0x0a
    3320:	bb 87       	std	Y+11, r27	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3322:	82 2f       	mov	r24, r18
    3324:	90 e0       	ldi	r25, 0x00	; 0
    3326:	fc 01       	movw	r30, r24
    3328:	65 e0       	ldi	r22, 0x05	; 5
    332a:	ee 0f       	add	r30, r30
    332c:	ff 1f       	adc	r31, r31
    332e:	6a 95       	dec	r22
    3330:	e1 f7       	brne	.-8      	; 0x332a <nrk_stats_get+0x9a>
    3332:	88 0f       	add	r24, r24
    3334:	99 1f       	adc	r25, r25
    3336:	e8 1b       	sub	r30, r24
    3338:	f9 0b       	sbc	r31, r25
    333a:	e0 58       	subi	r30, 0x80	; 128
    333c:	fa 4f       	sbci	r31, 0xFA	; 250
    333e:	84 85       	ldd	r24, Z+12	; 0x0c
    3340:	95 85       	ldd	r25, Z+13	; 0x0d
    3342:	a6 85       	ldd	r26, Z+14	; 0x0e
    3344:	b7 85       	ldd	r27, Z+15	; 0x0f
    3346:	8c 87       	std	Y+12, r24	; 0x0c
    3348:	9d 87       	std	Y+13, r25	; 0x0d
    334a:	ae 87       	std	Y+14, r26	; 0x0e
    334c:	bf 87       	std	Y+15, r27	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    334e:	82 2f       	mov	r24, r18
    3350:	90 e0       	ldi	r25, 0x00	; 0
    3352:	fc 01       	movw	r30, r24
    3354:	45 e0       	ldi	r20, 0x05	; 5
    3356:	ee 0f       	add	r30, r30
    3358:	ff 1f       	adc	r31, r31
    335a:	4a 95       	dec	r20
    335c:	e1 f7       	brne	.-8      	; 0x3356 <nrk_stats_get+0xc6>
    335e:	88 0f       	add	r24, r24
    3360:	99 1f       	adc	r25, r25
    3362:	e8 1b       	sub	r30, r24
    3364:	f9 0b       	sbc	r31, r25
    3366:	e0 58       	subi	r30, 0x80	; 128
    3368:	fa 4f       	sbci	r31, 0xFA	; 250
    336a:	80 89       	ldd	r24, Z+16	; 0x10
    336c:	91 89       	ldd	r25, Z+17	; 0x11
    336e:	a2 89       	ldd	r26, Z+18	; 0x12
    3370:	b3 89       	ldd	r27, Z+19	; 0x13
    3372:	88 8b       	std	Y+16, r24	; 0x10
    3374:	99 8b       	std	Y+17, r25	; 0x11
    3376:	aa 8b       	std	Y+18, r26	; 0x12
    3378:	bb 8b       	std	Y+19, r27	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    337a:	82 2f       	mov	r24, r18
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	fc 01       	movw	r30, r24
    3380:	b5 e0       	ldi	r27, 0x05	; 5
    3382:	ee 0f       	add	r30, r30
    3384:	ff 1f       	adc	r31, r31
    3386:	ba 95       	dec	r27
    3388:	e1 f7       	brne	.-8      	; 0x3382 <nrk_stats_get+0xf2>
    338a:	88 0f       	add	r24, r24
    338c:	99 1f       	adc	r25, r25
    338e:	e8 1b       	sub	r30, r24
    3390:	f9 0b       	sbc	r31, r25
    3392:	e0 58       	subi	r30, 0x80	; 128
    3394:	fa 4f       	sbci	r31, 0xFA	; 250
    3396:	84 89       	ldd	r24, Z+20	; 0x14
    3398:	95 89       	ldd	r25, Z+21	; 0x15
    339a:	a6 89       	ldd	r26, Z+22	; 0x16
    339c:	b7 89       	ldd	r27, Z+23	; 0x17
    339e:	8c 8b       	std	Y+20, r24	; 0x14
    33a0:	9d 8b       	std	Y+21, r25	; 0x15
    33a2:	ae 8b       	std	Y+22, r26	; 0x16
    33a4:	bf 8b       	std	Y+23, r27	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    33a6:	82 2f       	mov	r24, r18
    33a8:	90 e0       	ldi	r25, 0x00	; 0
    33aa:	fc 01       	movw	r30, r24
    33ac:	75 e0       	ldi	r23, 0x05	; 5
    33ae:	ee 0f       	add	r30, r30
    33b0:	ff 1f       	adc	r31, r31
    33b2:	7a 95       	dec	r23
    33b4:	e1 f7       	brne	.-8      	; 0x33ae <nrk_stats_get+0x11e>
    33b6:	88 0f       	add	r24, r24
    33b8:	99 1f       	adc	r25, r25
    33ba:	e8 1b       	sub	r30, r24
    33bc:	f9 0b       	sbc	r31, r25
    33be:	e0 58       	subi	r30, 0x80	; 128
    33c0:	fa 4f       	sbci	r31, 0xFA	; 250
    33c2:	80 8d       	ldd	r24, Z+24	; 0x18
    33c4:	91 8d       	ldd	r25, Z+25	; 0x19
    33c6:	a2 8d       	ldd	r26, Z+26	; 0x1a
    33c8:	b3 8d       	ldd	r27, Z+27	; 0x1b
    33ca:	88 8f       	std	Y+24, r24	; 0x18
    33cc:	99 8f       	std	Y+25, r25	; 0x19
    33ce:	aa 8f       	std	Y+26, r26	; 0x1a
    33d0:	bb 8f       	std	Y+27, r27	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    33d2:	82 2f       	mov	r24, r18
    33d4:	90 e0       	ldi	r25, 0x00	; 0
    33d6:	fc 01       	movw	r30, r24
    33d8:	55 e0       	ldi	r21, 0x05	; 5
    33da:	ee 0f       	add	r30, r30
    33dc:	ff 1f       	adc	r31, r31
    33de:	5a 95       	dec	r21
    33e0:	e1 f7       	brne	.-8      	; 0x33da <nrk_stats_get+0x14a>
    33e2:	88 0f       	add	r24, r24
    33e4:	99 1f       	adc	r25, r25
    33e6:	e8 1b       	sub	r30, r24
    33e8:	f9 0b       	sbc	r31, r25
    33ea:	e0 58       	subi	r30, 0x80	; 128
    33ec:	fa 4f       	sbci	r31, 0xFA	; 250
    33ee:	84 8d       	ldd	r24, Z+28	; 0x1c
    33f0:	8c 8f       	std	Y+28, r24	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    33f2:	82 2f       	mov	r24, r18
    33f4:	90 e0       	ldi	r25, 0x00	; 0
    33f6:	fc 01       	movw	r30, r24
    33f8:	35 e0       	ldi	r19, 0x05	; 5
    33fa:	ee 0f       	add	r30, r30
    33fc:	ff 1f       	adc	r31, r31
    33fe:	3a 95       	dec	r19
    3400:	e1 f7       	brne	.-8      	; 0x33fa <nrk_stats_get+0x16a>
    3402:	88 0f       	add	r24, r24
    3404:	99 1f       	adc	r25, r25
    3406:	e8 1b       	sub	r30, r24
    3408:	f9 0b       	sbc	r31, r25
    340a:	e0 58       	subi	r30, 0x80	; 128
    340c:	fa 4f       	sbci	r31, 0xFA	; 250
    340e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3410:	8d 8f       	std	Y+29, r24	; 0x1d
    3412:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    3414:	df 91       	pop	r29
    3416:	cf 91       	pop	r28
    3418:	08 95       	ret

0000341a <nrk_stats_display_pid>:
}



void nrk_stats_display_pid(uint8_t pid)
{
    341a:	df 92       	push	r13
    341c:	ef 92       	push	r14
    341e:	ff 92       	push	r15
    3420:	0f 93       	push	r16
    3422:	1f 93       	push	r17
    3424:	df 93       	push	r29
    3426:	cf 93       	push	r28
    3428:	cd b7       	in	r28, 0x3d	; 61
    342a:	de b7       	in	r29, 0x3e	; 62
    342c:	60 97       	sbiw	r28, 0x10	; 16
    342e:	0f b6       	in	r0, 0x3f	; 63
    3430:	f8 94       	cli
    3432:	de bf       	out	0x3e, r29	; 62
    3434:	0f be       	out	0x3f, r0	; 63
    3436:	cd bf       	out	0x3d, r28	; 61
    3438:	d8 2e       	mov	r13, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    343a:	8b e1       	ldi	r24, 0x1B	; 27
    343c:	92 e0       	ldi	r25, 0x02	; 2
    343e:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    printf( "%d",pid );
    3442:	00 d0       	rcall	.+0      	; 0x3444 <nrk_stats_display_pid+0x2a>
    3444:	00 d0       	rcall	.+0      	; 0x3446 <nrk_stats_display_pid+0x2c>
    3446:	ed b7       	in	r30, 0x3d	; 61
    3448:	fe b7       	in	r31, 0x3e	; 62
    344a:	31 96       	adiw	r30, 0x01	; 1
    344c:	8f ec       	ldi	r24, 0xCF	; 207
    344e:	91 e0       	ldi	r25, 0x01	; 1
    3450:	ad b7       	in	r26, 0x3d	; 61
    3452:	be b7       	in	r27, 0x3e	; 62
    3454:	12 96       	adiw	r26, 0x02	; 2
    3456:	9c 93       	st	X, r25
    3458:	8e 93       	st	-X, r24
    345a:	11 97       	sbiw	r26, 0x01	; 1
    345c:	d2 82       	std	Z+2, r13	; 0x02
    345e:	13 82       	std	Z+3, r1	; 0x03
    3460:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    if(pid==NRK_IDLE_TASK_ID)
    3464:	0f 90       	pop	r0
    3466:	0f 90       	pop	r0
    3468:	0f 90       	pop	r0
    346a:	0f 90       	pop	r0
    346c:	dd 20       	and	r13, r13
    346e:	09 f0       	breq	.+2      	; 0x3472 <nrk_stats_display_pid+0x58>
    3470:	80 c0       	rjmp	.+256    	; 0x3572 <nrk_stats_display_pid+0x158>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3472:	80 e0       	ldi	r24, 0x00	; 0
    3474:	92 e0       	ldi	r25, 0x02	; 2
    3476:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
        nrk_time_get(&t);
    347a:	ce 01       	movw	r24, r28
    347c:	01 96       	adiw	r24, 0x01	; 1
    347e:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3482:	ed b7       	in	r30, 0x3d	; 61
    3484:	fe b7       	in	r31, 0x3e	; 62
    3486:	3a 97       	sbiw	r30, 0x0a	; 10
    3488:	0f b6       	in	r0, 0x3f	; 63
    348a:	f8 94       	cli
    348c:	fe bf       	out	0x3e, r31	; 62
    348e:	0f be       	out	0x3f, r0	; 63
    3490:	ed bf       	out	0x3d, r30	; 61
    3492:	0d b7       	in	r16, 0x3d	; 61
    3494:	1e b7       	in	r17, 0x3e	; 62
    3496:	0f 5f       	subi	r16, 0xFF	; 255
    3498:	1f 4f       	sbci	r17, 0xFF	; 255
    349a:	62 ed       	ldi	r22, 0xD2	; 210
    349c:	e6 2e       	mov	r14, r22
    349e:	61 e0       	ldi	r22, 0x01	; 1
    34a0:	f6 2e       	mov	r15, r22
    34a2:	f2 82       	std	Z+2, r15	; 0x02
    34a4:	e1 82       	std	Z+1, r14	; 0x01
    34a6:	89 81       	ldd	r24, Y+1	; 0x01
    34a8:	9a 81       	ldd	r25, Y+2	; 0x02
    34aa:	ab 81       	ldd	r26, Y+3	; 0x03
    34ac:	bc 81       	ldd	r27, Y+4	; 0x04
    34ae:	f8 01       	movw	r30, r16
    34b0:	82 83       	std	Z+2, r24	; 0x02
    34b2:	93 83       	std	Z+3, r25	; 0x03
    34b4:	a4 83       	std	Z+4, r26	; 0x04
    34b6:	b5 83       	std	Z+5, r27	; 0x05
    34b8:	6d 81       	ldd	r22, Y+5	; 0x05
    34ba:	7e 81       	ldd	r23, Y+6	; 0x06
    34bc:	8f 81       	ldd	r24, Y+7	; 0x07
    34be:	98 85       	ldd	r25, Y+8	; 0x08
    34c0:	20 e4       	ldi	r18, 0x40	; 64
    34c2:	32 e4       	ldi	r19, 0x42	; 66
    34c4:	4f e0       	ldi	r20, 0x0F	; 15
    34c6:	50 e0       	ldi	r21, 0x00	; 0
    34c8:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    34cc:	d8 01       	movw	r26, r16
    34ce:	16 96       	adiw	r26, 0x06	; 6
    34d0:	2d 93       	st	X+, r18
    34d2:	3d 93       	st	X+, r19
    34d4:	4d 93       	st	X+, r20
    34d6:	5c 93       	st	X, r21
    34d8:	19 97       	sbiw	r26, 0x09	; 9
    34da:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    34de:	ed b7       	in	r30, 0x3d	; 61
    34e0:	fe b7       	in	r31, 0x3e	; 62
    34e2:	3a 96       	adiw	r30, 0x0a	; 10
    34e4:	0f b6       	in	r0, 0x3f	; 63
    34e6:	f8 94       	cli
    34e8:	fe bf       	out	0x3e, r31	; 62
    34ea:	0f be       	out	0x3f, r0	; 63
    34ec:	ed bf       	out	0x3d, r30	; 61
    34ee:	8f ed       	ldi	r24, 0xDF	; 223
    34f0:	91 e0       	ldi	r25, 0x01	; 1
    34f2:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    34f6:	8d b7       	in	r24, 0x3d	; 61
    34f8:	9e b7       	in	r25, 0x3e	; 62
    34fa:	0a 97       	sbiw	r24, 0x0a	; 10
    34fc:	0f b6       	in	r0, 0x3f	; 63
    34fe:	f8 94       	cli
    3500:	9e bf       	out	0x3e, r25	; 62
    3502:	0f be       	out	0x3f, r0	; 63
    3504:	8d bf       	out	0x3d, r24	; 61
    3506:	0d b7       	in	r16, 0x3d	; 61
    3508:	1e b7       	in	r17, 0x3e	; 62
    350a:	0f 5f       	subi	r16, 0xFF	; 255
    350c:	1f 4f       	sbci	r17, 0xFF	; 255
    350e:	ad b7       	in	r26, 0x3d	; 61
    3510:	be b7       	in	r27, 0x3e	; 62
    3512:	12 96       	adiw	r26, 0x02	; 2
    3514:	fc 92       	st	X, r15
    3516:	ee 92       	st	-X, r14
    3518:	11 97       	sbiw	r26, 0x01	; 1
    351a:	80 91 4d 04 	lds	r24, 0x044D
    351e:	90 91 4e 04 	lds	r25, 0x044E
    3522:	a0 91 4f 04 	lds	r26, 0x044F
    3526:	b0 91 50 04 	lds	r27, 0x0450
    352a:	f8 01       	movw	r30, r16
    352c:	82 83       	std	Z+2, r24	; 0x02
    352e:	93 83       	std	Z+3, r25	; 0x03
    3530:	a4 83       	std	Z+4, r26	; 0x04
    3532:	b5 83       	std	Z+5, r27	; 0x05
    3534:	60 91 51 04 	lds	r22, 0x0451
    3538:	70 91 52 04 	lds	r23, 0x0452
    353c:	80 91 53 04 	lds	r24, 0x0453
    3540:	90 91 54 04 	lds	r25, 0x0454
    3544:	20 e4       	ldi	r18, 0x40	; 64
    3546:	32 e4       	ldi	r19, 0x42	; 66
    3548:	4f e0       	ldi	r20, 0x0F	; 15
    354a:	50 e0       	ldi	r21, 0x00	; 0
    354c:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    3550:	d8 01       	movw	r26, r16
    3552:	16 96       	adiw	r26, 0x06	; 6
    3554:	2d 93       	st	X+, r18
    3556:	3d 93       	st	X+, r19
    3558:	4d 93       	st	X+, r20
    355a:	5c 93       	st	X, r21
    355c:	19 97       	sbiw	r26, 0x09	; 9
    355e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    3562:	ed b7       	in	r30, 0x3d	; 61
    3564:	fe b7       	in	r31, 0x3e	; 62
    3566:	3a 96       	adiw	r30, 0x0a	; 10
    3568:	0f b6       	in	r0, 0x3f	; 63
    356a:	f8 94       	cli
    356c:	fe bf       	out	0x3e, r31	; 62
    356e:	0f be       	out	0x3f, r0	; 63
    3570:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    3572:	8e ec       	ldi	r24, 0xCE	; 206
    3574:	91 e0       	ldi	r25, 0x01	; 1
    3576:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    357a:	8d 2d       	mov	r24, r13
    357c:	90 e0       	ldi	r25, 0x00	; 0
    357e:	fc 01       	movw	r30, r24
    3580:	55 e0       	ldi	r21, 0x05	; 5
    3582:	ee 0f       	add	r30, r30
    3584:	ff 1f       	adc	r31, r31
    3586:	5a 95       	dec	r21
    3588:	e1 f7       	brne	.-8      	; 0x3582 <nrk_stats_display_pid+0x168>
    358a:	88 0f       	add	r24, r24
    358c:	99 1f       	adc	r25, r25
    358e:	e8 1b       	sub	r30, r24
    3590:	f9 0b       	sbc	r31, r25
    3592:	e0 58       	subi	r30, 0x80	; 128
    3594:	fa 4f       	sbci	r31, 0xFA	; 250
    3596:	60 81       	ld	r22, Z
    3598:	71 81       	ldd	r23, Z+1	; 0x01
    359a:	82 81       	ldd	r24, Z+2	; 0x02
    359c:	93 81       	ldd	r25, Z+3	; 0x03
    359e:	0e 94 92 28 	call	0x5124	; 0x5124 <_nrk_ticks_to_time>
    35a2:	29 87       	std	Y+9, r18	; 0x09
    35a4:	3a 87       	std	Y+10, r19	; 0x0a
    35a6:	4b 87       	std	Y+11, r20	; 0x0b
    35a8:	5c 87       	std	Y+12, r21	; 0x0c
    35aa:	6d 87       	std	Y+13, r22	; 0x0d
    35ac:	7e 87       	std	Y+14, r23	; 0x0e
    35ae:	8f 87       	std	Y+15, r24	; 0x0f
    35b0:	98 8b       	std	Y+16, r25	; 0x10
    35b2:	de 01       	movw	r26, r28
    35b4:	11 96       	adiw	r26, 0x01	; 1
    35b6:	fe 01       	movw	r30, r28
    35b8:	39 96       	adiw	r30, 0x09	; 9
    35ba:	88 e0       	ldi	r24, 0x08	; 8
    35bc:	01 90       	ld	r0, Z+
    35be:	0d 92       	st	X+, r0
    35c0:	81 50       	subi	r24, 0x01	; 1
    35c2:	e1 f7       	brne	.-8      	; 0x35bc <nrk_stats_display_pid+0x1a2>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    35c4:	8d b7       	in	r24, 0x3d	; 61
    35c6:	9e b7       	in	r25, 0x3e	; 62
    35c8:	0a 97       	sbiw	r24, 0x0a	; 10
    35ca:	0f b6       	in	r0, 0x3f	; 63
    35cc:	f8 94       	cli
    35ce:	9e bf       	out	0x3e, r25	; 62
    35d0:	0f be       	out	0x3f, r0	; 63
    35d2:	8d bf       	out	0x3d, r24	; 61
    35d4:	0d b7       	in	r16, 0x3d	; 61
    35d6:	1e b7       	in	r17, 0x3e	; 62
    35d8:	0f 5f       	subi	r16, 0xFF	; 255
    35da:	1f 4f       	sbci	r17, 0xFF	; 255
    35dc:	82 ed       	ldi	r24, 0xD2	; 210
    35de:	91 e0       	ldi	r25, 0x01	; 1
    35e0:	ad b7       	in	r26, 0x3d	; 61
    35e2:	be b7       	in	r27, 0x3e	; 62
    35e4:	12 96       	adiw	r26, 0x02	; 2
    35e6:	9c 93       	st	X, r25
    35e8:	8e 93       	st	-X, r24
    35ea:	11 97       	sbiw	r26, 0x01	; 1
    35ec:	89 81       	ldd	r24, Y+1	; 0x01
    35ee:	9a 81       	ldd	r25, Y+2	; 0x02
    35f0:	ab 81       	ldd	r26, Y+3	; 0x03
    35f2:	bc 81       	ldd	r27, Y+4	; 0x04
    35f4:	f8 01       	movw	r30, r16
    35f6:	82 83       	std	Z+2, r24	; 0x02
    35f8:	93 83       	std	Z+3, r25	; 0x03
    35fa:	a4 83       	std	Z+4, r26	; 0x04
    35fc:	b5 83       	std	Z+5, r27	; 0x05
    35fe:	6d 81       	ldd	r22, Y+5	; 0x05
    3600:	7e 81       	ldd	r23, Y+6	; 0x06
    3602:	8f 81       	ldd	r24, Y+7	; 0x07
    3604:	98 85       	ldd	r25, Y+8	; 0x08
    3606:	20 e4       	ldi	r18, 0x40	; 64
    3608:	32 e4       	ldi	r19, 0x42	; 66
    360a:	4f e0       	ldi	r20, 0x0F	; 15
    360c:	50 e0       	ldi	r21, 0x00	; 0
    360e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    3612:	d8 01       	movw	r26, r16
    3614:	16 96       	adiw	r26, 0x06	; 6
    3616:	2d 93       	st	X+, r18
    3618:	3d 93       	st	X+, r19
    361a:	4d 93       	st	X+, r20
    361c:	5c 93       	st	X, r21
    361e:	19 97       	sbiw	r26, 0x09	; 9
    3620:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3624:	ed b7       	in	r30, 0x3d	; 61
    3626:	fe b7       	in	r31, 0x3e	; 62
    3628:	3a 96       	adiw	r30, 0x0a	; 10
    362a:	0f b6       	in	r0, 0x3f	; 63
    362c:	f8 94       	cli
    362e:	fe bf       	out	0x3e, r31	; 62
    3630:	0f be       	out	0x3f, r0	; 63
    3632:	ed bf       	out	0x3d, r30	; 61
    3634:	83 eb       	ldi	r24, 0xB3	; 179
    3636:	91 e0       	ldi	r25, 0x01	; 1
    3638:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    363c:	8d 2d       	mov	r24, r13
    363e:	90 e0       	ldi	r25, 0x00	; 0
    3640:	fc 01       	movw	r30, r24
    3642:	35 e0       	ldi	r19, 0x05	; 5
    3644:	ee 0f       	add	r30, r30
    3646:	ff 1f       	adc	r31, r31
    3648:	3a 95       	dec	r19
    364a:	e1 f7       	brne	.-8      	; 0x3644 <nrk_stats_display_pid+0x22a>
    364c:	88 0f       	add	r24, r24
    364e:	99 1f       	adc	r25, r25
    3650:	e8 1b       	sub	r30, r24
    3652:	f9 0b       	sbc	r31, r25
    3654:	e0 58       	subi	r30, 0x80	; 128
    3656:	fa 4f       	sbci	r31, 0xFA	; 250
    3658:	64 81       	ldd	r22, Z+4	; 0x04
    365a:	75 81       	ldd	r23, Z+5	; 0x05
    365c:	86 81       	ldd	r24, Z+6	; 0x06
    365e:	97 81       	ldd	r25, Z+7	; 0x07
    3660:	0e 94 92 28 	call	0x5124	; 0x5124 <_nrk_ticks_to_time>
    3664:	29 87       	std	Y+9, r18	; 0x09
    3666:	3a 87       	std	Y+10, r19	; 0x0a
    3668:	4b 87       	std	Y+11, r20	; 0x0b
    366a:	5c 87       	std	Y+12, r21	; 0x0c
    366c:	6d 87       	std	Y+13, r22	; 0x0d
    366e:	7e 87       	std	Y+14, r23	; 0x0e
    3670:	8f 87       	std	Y+15, r24	; 0x0f
    3672:	98 8b       	std	Y+16, r25	; 0x10
    3674:	de 01       	movw	r26, r28
    3676:	11 96       	adiw	r26, 0x01	; 1
    3678:	fe 01       	movw	r30, r28
    367a:	39 96       	adiw	r30, 0x09	; 9
    367c:	88 e0       	ldi	r24, 0x08	; 8
    367e:	01 90       	ld	r0, Z+
    3680:	0d 92       	st	X+, r0
    3682:	81 50       	subi	r24, 0x01	; 1
    3684:	e1 f7       	brne	.-8      	; 0x367e <nrk_stats_display_pid+0x264>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3686:	8d b7       	in	r24, 0x3d	; 61
    3688:	9e b7       	in	r25, 0x3e	; 62
    368a:	0a 97       	sbiw	r24, 0x0a	; 10
    368c:	0f b6       	in	r0, 0x3f	; 63
    368e:	f8 94       	cli
    3690:	9e bf       	out	0x3e, r25	; 62
    3692:	0f be       	out	0x3f, r0	; 63
    3694:	8d bf       	out	0x3d, r24	; 61
    3696:	0d b7       	in	r16, 0x3d	; 61
    3698:	1e b7       	in	r17, 0x3e	; 62
    369a:	0f 5f       	subi	r16, 0xFF	; 255
    369c:	1f 4f       	sbci	r17, 0xFF	; 255
    369e:	82 ee       	ldi	r24, 0xE2	; 226
    36a0:	91 e0       	ldi	r25, 0x01	; 1
    36a2:	ad b7       	in	r26, 0x3d	; 61
    36a4:	be b7       	in	r27, 0x3e	; 62
    36a6:	12 96       	adiw	r26, 0x02	; 2
    36a8:	9c 93       	st	X, r25
    36aa:	8e 93       	st	-X, r24
    36ac:	11 97       	sbiw	r26, 0x01	; 1
    36ae:	89 81       	ldd	r24, Y+1	; 0x01
    36b0:	9a 81       	ldd	r25, Y+2	; 0x02
    36b2:	ab 81       	ldd	r26, Y+3	; 0x03
    36b4:	bc 81       	ldd	r27, Y+4	; 0x04
    36b6:	f8 01       	movw	r30, r16
    36b8:	82 83       	std	Z+2, r24	; 0x02
    36ba:	93 83       	std	Z+3, r25	; 0x03
    36bc:	a4 83       	std	Z+4, r26	; 0x04
    36be:	b5 83       	std	Z+5, r27	; 0x05
    36c0:	6d 81       	ldd	r22, Y+5	; 0x05
    36c2:	7e 81       	ldd	r23, Y+6	; 0x06
    36c4:	8f 81       	ldd	r24, Y+7	; 0x07
    36c6:	98 85       	ldd	r25, Y+8	; 0x08
    36c8:	20 e4       	ldi	r18, 0x40	; 64
    36ca:	32 e4       	ldi	r19, 0x42	; 66
    36cc:	4f e0       	ldi	r20, 0x0F	; 15
    36ce:	50 e0       	ldi	r21, 0x00	; 0
    36d0:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    36d4:	d8 01       	movw	r26, r16
    36d6:	16 96       	adiw	r26, 0x06	; 6
    36d8:	2d 93       	st	X+, r18
    36da:	3d 93       	st	X+, r19
    36dc:	4d 93       	st	X+, r20
    36de:	5c 93       	st	X, r21
    36e0:	19 97       	sbiw	r26, 0x09	; 9
    36e2:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    36e6:	ed b7       	in	r30, 0x3d	; 61
    36e8:	fe b7       	in	r31, 0x3e	; 62
    36ea:	3a 96       	adiw	r30, 0x0a	; 10
    36ec:	0f b6       	in	r0, 0x3f	; 63
    36ee:	f8 94       	cli
    36f0:	fe bf       	out	0x3e, r31	; 62
    36f2:	0f be       	out	0x3f, r0	; 63
    36f4:	ed bf       	out	0x3d, r30	; 61
    36f6:	8d 2d       	mov	r24, r13
    36f8:	90 e0       	ldi	r25, 0x00	; 0
    36fa:	fc 01       	movw	r30, r24
    36fc:	05 e0       	ldi	r16, 0x05	; 5
    36fe:	ee 0f       	add	r30, r30
    3700:	ff 1f       	adc	r31, r31
    3702:	0a 95       	dec	r16
    3704:	e1 f7       	brne	.-8      	; 0x36fe <nrk_stats_display_pid+0x2e4>
    3706:	88 0f       	add	r24, r24
    3708:	99 1f       	adc	r25, r25
    370a:	e8 1b       	sub	r30, r24
    370c:	f9 0b       	sbc	r31, r25
    370e:	e0 58       	subi	r30, 0x80	; 128
    3710:	fa 4f       	sbci	r31, 0xFA	; 250
    3712:	64 85       	ldd	r22, Z+12	; 0x0c
    3714:	75 85       	ldd	r23, Z+13	; 0x0d
    3716:	86 85       	ldd	r24, Z+14	; 0x0e
    3718:	97 85       	ldd	r25, Z+15	; 0x0f
    371a:	0e 94 92 28 	call	0x5124	; 0x5124 <_nrk_ticks_to_time>
    371e:	29 87       	std	Y+9, r18	; 0x09
    3720:	3a 87       	std	Y+10, r19	; 0x0a
    3722:	4b 87       	std	Y+11, r20	; 0x0b
    3724:	5c 87       	std	Y+12, r21	; 0x0c
    3726:	6d 87       	std	Y+13, r22	; 0x0d
    3728:	7e 87       	std	Y+14, r23	; 0x0e
    372a:	8f 87       	std	Y+15, r24	; 0x0f
    372c:	98 8b       	std	Y+16, r25	; 0x10
    372e:	de 01       	movw	r26, r28
    3730:	11 96       	adiw	r26, 0x01	; 1
    3732:	fe 01       	movw	r30, r28
    3734:	39 96       	adiw	r30, 0x09	; 9
    3736:	88 e0       	ldi	r24, 0x08	; 8
    3738:	01 90       	ld	r0, Z+
    373a:	0d 92       	st	X+, r0
    373c:	81 50       	subi	r24, 0x01	; 1
    373e:	e1 f7       	brne	.-8      	; 0x3738 <nrk_stats_display_pid+0x31e>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3740:	8d b7       	in	r24, 0x3d	; 61
    3742:	9e b7       	in	r25, 0x3e	; 62
    3744:	0a 97       	sbiw	r24, 0x0a	; 10
    3746:	0f b6       	in	r0, 0x3f	; 63
    3748:	f8 94       	cli
    374a:	9e bf       	out	0x3e, r25	; 62
    374c:	0f be       	out	0x3f, r0	; 63
    374e:	8d bf       	out	0x3d, r24	; 61
    3750:	0d b7       	in	r16, 0x3d	; 61
    3752:	1e b7       	in	r17, 0x3e	; 62
    3754:	0f 5f       	subi	r16, 0xFF	; 255
    3756:	1f 4f       	sbci	r17, 0xFF	; 255
    3758:	82 ee       	ldi	r24, 0xE2	; 226
    375a:	91 e0       	ldi	r25, 0x01	; 1
    375c:	ad b7       	in	r26, 0x3d	; 61
    375e:	be b7       	in	r27, 0x3e	; 62
    3760:	12 96       	adiw	r26, 0x02	; 2
    3762:	9c 93       	st	X, r25
    3764:	8e 93       	st	-X, r24
    3766:	11 97       	sbiw	r26, 0x01	; 1
    3768:	89 81       	ldd	r24, Y+1	; 0x01
    376a:	9a 81       	ldd	r25, Y+2	; 0x02
    376c:	ab 81       	ldd	r26, Y+3	; 0x03
    376e:	bc 81       	ldd	r27, Y+4	; 0x04
    3770:	f8 01       	movw	r30, r16
    3772:	82 83       	std	Z+2, r24	; 0x02
    3774:	93 83       	std	Z+3, r25	; 0x03
    3776:	a4 83       	std	Z+4, r26	; 0x04
    3778:	b5 83       	std	Z+5, r27	; 0x05
    377a:	6d 81       	ldd	r22, Y+5	; 0x05
    377c:	7e 81       	ldd	r23, Y+6	; 0x06
    377e:	8f 81       	ldd	r24, Y+7	; 0x07
    3780:	98 85       	ldd	r25, Y+8	; 0x08
    3782:	20 e4       	ldi	r18, 0x40	; 64
    3784:	32 e4       	ldi	r19, 0x42	; 66
    3786:	4f e0       	ldi	r20, 0x0F	; 15
    3788:	50 e0       	ldi	r21, 0x00	; 0
    378a:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    378e:	d8 01       	movw	r26, r16
    3790:	16 96       	adiw	r26, 0x06	; 6
    3792:	2d 93       	st	X+, r18
    3794:	3d 93       	st	X+, r19
    3796:	4d 93       	st	X+, r20
    3798:	5c 93       	st	X, r21
    379a:	19 97       	sbiw	r26, 0x09	; 9
    379c:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    37a0:	ed b7       	in	r30, 0x3d	; 61
    37a2:	fe b7       	in	r31, 0x3e	; 62
    37a4:	3a 96       	adiw	r30, 0x0a	; 10
    37a6:	0f b6       	in	r0, 0x3f	; 63
    37a8:	f8 94       	cli
    37aa:	fe bf       	out	0x3e, r31	; 62
    37ac:	0f be       	out	0x3f, r0	; 63
    37ae:	ed bf       	out	0x3d, r30	; 61
    37b0:	8d 2d       	mov	r24, r13
    37b2:	90 e0       	ldi	r25, 0x00	; 0
    37b4:	fc 01       	movw	r30, r24
    37b6:	b5 e0       	ldi	r27, 0x05	; 5
    37b8:	ee 0f       	add	r30, r30
    37ba:	ff 1f       	adc	r31, r31
    37bc:	ba 95       	dec	r27
    37be:	e1 f7       	brne	.-8      	; 0x37b8 <nrk_stats_display_pid+0x39e>
    37c0:	88 0f       	add	r24, r24
    37c2:	99 1f       	adc	r25, r25
    37c4:	e8 1b       	sub	r30, r24
    37c6:	f9 0b       	sbc	r31, r25
    37c8:	e0 58       	subi	r30, 0x80	; 128
    37ca:	fa 4f       	sbci	r31, 0xFA	; 250
    37cc:	60 85       	ldd	r22, Z+8	; 0x08
    37ce:	71 85       	ldd	r23, Z+9	; 0x09
    37d0:	82 85       	ldd	r24, Z+10	; 0x0a
    37d2:	93 85       	ldd	r25, Z+11	; 0x0b
    37d4:	0e 94 92 28 	call	0x5124	; 0x5124 <_nrk_ticks_to_time>
    37d8:	29 87       	std	Y+9, r18	; 0x09
    37da:	3a 87       	std	Y+10, r19	; 0x0a
    37dc:	4b 87       	std	Y+11, r20	; 0x0b
    37de:	5c 87       	std	Y+12, r21	; 0x0c
    37e0:	6d 87       	std	Y+13, r22	; 0x0d
    37e2:	7e 87       	std	Y+14, r23	; 0x0e
    37e4:	8f 87       	std	Y+15, r24	; 0x0f
    37e6:	98 8b       	std	Y+16, r25	; 0x10
    37e8:	de 01       	movw	r26, r28
    37ea:	11 96       	adiw	r26, 0x01	; 1
    37ec:	fe 01       	movw	r30, r28
    37ee:	39 96       	adiw	r30, 0x09	; 9
    37f0:	88 e0       	ldi	r24, 0x08	; 8
    37f2:	01 90       	ld	r0, Z+
    37f4:	0d 92       	st	X+, r0
    37f6:	81 50       	subi	r24, 0x01	; 1
    37f8:	e1 f7       	brne	.-8      	; 0x37f2 <nrk_stats_display_pid+0x3d8>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    37fa:	8d b7       	in	r24, 0x3d	; 61
    37fc:	9e b7       	in	r25, 0x3e	; 62
    37fe:	0a 97       	sbiw	r24, 0x0a	; 10
    3800:	0f b6       	in	r0, 0x3f	; 63
    3802:	f8 94       	cli
    3804:	9e bf       	out	0x3e, r25	; 62
    3806:	0f be       	out	0x3f, r0	; 63
    3808:	8d bf       	out	0x3d, r24	; 61
    380a:	0d b7       	in	r16, 0x3d	; 61
    380c:	1e b7       	in	r17, 0x3e	; 62
    380e:	0f 5f       	subi	r16, 0xFF	; 255
    3810:	1f 4f       	sbci	r17, 0xFF	; 255
    3812:	82 ed       	ldi	r24, 0xD2	; 210
    3814:	91 e0       	ldi	r25, 0x01	; 1
    3816:	ad b7       	in	r26, 0x3d	; 61
    3818:	be b7       	in	r27, 0x3e	; 62
    381a:	12 96       	adiw	r26, 0x02	; 2
    381c:	9c 93       	st	X, r25
    381e:	8e 93       	st	-X, r24
    3820:	11 97       	sbiw	r26, 0x01	; 1
    3822:	89 81       	ldd	r24, Y+1	; 0x01
    3824:	9a 81       	ldd	r25, Y+2	; 0x02
    3826:	ab 81       	ldd	r26, Y+3	; 0x03
    3828:	bc 81       	ldd	r27, Y+4	; 0x04
    382a:	f8 01       	movw	r30, r16
    382c:	82 83       	std	Z+2, r24	; 0x02
    382e:	93 83       	std	Z+3, r25	; 0x03
    3830:	a4 83       	std	Z+4, r26	; 0x04
    3832:	b5 83       	std	Z+5, r27	; 0x05
    3834:	6d 81       	ldd	r22, Y+5	; 0x05
    3836:	7e 81       	ldd	r23, Y+6	; 0x06
    3838:	8f 81       	ldd	r24, Y+7	; 0x07
    383a:	98 85       	ldd	r25, Y+8	; 0x08
    383c:	20 e4       	ldi	r18, 0x40	; 64
    383e:	32 e4       	ldi	r19, 0x42	; 66
    3840:	4f e0       	ldi	r20, 0x0F	; 15
    3842:	50 e0       	ldi	r21, 0x00	; 0
    3844:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    3848:	d8 01       	movw	r26, r16
    384a:	16 96       	adiw	r26, 0x06	; 6
    384c:	2d 93       	st	X+, r18
    384e:	3d 93       	st	X+, r19
    3850:	4d 93       	st	X+, r20
    3852:	5c 93       	st	X, r21
    3854:	19 97       	sbiw	r26, 0x09	; 9
    3856:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    385a:	ed b7       	in	r30, 0x3d	; 61
    385c:	fe b7       	in	r31, 0x3e	; 62
    385e:	3a 96       	adiw	r30, 0x0a	; 10
    3860:	0f b6       	in	r0, 0x3f	; 63
    3862:	f8 94       	cli
    3864:	fe bf       	out	0x3e, r31	; 62
    3866:	0f be       	out	0x3f, r0	; 63
    3868:	ed bf       	out	0x3d, r30	; 61
    386a:	83 ea       	ldi	r24, 0xA3	; 163
    386c:	91 e0       	ldi	r25, 0x01	; 1
    386e:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    3872:	00 d0       	rcall	.+0      	; 0x3874 <nrk_stats_display_pid+0x45a>
    3874:	00 d0       	rcall	.+0      	; 0x3876 <nrk_stats_display_pid+0x45c>
    3876:	00 d0       	rcall	.+0      	; 0x3878 <nrk_stats_display_pid+0x45e>
    3878:	04 ef       	ldi	r16, 0xF4	; 244
    387a:	11 e0       	ldi	r17, 0x01	; 1
    387c:	ad b7       	in	r26, 0x3d	; 61
    387e:	be b7       	in	r27, 0x3e	; 62
    3880:	12 96       	adiw	r26, 0x02	; 2
    3882:	1c 93       	st	X, r17
    3884:	0e 93       	st	-X, r16
    3886:	11 97       	sbiw	r26, 0x01	; 1
    3888:	8d 2d       	mov	r24, r13
    388a:	90 e0       	ldi	r25, 0x00	; 0
    388c:	fc 01       	movw	r30, r24
    388e:	75 e0       	ldi	r23, 0x05	; 5
    3890:	ee 0f       	add	r30, r30
    3892:	ff 1f       	adc	r31, r31
    3894:	7a 95       	dec	r23
    3896:	e1 f7       	brne	.-8      	; 0x3890 <nrk_stats_display_pid+0x476>
    3898:	88 0f       	add	r24, r24
    389a:	99 1f       	adc	r25, r25
    389c:	e8 1b       	sub	r30, r24
    389e:	f9 0b       	sbc	r31, r25
    38a0:	e0 58       	subi	r30, 0x80	; 128
    38a2:	fa 4f       	sbci	r31, 0xFA	; 250
    38a4:	80 89       	ldd	r24, Z+16	; 0x10
    38a6:	91 89       	ldd	r25, Z+17	; 0x11
    38a8:	a2 89       	ldd	r26, Z+18	; 0x12
    38aa:	b3 89       	ldd	r27, Z+19	; 0x13
    38ac:	ed b7       	in	r30, 0x3d	; 61
    38ae:	fe b7       	in	r31, 0x3e	; 62
    38b0:	83 83       	std	Z+3, r24	; 0x03
    38b2:	94 83       	std	Z+4, r25	; 0x04
    38b4:	a5 83       	std	Z+5, r26	; 0x05
    38b6:	b6 83       	std	Z+6, r27	; 0x06
    38b8:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    38bc:	8d b7       	in	r24, 0x3d	; 61
    38be:	9e b7       	in	r25, 0x3e	; 62
    38c0:	06 96       	adiw	r24, 0x06	; 6
    38c2:	0f b6       	in	r0, 0x3f	; 63
    38c4:	f8 94       	cli
    38c6:	9e bf       	out	0x3e, r25	; 62
    38c8:	0f be       	out	0x3f, r0	; 63
    38ca:	8d bf       	out	0x3d, r24	; 61
    38cc:	80 e9       	ldi	r24, 0x90	; 144
    38ce:	91 e0       	ldi	r25, 0x01	; 1
    38d0:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    38d4:	00 d0       	rcall	.+0      	; 0x38d6 <nrk_stats_display_pid+0x4bc>
    38d6:	00 d0       	rcall	.+0      	; 0x38d8 <nrk_stats_display_pid+0x4be>
    38d8:	00 d0       	rcall	.+0      	; 0x38da <nrk_stats_display_pid+0x4c0>
    38da:	ad b7       	in	r26, 0x3d	; 61
    38dc:	be b7       	in	r27, 0x3e	; 62
    38de:	12 96       	adiw	r26, 0x02	; 2
    38e0:	1c 93       	st	X, r17
    38e2:	0e 93       	st	-X, r16
    38e4:	11 97       	sbiw	r26, 0x01	; 1
    38e6:	8d 2d       	mov	r24, r13
    38e8:	90 e0       	ldi	r25, 0x00	; 0
    38ea:	fc 01       	movw	r30, r24
    38ec:	55 e0       	ldi	r21, 0x05	; 5
    38ee:	ee 0f       	add	r30, r30
    38f0:	ff 1f       	adc	r31, r31
    38f2:	5a 95       	dec	r21
    38f4:	e1 f7       	brne	.-8      	; 0x38ee <nrk_stats_display_pid+0x4d4>
    38f6:	88 0f       	add	r24, r24
    38f8:	99 1f       	adc	r25, r25
    38fa:	e8 1b       	sub	r30, r24
    38fc:	f9 0b       	sbc	r31, r25
    38fe:	e0 58       	subi	r30, 0x80	; 128
    3900:	fa 4f       	sbci	r31, 0xFA	; 250
    3902:	80 8d       	ldd	r24, Z+24	; 0x18
    3904:	91 8d       	ldd	r25, Z+25	; 0x19
    3906:	a2 8d       	ldd	r26, Z+26	; 0x1a
    3908:	b3 8d       	ldd	r27, Z+27	; 0x1b
    390a:	ed b7       	in	r30, 0x3d	; 61
    390c:	fe b7       	in	r31, 0x3e	; 62
    390e:	83 83       	std	Z+3, r24	; 0x03
    3910:	94 83       	std	Z+4, r25	; 0x04
    3912:	a5 83       	std	Z+5, r26	; 0x05
    3914:	b6 83       	std	Z+6, r27	; 0x06
    3916:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    391a:	8d b7       	in	r24, 0x3d	; 61
    391c:	9e b7       	in	r25, 0x3e	; 62
    391e:	06 96       	adiw	r24, 0x06	; 6
    3920:	0f b6       	in	r0, 0x3f	; 63
    3922:	f8 94       	cli
    3924:	9e bf       	out	0x3e, r25	; 62
    3926:	0f be       	out	0x3f, r0	; 63
    3928:	8d bf       	out	0x3d, r24	; 61
    392a:	87 e7       	ldi	r24, 0x77	; 119
    392c:	91 e0       	ldi	r25, 0x01	; 1
    392e:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3932:	00 d0       	rcall	.+0      	; 0x3934 <nrk_stats_display_pid+0x51a>
    3934:	00 d0       	rcall	.+0      	; 0x3936 <nrk_stats_display_pid+0x51c>
    3936:	ad b7       	in	r26, 0x3d	; 61
    3938:	be b7       	in	r27, 0x3e	; 62
    393a:	11 96       	adiw	r26, 0x01	; 1
    393c:	08 ef       	ldi	r16, 0xF8	; 248
    393e:	11 e0       	ldi	r17, 0x01	; 1
    3940:	ed b7       	in	r30, 0x3d	; 61
    3942:	fe b7       	in	r31, 0x3e	; 62
    3944:	12 83       	std	Z+2, r17	; 0x02
    3946:	01 83       	std	Z+1, r16	; 0x01
    3948:	8d 2d       	mov	r24, r13
    394a:	90 e0       	ldi	r25, 0x00	; 0
    394c:	fc 01       	movw	r30, r24
    394e:	35 e0       	ldi	r19, 0x05	; 5
    3950:	ee 0f       	add	r30, r30
    3952:	ff 1f       	adc	r31, r31
    3954:	3a 95       	dec	r19
    3956:	e1 f7       	brne	.-8      	; 0x3950 <nrk_stats_display_pid+0x536>
    3958:	88 0f       	add	r24, r24
    395a:	99 1f       	adc	r25, r25
    395c:	e8 1b       	sub	r30, r24
    395e:	f9 0b       	sbc	r31, r25
    3960:	e0 58       	subi	r30, 0x80	; 128
    3962:	fa 4f       	sbci	r31, 0xFA	; 250
    3964:	84 8d       	ldd	r24, Z+28	; 0x1c
    3966:	12 96       	adiw	r26, 0x02	; 2
    3968:	8c 93       	st	X, r24
    396a:	12 97       	sbiw	r26, 0x02	; 2
    396c:	13 96       	adiw	r26, 0x03	; 3
    396e:	1c 92       	st	X, r1
    3970:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    3974:	0f 90       	pop	r0
    3976:	0f 90       	pop	r0
    3978:	0f 90       	pop	r0
    397a:	0f 90       	pop	r0
    397c:	8a e5       	ldi	r24, 0x5A	; 90
    397e:	91 e0       	ldi	r25, 0x01	; 1
    3980:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    3984:	00 d0       	rcall	.+0      	; 0x3986 <nrk_stats_display_pid+0x56c>
    3986:	00 d0       	rcall	.+0      	; 0x3988 <nrk_stats_display_pid+0x56e>
    3988:	ad b7       	in	r26, 0x3d	; 61
    398a:	be b7       	in	r27, 0x3e	; 62
    398c:	11 96       	adiw	r26, 0x01	; 1
    398e:	ed b7       	in	r30, 0x3d	; 61
    3990:	fe b7       	in	r31, 0x3e	; 62
    3992:	12 83       	std	Z+2, r17	; 0x02
    3994:	01 83       	std	Z+1, r16	; 0x01
    3996:	8d 2d       	mov	r24, r13
    3998:	90 e0       	ldi	r25, 0x00	; 0
    399a:	fc 01       	movw	r30, r24
    399c:	75 e0       	ldi	r23, 0x05	; 5
    399e:	ee 0f       	add	r30, r30
    39a0:	ff 1f       	adc	r31, r31
    39a2:	7a 95       	dec	r23
    39a4:	e1 f7       	brne	.-8      	; 0x399e <nrk_stats_display_pid+0x584>
    39a6:	88 0f       	add	r24, r24
    39a8:	99 1f       	adc	r25, r25
    39aa:	e8 1b       	sub	r30, r24
    39ac:	f9 0b       	sbc	r31, r25
    39ae:	e0 58       	subi	r30, 0x80	; 128
    39b0:	fa 4f       	sbci	r31, 0xFA	; 250
    39b2:	85 8d       	ldd	r24, Z+29	; 0x1d
    39b4:	12 96       	adiw	r26, 0x02	; 2
    39b6:	8c 93       	st	X, r24
    39b8:	12 97       	sbiw	r26, 0x02	; 2
    39ba:	13 96       	adiw	r26, 0x03	; 3
    39bc:	1c 92       	st	X, r1
    39be:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    nrk_kprintf( PSTR("\r\n") );
    39c2:	0f 90       	pop	r0
    39c4:	0f 90       	pop	r0
    39c6:	0f 90       	pop	r0
    39c8:	0f 90       	pop	r0
    39ca:	87 e5       	ldi	r24, 0x57	; 87
    39cc:	91 e0       	ldi	r25, 0x01	; 1
    39ce:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>

}
    39d2:	60 96       	adiw	r28, 0x10	; 16
    39d4:	0f b6       	in	r0, 0x3f	; 63
    39d6:	f8 94       	cli
    39d8:	de bf       	out	0x3e, r29	; 62
    39da:	0f be       	out	0x3f, r0	; 63
    39dc:	cd bf       	out	0x3d, r28	; 61
    39de:	cf 91       	pop	r28
    39e0:	df 91       	pop	r29
    39e2:	1f 91       	pop	r17
    39e4:	0f 91       	pop	r16
    39e6:	ff 90       	pop	r15
    39e8:	ef 90       	pop	r14
    39ea:	df 90       	pop	r13
    39ec:	08 95       	ret

000039ee <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    39ee:	1f 93       	push	r17
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    39f0:	8a e3       	ldi	r24, 0x3A	; 58
    39f2:	91 e0       	ldi	r25, 0x01	; 1
    39f4:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    39f8:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    39fa:	81 2f       	mov	r24, r17
    39fc:	0e 94 0d 1a 	call	0x341a	; 0x341a <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3a00:	1f 5f       	subi	r17, 0xFF	; 255
    3a02:	15 30       	cpi	r17, 0x05	; 5
    3a04:	d1 f7       	brne	.-12     	; 0x39fa <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    3a06:	1f 91       	pop	r17
    3a08:	08 95       	ret

00003a0a <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3a0a:	90 e0       	ldi	r25, 0x00	; 0
    3a0c:	a0 e0       	ldi	r26, 0x00	; 0
    3a0e:	b0 e0       	ldi	r27, 0x00	; 0
    3a10:	bc 01       	movw	r22, r24
    3a12:	cd 01       	movw	r24, r26
    3a14:	23 eb       	ldi	r18, 0xB3	; 179
    3a16:	36 ee       	ldi	r19, 0xE6	; 230
    3a18:	4e e0       	ldi	r20, 0x0E	; 14
    3a1a:	50 e0       	ldi	r21, 0x00	; 0
    3a1c:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    3a20:	20 91 51 04 	lds	r18, 0x0451
    3a24:	30 91 52 04 	lds	r19, 0x0452
    3a28:	40 91 53 04 	lds	r20, 0x0453
    3a2c:	50 91 54 04 	lds	r21, 0x0454
    3a30:	26 0f       	add	r18, r22
    3a32:	37 1f       	adc	r19, r23
    3a34:	48 1f       	adc	r20, r24
    3a36:	59 1f       	adc	r21, r25
    3a38:	20 93 51 04 	sts	0x0451, r18
    3a3c:	30 93 52 04 	sts	0x0452, r19
    3a40:	40 93 53 04 	sts	0x0453, r20
    3a44:	50 93 54 04 	sts	0x0454, r21
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3a48:	8d e4       	ldi	r24, 0x4D	; 77
    3a4a:	94 e0       	ldi	r25, 0x04	; 4
    3a4c:	0e 94 c7 27 	call	0x4f8e	; 0x4f8e <nrk_time_compact_nanos>
}
    3a50:	08 95       	ret

00003a52 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3a52:	e0 91 12 08 	lds	r30, 0x0812
    3a56:	f0 91 13 08 	lds	r31, 0x0813
    3a5a:	84 87       	std	Z+12, r24	; 0x0c
}
    3a5c:	08 95       	ret

00003a5e <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    3a5e:	e0 91 12 08 	lds	r30, 0x0812
    3a62:	f0 91 13 08 	lds	r31, 0x0813
    return nrk_cur_task_TCB->errno;
}
    3a66:	84 85       	ldd	r24, Z+12	; 0x0c
    3a68:	08 95       	ret

00003a6a <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3a6a:	dc 01       	movw	r26, r24
    3a6c:	fb 01       	movw	r30, r22
    if (error_num == 0)
    3a6e:	80 91 16 06 	lds	r24, 0x0616
    3a72:	88 23       	and	r24, r24
    3a74:	29 f0       	breq	.+10     	; 0x3a80 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    3a76:	80 83       	st	Z, r24
    *task_id = error_task;
    3a78:	80 91 28 04 	lds	r24, 0x0428
    3a7c:	8c 93       	st	X, r24
    3a7e:	81 e0       	ldi	r24, 0x01	; 1
    return 1;
}
    3a80:	08 95       	ret

00003a82 <pause>:
    }

}

void pause()
{
    3a82:	df 93       	push	r29
    3a84:	cf 93       	push	r28
    3a86:	0f 92       	push	r0
    3a88:	cd b7       	in	r28, 0x3d	; 61
    3a8a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3a8c:	19 82       	std	Y+1, r1	; 0x01
    3a8e:	07 c0       	rjmp	.+14     	; 0x3a9e <pause+0x1c>
        nrk_spin_wait_us (2000);
    3a90:	80 ed       	ldi	r24, 0xD0	; 208
    3a92:	97 e0       	ldi	r25, 0x07	; 7
    3a94:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3a98:	89 81       	ldd	r24, Y+1	; 0x01
    3a9a:	8f 5f       	subi	r24, 0xFF	; 255
    3a9c:	89 83       	std	Y+1, r24	; 0x01
    3a9e:	89 81       	ldd	r24, Y+1	; 0x01
    3aa0:	84 36       	cpi	r24, 0x64	; 100
    3aa2:	b0 f3       	brcs	.-20     	; 0x3a90 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3aa4:	0f 90       	pop	r0
    3aa6:	cf 91       	pop	r28
    3aa8:	df 91       	pop	r29
    3aaa:	08 95       	ret

00003aac <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3aac:	81 e0       	ldi	r24, 0x01	; 1
    3aae:	90 e0       	ldi	r25, 0x00	; 0
    3ab0:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_led_set>
    pause();
    3ab4:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
    nrk_led_clr(GREEN_LED);
    3ab8:	81 e0       	ldi	r24, 0x01	; 1
    3aba:	90 e0       	ldi	r25, 0x00	; 0
    3abc:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    pause();
    3ac0:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
}
    3ac4:	08 95       	ret

00003ac6 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3ac6:	81 e0       	ldi	r24, 0x01	; 1
    3ac8:	90 e0       	ldi	r25, 0x00	; 0
    3aca:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_led_set>
    pause();
    3ace:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
    pause();
    3ad2:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
    pause();
    3ad6:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
    nrk_led_clr(GREEN_LED);
    3ada:	81 e0       	ldi	r24, 0x01	; 1
    3adc:	90 e0       	ldi	r25, 0x00	; 0
    3ade:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    pause();
    3ae2:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
}
    3ae6:	08 95       	ret

00003ae8 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3ae8:	ff 92       	push	r15
    3aea:	0f 93       	push	r16
    3aec:	1f 93       	push	r17
    3aee:	df 93       	push	r29
    3af0:	cf 93       	push	r28
    3af2:	00 d0       	rcall	.+0      	; 0x3af4 <blink_morse_code_error+0xc>
    3af4:	0f 92       	push	r0
    3af6:	cd b7       	in	r28, 0x3d	; 61
    3af8:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3afa:	00 d0       	rcall	.+0      	; 0x3afc <blink_morse_code_error+0x14>
    3afc:	00 d0       	rcall	.+0      	; 0x3afe <blink_morse_code_error+0x16>
    3afe:	00 d0       	rcall	.+0      	; 0x3b00 <blink_morse_code_error+0x18>
    3b00:	ed b7       	in	r30, 0x3d	; 61
    3b02:	fe b7       	in	r31, 0x3e	; 62
    3b04:	31 96       	adiw	r30, 0x01	; 1
    3b06:	8e 01       	movw	r16, r28
    3b08:	0f 5f       	subi	r16, 0xFF	; 255
    3b0a:	1f 4f       	sbci	r17, 0xFF	; 255
    3b0c:	ad b7       	in	r26, 0x3d	; 61
    3b0e:	be b7       	in	r27, 0x3e	; 62
    3b10:	12 96       	adiw	r26, 0x02	; 2
    3b12:	1c 93       	st	X, r17
    3b14:	0e 93       	st	-X, r16
    3b16:	11 97       	sbiw	r26, 0x01	; 1
    3b18:	2b ef       	ldi	r18, 0xFB	; 251
    3b1a:	31 e0       	ldi	r19, 0x01	; 1
    3b1c:	33 83       	std	Z+3, r19	; 0x03
    3b1e:	22 83       	std	Z+2, r18	; 0x02
    3b20:	84 83       	std	Z+4, r24	; 0x04
    3b22:	15 82       	std	Z+5, r1	; 0x05
    3b24:	0e 94 fe 4c 	call	0x99fc	; 0x99fc <sprintf>
    3b28:	ff 24       	eor	r15, r15
    3b2a:	8d b7       	in	r24, 0x3d	; 61
    3b2c:	9e b7       	in	r25, 0x3e	; 62
    3b2e:	06 96       	adiw	r24, 0x06	; 6
    3b30:	0f b6       	in	r0, 0x3f	; 63
    3b32:	f8 94       	cli
    3b34:	9e bf       	out	0x3e, r25	; 62
    3b36:	0f be       	out	0x3f, r0	; 63
    3b38:	8d bf       	out	0x3d, r24	; 61
    3b3a:	71 c0       	rjmp	.+226    	; 0x3c1e <blink_morse_code_error+0x136>

    for(i=0; i<strlen(str); i++ )
    {
        switch( str[i])
    3b3c:	a0 0f       	add	r26, r16
    3b3e:	b1 1f       	adc	r27, r17
    3b40:	8c 91       	ld	r24, X
    3b42:	84 33       	cpi	r24, 0x34	; 52
    3b44:	d1 f1       	breq	.+116    	; 0x3bba <blink_morse_code_error+0xd2>
    3b46:	85 33       	cpi	r24, 0x35	; 53
    3b48:	70 f4       	brcc	.+28     	; 0x3b66 <blink_morse_code_error+0x7e>
    3b4a:	81 33       	cpi	r24, 0x31	; 49
    3b4c:	f9 f0       	breq	.+62     	; 0x3b8c <blink_morse_code_error+0xa4>
    3b4e:	82 33       	cpi	r24, 0x32	; 50
    3b50:	20 f4       	brcc	.+8      	; 0x3b5a <blink_morse_code_error+0x72>
    3b52:	80 33       	cpi	r24, 0x30	; 48
    3b54:	09 f0       	breq	.+2      	; 0x3b58 <blink_morse_code_error+0x70>
    3b56:	5c c0       	rjmp	.+184    	; 0x3c10 <blink_morse_code_error+0x128>
    3b58:	16 c0       	rjmp	.+44     	; 0x3b86 <blink_morse_code_error+0x9e>
    3b5a:	82 33       	cpi	r24, 0x32	; 50
    3b5c:	11 f1       	breq	.+68     	; 0x3ba2 <blink_morse_code_error+0xba>
    3b5e:	83 33       	cpi	r24, 0x33	; 51
    3b60:	09 f0       	breq	.+2      	; 0x3b64 <blink_morse_code_error+0x7c>
    3b62:	56 c0       	rjmp	.+172    	; 0x3c10 <blink_morse_code_error+0x128>
    3b64:	23 c0       	rjmp	.+70     	; 0x3bac <blink_morse_code_error+0xc4>
    3b66:	87 33       	cpi	r24, 0x37	; 55
    3b68:	c9 f1       	breq	.+114    	; 0x3bdc <blink_morse_code_error+0xf4>
    3b6a:	88 33       	cpi	r24, 0x38	; 56
    3b6c:	30 f4       	brcc	.+12     	; 0x3b7a <blink_morse_code_error+0x92>
    3b6e:	85 33       	cpi	r24, 0x35	; 53
    3b70:	69 f1       	breq	.+90     	; 0x3bcc <blink_morse_code_error+0xe4>
    3b72:	86 33       	cpi	r24, 0x36	; 54
    3b74:	09 f0       	breq	.+2      	; 0x3b78 <blink_morse_code_error+0x90>
    3b76:	4c c0       	rjmp	.+152    	; 0x3c10 <blink_morse_code_error+0x128>
    3b78:	2c c0       	rjmp	.+88     	; 0x3bd2 <blink_morse_code_error+0xea>
    3b7a:	88 33       	cpi	r24, 0x38	; 56
    3b7c:	b1 f1       	breq	.+108    	; 0x3bea <blink_morse_code_error+0x102>
    3b7e:	89 33       	cpi	r24, 0x39	; 57
    3b80:	09 f0       	breq	.+2      	; 0x3b84 <blink_morse_code_error+0x9c>
    3b82:	46 c0       	rjmp	.+140    	; 0x3c10 <blink_morse_code_error+0x128>
    3b84:	3b c0       	rjmp	.+118    	; 0x3bfc <blink_morse_code_error+0x114>
        {
        case '0':
            blink_dash();
    3b86:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
    3b8a:	02 c0       	rjmp	.+4      	; 0x3b90 <blink_morse_code_error+0xa8>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3b8c:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dash();
    3b90:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3b94:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3b98:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3b9c:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
    3ba0:	37 c0       	rjmp	.+110    	; 0x3c10 <blink_morse_code_error+0x128>
            break;
        case '2':
            blink_dot();
    3ba2:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3ba6:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3baa:	f4 cf       	rjmp	.-24     	; 0x3b94 <blink_morse_code_error+0xac>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3bac:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3bb0:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3bb4:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3bb8:	ef cf       	rjmp	.-34     	; 0x3b98 <blink_morse_code_error+0xb0>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3bba:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3bbe:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3bc2:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            blink_dot();
    3bc6:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3bca:	e8 cf       	rjmp	.-48     	; 0x3b9c <blink_morse_code_error+0xb4>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3bcc:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3bd0:	02 c0       	rjmp	.+4      	; 0x3bd6 <blink_morse_code_error+0xee>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3bd2:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dot();
    3bd6:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3bda:	04 c0       	rjmp	.+8      	; 0x3be4 <blink_morse_code_error+0xfc>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3bdc:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3be0:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dot();
    3be4:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3be8:	06 c0       	rjmp	.+12     	; 0x3bf6 <blink_morse_code_error+0x10e>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3bea:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3bee:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3bf2:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dot();
    3bf6:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
    3bfa:	08 c0       	rjmp	.+16     	; 0x3c0c <blink_morse_code_error+0x124>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3bfc:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3c00:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3c04:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dash();
    3c08:	0e 94 63 1d 	call	0x3ac6	; 0x3ac6 <blink_dash>
            blink_dot();
    3c0c:	0e 94 56 1d 	call	0x3aac	; 0x3aac <blink_dot>
            break;
        }
        pause();
    3c10:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
        pause();
    3c14:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
        pause();
    3c18:	0e 94 41 1d 	call	0x3a82	; 0x3a82 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3c1c:	f3 94       	inc	r15
    3c1e:	f8 01       	movw	r30, r16
    3c20:	01 90       	ld	r0, Z+
    3c22:	00 20       	and	r0, r0
    3c24:	e9 f7       	brne	.-6      	; 0x3c20 <blink_morse_code_error+0x138>
    3c26:	31 97       	sbiw	r30, 0x01	; 1
    3c28:	e0 1b       	sub	r30, r16
    3c2a:	f1 0b       	sbc	r31, r17
    3c2c:	af 2d       	mov	r26, r15
    3c2e:	b0 e0       	ldi	r27, 0x00	; 0
    3c30:	ae 17       	cp	r26, r30
    3c32:	bf 07       	cpc	r27, r31
    3c34:	08 f4       	brcc	.+2      	; 0x3c38 <blink_morse_code_error+0x150>
    3c36:	82 cf       	rjmp	.-252    	; 0x3b3c <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3c38:	0f 90       	pop	r0
    3c3a:	0f 90       	pop	r0
    3c3c:	0f 90       	pop	r0
    3c3e:	cf 91       	pop	r28
    3c40:	df 91       	pop	r29
    3c42:	1f 91       	pop	r17
    3c44:	0f 91       	pop	r16
    3c46:	ff 90       	pop	r15
    3c48:	08 95       	ret

00003c4a <nrk_error_print>:
}

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3c4a:	80 91 16 06 	lds	r24, 0x0616
    3c4e:	88 23       	and	r24, r24
    3c50:	09 f4       	brne	.+2      	; 0x3c54 <nrk_error_print+0xa>
    3c52:	9b c0       	rjmp	.+310    	; 0x3d8a <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3c54:	82 e5       	ldi	r24, 0x52	; 82
    3c56:	94 e0       	ldi	r25, 0x04	; 4
    3c58:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
        printf ("%d", error_task);
    3c5c:	00 d0       	rcall	.+0      	; 0x3c5e <nrk_error_print+0x14>
    3c5e:	00 d0       	rcall	.+0      	; 0x3c60 <nrk_error_print+0x16>
    3c60:	ed b7       	in	r30, 0x3d	; 61
    3c62:	fe b7       	in	r31, 0x3e	; 62
    3c64:	31 96       	adiw	r30, 0x01	; 1
    3c66:	8b ef       	ldi	r24, 0xFB	; 251
    3c68:	91 e0       	ldi	r25, 0x01	; 1
    3c6a:	ad b7       	in	r26, 0x3d	; 61
    3c6c:	be b7       	in	r27, 0x3e	; 62
    3c6e:	12 96       	adiw	r26, 0x02	; 2
    3c70:	9c 93       	st	X, r25
    3c72:	8e 93       	st	-X, r24
    3c74:	11 97       	sbiw	r26, 0x01	; 1
    3c76:	80 91 28 04 	lds	r24, 0x0428
    3c7a:	82 83       	std	Z+2, r24	; 0x02
    3c7c:	13 82       	std	Z+3, r1	; 0x03
    3c7e:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        nrk_kprintf (PSTR ("): "));
    3c82:	0f 90       	pop	r0
    3c84:	0f 90       	pop	r0
    3c86:	0f 90       	pop	r0
    3c88:	0f 90       	pop	r0
    3c8a:	8e e4       	ldi	r24, 0x4E	; 78
    3c8c:	94 e0       	ldi	r25, 0x04	; 4
    3c8e:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3c92:	80 91 16 06 	lds	r24, 0x0616
    3c96:	88 31       	cpi	r24, 0x18	; 24
    3c98:	10 f0       	brcs	.+4      	; 0x3c9e <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3c9a:	10 92 16 06 	sts	0x0616, r1
        switch (error_num)
    3c9e:	80 91 16 06 	lds	r24, 0x0616
    3ca2:	90 e0       	ldi	r25, 0x00	; 0
    3ca4:	fc 01       	movw	r30, r24
    3ca6:	31 97       	sbiw	r30, 0x01	; 1
    3ca8:	e6 31       	cpi	r30, 0x16	; 22
    3caa:	f1 05       	cpc	r31, r1
    3cac:	08 f0       	brcs	.+2      	; 0x3cb0 <nrk_error_print+0x66>
    3cae:	4a c0       	rjmp	.+148    	; 0x3d44 <nrk_error_print+0xfa>
    3cb0:	ea 5b       	subi	r30, 0xBA	; 186
    3cb2:	ff 4f       	sbci	r31, 0xFF	; 255
    3cb4:	ee 0f       	add	r30, r30
    3cb6:	ff 1f       	adc	r31, r31
    3cb8:	05 90       	lpm	r0, Z+
    3cba:	f4 91       	lpm	r31, Z+
    3cbc:	e0 2d       	mov	r30, r0
    3cbe:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3cc0:	82 e1       	ldi	r24, 0x12	; 18
    3cc2:	94 e0       	ldi	r25, 0x04	; 4
    3cc4:	41 c0       	rjmp	.+130    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3cc6:	8b ee       	ldi	r24, 0xEB	; 235
    3cc8:	93 e0       	ldi	r25, 0x03	; 3
    3cca:	3e c0       	rjmp	.+124    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3ccc:	87 ed       	ldi	r24, 0xD7	; 215
    3cce:	93 e0       	ldi	r25, 0x03	; 3
    3cd0:	3b c0       	rjmp	.+118    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3cd2:	81 ec       	ldi	r24, 0xC1	; 193
    3cd4:	93 e0       	ldi	r25, 0x03	; 3
    3cd6:	38 c0       	rjmp	.+112    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3cd8:	86 ea       	ldi	r24, 0xA6	; 166
    3cda:	93 e0       	ldi	r25, 0x03	; 3
    3cdc:	35 c0       	rjmp	.+106    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3cde:	80 e9       	ldi	r24, 0x90	; 144
    3ce0:	93 e0       	ldi	r25, 0x03	; 3
    3ce2:	32 c0       	rjmp	.+100    	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3ce4:	88 e7       	ldi	r24, 0x78	; 120
    3ce6:	93 e0       	ldi	r25, 0x03	; 3
    3ce8:	2f c0       	rjmp	.+94     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3cea:	85 e6       	ldi	r24, 0x65	; 101
    3cec:	93 e0       	ldi	r25, 0x03	; 3
    3cee:	2c c0       	rjmp	.+88     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3cf0:	82 e5       	ldi	r24, 0x52	; 82
    3cf2:	93 e0       	ldi	r25, 0x03	; 3
    3cf4:	29 c0       	rjmp	.+82     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3cf6:	84 e3       	ldi	r24, 0x34	; 52
    3cf8:	93 e0       	ldi	r25, 0x03	; 3
    3cfa:	26 c0       	rjmp	.+76     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3cfc:	8f e0       	ldi	r24, 0x0F	; 15
    3cfe:	93 e0       	ldi	r25, 0x03	; 3
    3d00:	23 c0       	rjmp	.+70     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3d02:	83 e0       	ldi	r24, 0x03	; 3
    3d04:	93 e0       	ldi	r25, 0x03	; 3
    3d06:	20 c0       	rjmp	.+64     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3d08:	88 ee       	ldi	r24, 0xE8	; 232
    3d0a:	92 e0       	ldi	r25, 0x02	; 2
    3d0c:	1d c0       	rjmp	.+58     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3d0e:	89 ed       	ldi	r24, 0xD9	; 217
    3d10:	92 e0       	ldi	r25, 0x02	; 2
    3d12:	1a c0       	rjmp	.+52     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3d14:	85 ec       	ldi	r24, 0xC5	; 197
    3d16:	92 e0       	ldi	r25, 0x02	; 2
    3d18:	17 c0       	rjmp	.+46     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3d1a:	84 eb       	ldi	r24, 0xB4	; 180
    3d1c:	92 e0       	ldi	r25, 0x02	; 2
    3d1e:	14 c0       	rjmp	.+40     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3d20:	80 ea       	ldi	r24, 0xA0	; 160
    3d22:	92 e0       	ldi	r25, 0x02	; 2
    3d24:	11 c0       	rjmp	.+34     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3d26:	80 e8       	ldi	r24, 0x80	; 128
    3d28:	92 e0       	ldi	r25, 0x02	; 2
    3d2a:	0e c0       	rjmp	.+28     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3d2c:	88 e6       	ldi	r24, 0x68	; 104
    3d2e:	92 e0       	ldi	r25, 0x02	; 2
    3d30:	0b c0       	rjmp	.+22     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3d32:	8d e4       	ldi	r24, 0x4D	; 77
    3d34:	92 e0       	ldi	r25, 0x02	; 2
    3d36:	08 c0       	rjmp	.+16     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3d38:	8c e3       	ldi	r24, 0x3C	; 60
    3d3a:	92 e0       	ldi	r25, 0x02	; 2
    3d3c:	05 c0       	rjmp	.+10     	; 0x3d48 <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3d3e:	8d e2       	ldi	r24, 0x2D	; 45
    3d40:	92 e0       	ldi	r25, 0x02	; 2
    3d42:	02 c0       	rjmp	.+4      	; 0x3d48 <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3d44:	86 e2       	ldi	r24, 0x26	; 38
    3d46:	92 e0       	ldi	r25, 0x02	; 2
    3d48:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
        }
        putchar ('\r');
    3d4c:	60 91 bf 08 	lds	r22, 0x08BF
    3d50:	70 91 c0 08 	lds	r23, 0x08C0
    3d54:	8d e0       	ldi	r24, 0x0D	; 13
    3d56:	90 e0       	ldi	r25, 0x00	; 0
    3d58:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
        putchar ('\n');
    3d5c:	60 91 bf 08 	lds	r22, 0x08BF
    3d60:	70 91 c0 08 	lds	r23, 0x08C0
    3d64:	8a e0       	ldi	r24, 0x0A	; 10
    3d66:	90 e0       	ldi	r25, 0x00	; 0
    3d68:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3d6c:	80 91 16 06 	lds	r24, 0x0616
    3d70:	80 31       	cpi	r24, 0x10	; 16
    3d72:	49 f0       	breq	.+18     	; 0x3d86 <nrk_error_print+0x13c>
    3d74:	83 31       	cpi	r24, 0x13	; 19
    3d76:	39 f0       	breq	.+14     	; 0x3d86 <nrk_error_print+0x13c>
    3d78:	84 31       	cpi	r24, 0x14	; 20
    3d7a:	29 f0       	breq	.+10     	; 0x3d86 <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3d7c:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_enable>
            nrk_int_disable();
    3d80:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    3d84:	ff cf       	rjmp	.-2      	; 0x3d84 <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3d86:	10 92 16 06 	sts	0x0616, r1
    return t;
}
    3d8a:	80 e0       	ldi	r24, 0x00	; 0
    3d8c:	08 95       	ret

00003d8e <_nrk_log_error>:
    return nrk_cur_task_TCB->errno;
}

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3d8e:	ff 92       	push	r15
    3d90:	0f 93       	push	r16
    3d92:	1f 93       	push	r17
    3d94:	08 2f       	mov	r16, r24
    3d96:	f6 2e       	mov	r15, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3d98:	80 e0       	ldi	r24, 0x00	; 0
    3d9a:	92 e0       	ldi	r25, 0x02	; 2
    3d9c:	0e 94 73 14 	call	0x28e6	; 0x28e6 <nrk_eeprom_read_byte>
    error_cnt++;
    3da0:	8f 5f       	subi	r24, 0xFF	; 255
    3da2:	80 93 72 03 	sts	0x0372, r24
    if(error_cnt==255) error_cnt=0;
    3da6:	8f 3f       	cpi	r24, 0xFF	; 255
    3da8:	11 f4       	brne	.+4      	; 0x3dae <_nrk_log_error+0x20>
    3daa:	10 92 72 03 	sts	0x0372, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3dae:	80 91 72 03 	lds	r24, 0x0372
    3db2:	16 e0       	ldi	r17, 0x06	; 6
    3db4:	81 9f       	mul	r24, r17
    3db6:	c0 01       	movw	r24, r0
    3db8:	11 24       	eor	r1, r1
    3dba:	8f 5f       	subi	r24, 0xFF	; 255
    3dbc:	9d 4f       	sbci	r25, 0xFD	; 253
    3dbe:	60 2f       	mov	r22, r16
    3dc0:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3dc4:	80 91 72 03 	lds	r24, 0x0372
    3dc8:	81 9f       	mul	r24, r17
    3dca:	c0 01       	movw	r24, r0
    3dcc:	11 24       	eor	r1, r1
    3dce:	8e 5f       	subi	r24, 0xFE	; 254
    3dd0:	9d 4f       	sbci	r25, 0xFD	; 253
    3dd2:	6f 2d       	mov	r22, r15
    3dd4:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3dd8:	80 91 72 03 	lds	r24, 0x0372
    3ddc:	23 e0       	ldi	r18, 0x03	; 3
    3dde:	82 9f       	mul	r24, r18
    3de0:	c0 01       	movw	r24, r0
    3de2:	11 24       	eor	r1, r1
    3de4:	88 0f       	add	r24, r24
    3de6:	99 1f       	adc	r25, r25
    3de8:	20 91 09 08 	lds	r18, 0x0809
    3dec:	30 91 0a 08 	lds	r19, 0x080A
    3df0:	40 91 0b 08 	lds	r20, 0x080B
    3df4:	50 91 0c 08 	lds	r21, 0x080C
    3df8:	25 2f       	mov	r18, r21
    3dfa:	33 27       	eor	r19, r19
    3dfc:	44 27       	eor	r20, r20
    3dfe:	55 27       	eor	r21, r21
    3e00:	8d 5f       	subi	r24, 0xFD	; 253
    3e02:	9d 4f       	sbci	r25, 0xFD	; 253
    3e04:	62 2f       	mov	r22, r18
    3e06:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3e0a:	80 91 72 03 	lds	r24, 0x0372
    3e0e:	81 9f       	mul	r24, r17
    3e10:	c0 01       	movw	r24, r0
    3e12:	11 24       	eor	r1, r1
    3e14:	20 91 09 08 	lds	r18, 0x0809
    3e18:	30 91 0a 08 	lds	r19, 0x080A
    3e1c:	40 91 0b 08 	lds	r20, 0x080B
    3e20:	50 91 0c 08 	lds	r21, 0x080C
    3e24:	9a 01       	movw	r18, r20
    3e26:	44 27       	eor	r20, r20
    3e28:	55 27       	eor	r21, r21
    3e2a:	8c 5f       	subi	r24, 0xFC	; 252
    3e2c:	9d 4f       	sbci	r25, 0xFD	; 253
    3e2e:	62 2f       	mov	r22, r18
    3e30:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3e34:	80 91 72 03 	lds	r24, 0x0372
    3e38:	81 9f       	mul	r24, r17
    3e3a:	c0 01       	movw	r24, r0
    3e3c:	11 24       	eor	r1, r1
    3e3e:	20 91 09 08 	lds	r18, 0x0809
    3e42:	30 91 0a 08 	lds	r19, 0x080A
    3e46:	40 91 0b 08 	lds	r20, 0x080B
    3e4a:	50 91 0c 08 	lds	r21, 0x080C
    3e4e:	23 2f       	mov	r18, r19
    3e50:	34 2f       	mov	r19, r20
    3e52:	45 2f       	mov	r20, r21
    3e54:	55 27       	eor	r21, r21
    3e56:	8b 5f       	subi	r24, 0xFB	; 251
    3e58:	9d 4f       	sbci	r25, 0xFD	; 253
    3e5a:	62 2f       	mov	r22, r18
    3e5c:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3e60:	80 91 72 03 	lds	r24, 0x0372
    3e64:	81 9f       	mul	r24, r17
    3e66:	c0 01       	movw	r24, r0
    3e68:	11 24       	eor	r1, r1
    3e6a:	8a 5f       	subi	r24, 0xFA	; 250
    3e6c:	9d 4f       	sbci	r25, 0xFD	; 253
    3e6e:	60 91 09 08 	lds	r22, 0x0809
    3e72:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3e76:	80 e0       	ldi	r24, 0x00	; 0
    3e78:	92 e0       	ldi	r25, 0x02	; 2
    3e7a:	60 91 72 03 	lds	r22, 0x0372
    3e7e:	0e 94 00 14 	call	0x2800	; 0x2800 <nrk_eeprom_write_byte>
}
    3e82:	1f 91       	pop	r17
    3e84:	0f 91       	pop	r16
    3e86:	ff 90       	pop	r15
    3e88:	08 95       	ret

00003e8a <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3e8a:	1f 93       	push	r17
    3e8c:	18 2f       	mov	r17, r24
    error_num = n;
    3e8e:	80 93 16 06 	sts	0x0616, r24
    error_task = task;
    3e92:	60 93 28 04 	sts	0x0428, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3e96:	0e 94 c7 1e 	call	0x3d8e	; 0x3d8e <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3e9a:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3e9e:	10 31       	cpi	r17, 0x10	; 16
    3ea0:	49 f0       	breq	.+18     	; 0x3eb4 <nrk_kernel_error_add+0x2a>
    3ea2:	13 31       	cpi	r17, 0x13	; 19
    3ea4:	39 f0       	breq	.+14     	; 0x3eb4 <nrk_kernel_error_add+0x2a>
    3ea6:	14 31       	cpi	r17, 0x14	; 20
    3ea8:	29 f0       	breq	.+10     	; 0x3eb4 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3eaa:	0e 94 ea 2f 	call	0x5fd4	; 0x5fd4 <nrk_watchdog_enable>
        nrk_int_disable();
    3eae:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    3eb2:	ff cf       	rjmp	.-2      	; 0x3eb2 <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3eb4:	1f 91       	pop	r17
    3eb6:	08 95       	ret

00003eb8 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3eb8:	80 93 16 06 	sts	0x0616, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3ebc:	e0 91 12 08 	lds	r30, 0x0812
    3ec0:	f0 91 13 08 	lds	r31, 0x0813
    3ec4:	60 85       	ldd	r22, Z+8	; 0x08
    3ec6:	60 93 28 04 	sts	0x0428, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3eca:	0e 94 c7 1e 	call	0x3d8e	; 0x3d8e <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3ece:	0e 94 25 1e 	call	0x3c4a	; 0x3c4a <nrk_error_print>
#endif  /*  */
}
    3ed2:	08 95       	ret

00003ed4 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3ed4:	99 27       	eor	r25, r25
    3ed6:	87 fd       	sbrc	r24, 7
    3ed8:	90 95       	com	r25
    3eda:	fc 01       	movw	r30, r24
    3edc:	25 e0       	ldi	r18, 0x05	; 5
    3ede:	ee 0f       	add	r30, r30
    3ee0:	ff 1f       	adc	r31, r31
    3ee2:	2a 95       	dec	r18
    3ee4:	e1 f7       	brne	.-8      	; 0x3ede <nrk_stack_check_pid+0xa>
    3ee6:	e8 0f       	add	r30, r24
    3ee8:	f9 1f       	adc	r31, r25
    3eea:	e9 5a       	subi	r30, 0xA9	; 169
    3eec:	f8 4f       	sbci	r31, 0xF8	; 248
    3eee:	a2 81       	ldd	r26, Z+2	; 0x02
    3ef0:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3ef2:	8c 91       	ld	r24, X
    3ef4:	85 35       	cpi	r24, 0x55	; 85
    3ef6:	21 f0       	breq	.+8      	; 0x3f00 <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    3ef8:	85 e5       	ldi	r24, 0x55	; 85
    3efa:	8c 93       	st	X, r24
    3efc:	8f ef       	ldi	r24, 0xFF	; 255
    3efe:	08 95       	ret
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3f00:	80 81       	ld	r24, Z
    3f02:	91 81       	ldd	r25, Z+1	; 0x01
    3f04:	80 50       	subi	r24, 0x00	; 0
    3f06:	91 41       	sbci	r25, 0x11	; 17
    3f08:	10 f4       	brcc	.+4      	; 0x3f0e <nrk_stack_check_pid+0x3a>
    3f0a:	81 e0       	ldi	r24, 0x01	; 1
    3f0c:	08 95       	ret
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3f0e:	82 e1       	ldi	r24, 0x12	; 18
    3f10:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>
    3f14:	8f ef       	ldi	r24, 0xFF	; 255
        return NRK_ERROR;
    }
#endif
    return NRK_OK;
}
    3f16:	08 95       	ret

00003f18 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3f18:	6f 92       	push	r6
    3f1a:	7f 92       	push	r7
    3f1c:	8f 92       	push	r8
    3f1e:	9f 92       	push	r9
    3f20:	af 92       	push	r10
    3f22:	bf 92       	push	r11
    3f24:	cf 92       	push	r12
    3f26:	df 92       	push	r13
    3f28:	ef 92       	push	r14
    3f2a:	ff 92       	push	r15
    3f2c:	0f 93       	push	r16
    3f2e:	1f 93       	push	r17
    3f30:	cf 93       	push	r28
    3f32:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3f34:	8e e5       	ldi	r24, 0x5E	; 94
    3f36:	94 e0       	ldi	r25, 0x04	; 4
    3f38:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3f3c:	00 d0       	rcall	.+0      	; 0x3f3e <dump_stack_info+0x26>
    3f3e:	00 d0       	rcall	.+0      	; 0x3f40 <dump_stack_info+0x28>
    3f40:	8e ef       	ldi	r24, 0xFE	; 254
    3f42:	91 e0       	ldi	r25, 0x01	; 1
    3f44:	ad b7       	in	r26, 0x3d	; 61
    3f46:	be b7       	in	r27, 0x3e	; 62
    3f48:	12 96       	adiw	r26, 0x02	; 2
    3f4a:	9c 93       	st	X, r25
    3f4c:	8e 93       	st	-X, r24
    3f4e:	11 97       	sbiw	r26, 0x01	; 1
    3f50:	e0 91 12 08 	lds	r30, 0x0812
    3f54:	f0 91 13 08 	lds	r31, 0x0813
    3f58:	80 85       	ldd	r24, Z+8	; 0x08
    3f5a:	99 27       	eor	r25, r25
    3f5c:	87 fd       	sbrc	r24, 7
    3f5e:	90 95       	com	r25
    3f60:	14 96       	adiw	r26, 0x04	; 4
    3f62:	9c 93       	st	X, r25
    3f64:	8e 93       	st	-X, r24
    3f66:	13 97       	sbiw	r26, 0x03	; 3
    3f68:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3f6c:	e0 91 12 08 	lds	r30, 0x0812
    3f70:	f0 91 13 08 	lds	r31, 0x0813
    3f74:	02 81       	ldd	r16, Z+2	; 0x02
    3f76:	13 81       	ldd	r17, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3f78:	87 e0       	ldi	r24, 0x07	; 7
    3f7a:	92 e0       	ldi	r25, 0x02	; 2
    3f7c:	ed b7       	in	r30, 0x3d	; 61
    3f7e:	fe b7       	in	r31, 0x3e	; 62
    3f80:	92 83       	std	Z+2, r25	; 0x02
    3f82:	81 83       	std	Z+1, r24	; 0x01
    3f84:	14 83       	std	Z+4, r17	; 0x04
    3f86:	03 83       	std	Z+3, r16	; 0x03
    3f88:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    printf( "canary = %x ",*stkc );
    3f8c:	ed b7       	in	r30, 0x3d	; 61
    3f8e:	fe b7       	in	r31, 0x3e	; 62
    3f90:	31 96       	adiw	r30, 0x01	; 1
    3f92:	54 e1       	ldi	r21, 0x14	; 20
    3f94:	c5 2e       	mov	r12, r21
    3f96:	52 e0       	ldi	r21, 0x02	; 2
    3f98:	d5 2e       	mov	r13, r21
    3f9a:	ad b7       	in	r26, 0x3d	; 61
    3f9c:	be b7       	in	r27, 0x3e	; 62
    3f9e:	12 96       	adiw	r26, 0x02	; 2
    3fa0:	dc 92       	st	X, r13
    3fa2:	ce 92       	st	-X, r12
    3fa4:	11 97       	sbiw	r26, 0x01	; 1
    3fa6:	d8 01       	movw	r26, r16
    3fa8:	8c 91       	ld	r24, X
    3faa:	82 83       	std	Z+2, r24	; 0x02
    3fac:	13 82       	std	Z+3, r1	; 0x03
    3fae:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3fb2:	41 e2       	ldi	r20, 0x21	; 33
    3fb4:	e4 2e       	mov	r14, r20
    3fb6:	42 e0       	ldi	r20, 0x02	; 2
    3fb8:	f4 2e       	mov	r15, r20
    3fba:	ed b7       	in	r30, 0x3d	; 61
    3fbc:	fe b7       	in	r31, 0x3e	; 62
    3fbe:	f2 82       	std	Z+2, r15	; 0x02
    3fc0:	e1 82       	std	Z+1, r14	; 0x01
    3fc2:	e0 91 12 08 	lds	r30, 0x0812
    3fc6:	f0 91 13 08 	lds	r31, 0x0813
    3fca:	80 81       	ld	r24, Z
    3fcc:	91 81       	ldd	r25, Z+1	; 0x01
    3fce:	ad b7       	in	r26, 0x3d	; 61
    3fd0:	be b7       	in	r27, 0x3e	; 62
    3fd2:	14 96       	adiw	r26, 0x04	; 4
    3fd4:	9c 93       	st	X, r25
    3fd6:	8e 93       	st	-X, r24
    3fd8:	13 97       	sbiw	r26, 0x03	; 3
    3fda:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3fde:	0b e2       	ldi	r16, 0x2B	; 43
    3fe0:	12 e0       	ldi	r17, 0x02	; 2
    3fe2:	ed b7       	in	r30, 0x3d	; 61
    3fe4:	fe b7       	in	r31, 0x3e	; 62
    3fe6:	12 83       	std	Z+2, r17	; 0x02
    3fe8:	01 83       	std	Z+1, r16	; 0x01
    3fea:	80 91 12 08 	lds	r24, 0x0812
    3fee:	90 91 13 08 	lds	r25, 0x0813
    3ff2:	94 83       	std	Z+4, r25	; 0x04
    3ff4:	83 83       	std	Z+3, r24	; 0x03
    3ff6:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    3ffa:	c7 e5       	ldi	r28, 0x57	; 87
    3ffc:	d7 e0       	ldi	r29, 0x07	; 7
    3ffe:	aa 24       	eor	r10, r10
    4000:	bb 24       	eor	r11, r11
    4002:	0f 90       	pop	r0
    4004:	0f 90       	pop	r0
    4006:	0f 90       	pop	r0
    4008:	0f 90       	pop	r0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    400a:	3b e3       	ldi	r19, 0x3B	; 59
    400c:	63 2e       	mov	r6, r19
    400e:	32 e0       	ldi	r19, 0x02	; 2
    4010:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    4012:	46 01       	movw	r8, r12
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    4014:	67 01       	movw	r12, r14
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4016:	78 01       	movw	r14, r16
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    4018:	0a 81       	ldd	r16, Y+2	; 0x02
    401a:	1b 81       	ldd	r17, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    401c:	00 d0       	rcall	.+0      	; 0x401e <dump_stack_info+0x106>
    401e:	00 d0       	rcall	.+0      	; 0x4020 <dump_stack_info+0x108>
    4020:	00 d0       	rcall	.+0      	; 0x4022 <dump_stack_info+0x10a>
    4022:	ed b7       	in	r30, 0x3d	; 61
    4024:	fe b7       	in	r31, 0x3e	; 62
    4026:	31 96       	adiw	r30, 0x01	; 1
    4028:	ad b7       	in	r26, 0x3d	; 61
    402a:	be b7       	in	r27, 0x3e	; 62
    402c:	12 96       	adiw	r26, 0x02	; 2
    402e:	7c 92       	st	X, r7
    4030:	6e 92       	st	-X, r6
    4032:	11 97       	sbiw	r26, 0x01	; 1
    4034:	b3 82       	std	Z+3, r11	; 0x03
    4036:	a2 82       	std	Z+2, r10	; 0x02
    4038:	15 83       	std	Z+5, r17	; 0x05
    403a:	04 83       	std	Z+4, r16	; 0x04
    403c:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        printf( "canary = %x ",*stkc );
    4040:	0f 90       	pop	r0
    4042:	0f 90       	pop	r0
    4044:	ed b7       	in	r30, 0x3d	; 61
    4046:	fe b7       	in	r31, 0x3e	; 62
    4048:	31 96       	adiw	r30, 0x01	; 1
    404a:	ad b7       	in	r26, 0x3d	; 61
    404c:	be b7       	in	r27, 0x3e	; 62
    404e:	11 96       	adiw	r26, 0x01	; 1
    4050:	8c 92       	st	X, r8
    4052:	11 97       	sbiw	r26, 0x01	; 1
    4054:	12 96       	adiw	r26, 0x02	; 2
    4056:	9c 92       	st	X, r9
    4058:	d8 01       	movw	r26, r16
    405a:	8c 91       	ld	r24, X
    405c:	82 83       	std	Z+2, r24	; 0x02
    405e:	13 82       	std	Z+3, r1	; 0x03
    4060:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    4064:	ed b7       	in	r30, 0x3d	; 61
    4066:	fe b7       	in	r31, 0x3e	; 62
    4068:	c1 82       	std	Z+1, r12	; 0x01
    406a:	d2 82       	std	Z+2, r13	; 0x02
    406c:	88 81       	ld	r24, Y
    406e:	99 81       	ldd	r25, Y+1	; 0x01
    4070:	94 83       	std	Z+4, r25	; 0x04
    4072:	83 83       	std	Z+3, r24	; 0x03
    4074:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4078:	ad b7       	in	r26, 0x3d	; 61
    407a:	be b7       	in	r27, 0x3e	; 62
    407c:	11 96       	adiw	r26, 0x01	; 1
    407e:	ec 92       	st	X, r14
    4080:	11 97       	sbiw	r26, 0x01	; 1
    4082:	12 96       	adiw	r26, 0x02	; 2
    4084:	fc 92       	st	X, r15
    4086:	12 97       	sbiw	r26, 0x02	; 2
    4088:	14 96       	adiw	r26, 0x04	; 4
    408a:	dc 93       	st	X, r29
    408c:	ce 93       	st	-X, r28
    408e:	13 97       	sbiw	r26, 0x03	; 3
    4090:	0e 94 b7 4c 	call	0x996e	; 0x996e <printf>
    4094:	08 94       	sec
    4096:	a1 1c       	adc	r10, r1
    4098:	b1 1c       	adc	r11, r1
    409a:	a1 96       	adiw	r28, 0x21	; 33
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    409c:	0f 90       	pop	r0
    409e:	0f 90       	pop	r0
    40a0:	0f 90       	pop	r0
    40a2:	0f 90       	pop	r0
    40a4:	b5 e0       	ldi	r27, 0x05	; 5
    40a6:	ab 16       	cp	r10, r27
    40a8:	b1 04       	cpc	r11, r1
    40aa:	09 f0       	breq	.+2      	; 0x40ae <dump_stack_info+0x196>
    40ac:	b5 cf       	rjmp	.-150    	; 0x4018 <dump_stack_info+0x100>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    40ae:	df 91       	pop	r29
    40b0:	cf 91       	pop	r28
    40b2:	1f 91       	pop	r17
    40b4:	0f 91       	pop	r16
    40b6:	ff 90       	pop	r15
    40b8:	ef 90       	pop	r14
    40ba:	df 90       	pop	r13
    40bc:	cf 90       	pop	r12
    40be:	bf 90       	pop	r11
    40c0:	af 90       	pop	r10
    40c2:	9f 90       	pop	r9
    40c4:	8f 90       	pop	r8
    40c6:	7f 90       	pop	r7
    40c8:	6f 90       	pop	r6
    40ca:	08 95       	ret

000040cc <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    40cc:	cf 93       	push	r28
    40ce:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    40d0:	e0 91 12 08 	lds	r30, 0x0812
    40d4:	f0 91 13 08 	lds	r31, 0x0813
    40d8:	c2 81       	ldd	r28, Z+2	; 0x02
    40da:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    40dc:	88 81       	ld	r24, Y
    40de:	85 35       	cpi	r24, 0x55	; 85
    40e0:	39 f0       	breq	.+14     	; 0x40f0 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    40e2:	0e 94 8c 1f 	call	0x3f18	; 0x3f18 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    40e6:	81 e0       	ldi	r24, 0x01	; 1
    40e8:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    40ec:	85 e5       	ldi	r24, 0x55	; 85
    40ee:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    40f0:	e0 91 12 08 	lds	r30, 0x0812
    40f4:	f0 91 13 08 	lds	r31, 0x0813
    40f8:	80 81       	ld	r24, Z
    40fa:	91 81       	ldd	r25, Z+1	; 0x01
    40fc:	80 50       	subi	r24, 0x00	; 0
    40fe:	91 41       	sbci	r25, 0x11	; 17
    4100:	28 f0       	brcs	.+10     	; 0x410c <nrk_stack_check+0x40>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4102:	0e 94 8c 1f 	call	0x3f18	; 0x3f18 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4106:	82 e1       	ldi	r24, 0x12	; 18
    4108:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>




#endif
}
    410c:	df 91       	pop	r29
    410e:	cf 91       	pop	r28
    4110:	08 95       	ret

00004112 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    4112:	40 91 d5 04 	lds	r20, 0x04D5
    4116:	50 91 d6 04 	lds	r21, 0x04D6
    411a:	60 91 d7 04 	lds	r22, 0x04D7
    411e:	70 91 d8 04 	lds	r23, 0x04D8
    4122:	20 e0       	ldi	r18, 0x00	; 0
    4124:	30 e0       	ldi	r19, 0x00	; 0
    4126:	db 01       	movw	r26, r22
    4128:	ca 01       	movw	r24, r20
    412a:	02 2e       	mov	r0, r18
    412c:	04 c0       	rjmp	.+8      	; 0x4136 <nrk_signal_create+0x24>
    412e:	b6 95       	lsr	r27
    4130:	a7 95       	ror	r26
    4132:	97 95       	ror	r25
    4134:	87 95       	ror	r24
    4136:	0a 94       	dec	r0
    4138:	d2 f7       	brpl	.-12     	; 0x412e <nrk_signal_create+0x1c>
    413a:	81 70       	andi	r24, 0x01	; 1
    413c:	90 70       	andi	r25, 0x00	; 0
    413e:	89 2b       	or	r24, r25
    4140:	d1 f4       	brne	.+52     	; 0x4176 <nrk_signal_create+0x64>
		{    
			_nrk_signal_list|=SIG(i);
    4142:	81 e0       	ldi	r24, 0x01	; 1
    4144:	90 e0       	ldi	r25, 0x00	; 0
    4146:	a0 e0       	ldi	r26, 0x00	; 0
    4148:	b0 e0       	ldi	r27, 0x00	; 0
    414a:	02 2e       	mov	r0, r18
    414c:	04 c0       	rjmp	.+8      	; 0x4156 <nrk_signal_create+0x44>
    414e:	88 0f       	add	r24, r24
    4150:	99 1f       	adc	r25, r25
    4152:	aa 1f       	adc	r26, r26
    4154:	bb 1f       	adc	r27, r27
    4156:	0a 94       	dec	r0
    4158:	d2 f7       	brpl	.-12     	; 0x414e <nrk_signal_create+0x3c>
    415a:	84 2b       	or	r24, r20
    415c:	95 2b       	or	r25, r21
    415e:	a6 2b       	or	r26, r22
    4160:	b7 2b       	or	r27, r23
    4162:	80 93 d5 04 	sts	0x04D5, r24
    4166:	90 93 d6 04 	sts	0x04D6, r25
    416a:	a0 93 d7 04 	sts	0x04D7, r26
    416e:	b0 93 d8 04 	sts	0x04D8, r27
			return i;
    4172:	82 2f       	mov	r24, r18
    4174:	08 95       	ret
    4176:	2f 5f       	subi	r18, 0xFF	; 255
    4178:	3f 4f       	sbci	r19, 0xFF	; 255
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    417a:	20 32       	cpi	r18, 0x20	; 32
    417c:	31 05       	cpc	r19, r1
    417e:	99 f6       	brne	.-90     	; 0x4126 <nrk_signal_create+0x14>
    4180:	8f ef       	ldi	r24, 0xFF	; 255
		}
	}
	return NRK_ERROR;


}
    4182:	08 95       	ret

00004184 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    4184:	e0 91 12 08 	lds	r30, 0x0812
    4188:	f0 91 13 08 	lds	r31, 0x0813
    418c:	65 85       	ldd	r22, Z+13	; 0x0d
    418e:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    4190:	87 85       	ldd	r24, Z+15	; 0x0f
    4192:	90 89       	ldd	r25, Z+16	; 0x10
    4194:	08 95       	ret

00004196 <nrk_signal_unregister>:
	return NRK_OK;
}


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4196:	ef 92       	push	r14
    4198:	ff 92       	push	r15
    419a:	0f 93       	push	r16
    419c:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    419e:	21 e0       	ldi	r18, 0x01	; 1
    41a0:	30 e0       	ldi	r19, 0x00	; 0
    41a2:	40 e0       	ldi	r20, 0x00	; 0
    41a4:	50 e0       	ldi	r21, 0x00	; 0
    41a6:	04 c0       	rjmp	.+8      	; 0x41b0 <nrk_signal_unregister+0x1a>
    41a8:	22 0f       	add	r18, r18
    41aa:	33 1f       	adc	r19, r19
    41ac:	44 1f       	adc	r20, r20
    41ae:	55 1f       	adc	r21, r21
    41b0:	8a 95       	dec	r24
    41b2:	d2 f7       	brpl	.-12     	; 0x41a8 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    41b4:	e0 91 12 08 	lds	r30, 0x0812
    41b8:	f0 91 13 08 	lds	r31, 0x0813
    41bc:	e5 84       	ldd	r14, Z+13	; 0x0d
    41be:	f6 84       	ldd	r15, Z+14	; 0x0e
    41c0:	07 85       	ldd	r16, Z+15	; 0x0f
    41c2:	10 89       	ldd	r17, Z+16	; 0x10
    41c4:	da 01       	movw	r26, r20
    41c6:	c9 01       	movw	r24, r18
    41c8:	8e 21       	and	r24, r14
    41ca:	9f 21       	and	r25, r15
    41cc:	a0 23       	and	r26, r16
    41ce:	b1 23       	and	r27, r17
    41d0:	00 97       	sbiw	r24, 0x00	; 0
    41d2:	a1 05       	cpc	r26, r1
    41d4:	b1 05       	cpc	r27, r1
    41d6:	11 f4       	brne	.+4      	; 0x41dc <nrk_signal_unregister+0x46>
    41d8:	8f ef       	ldi	r24, 0xFF	; 255
    41da:	19 c0       	rjmp	.+50     	; 0x420e <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    41dc:	20 95       	com	r18
    41de:	30 95       	com	r19
    41e0:	40 95       	com	r20
    41e2:	50 95       	com	r21
    41e4:	e2 22       	and	r14, r18
    41e6:	f3 22       	and	r15, r19
    41e8:	04 23       	and	r16, r20
    41ea:	15 23       	and	r17, r21
    41ec:	e5 86       	std	Z+13, r14	; 0x0d
    41ee:	f6 86       	std	Z+14, r15	; 0x0e
    41f0:	07 87       	std	Z+15, r16	; 0x0f
    41f2:	10 8b       	std	Z+16, r17	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    41f4:	81 89       	ldd	r24, Z+17	; 0x11
    41f6:	92 89       	ldd	r25, Z+18	; 0x12
    41f8:	a3 89       	ldd	r26, Z+19	; 0x13
    41fa:	b4 89       	ldd	r27, Z+20	; 0x14
    41fc:	82 23       	and	r24, r18
    41fe:	93 23       	and	r25, r19
    4200:	a4 23       	and	r26, r20
    4202:	b5 23       	and	r27, r21
    4204:	81 8b       	std	Z+17, r24	; 0x11
    4206:	92 8b       	std	Z+18, r25	; 0x12
    4208:	a3 8b       	std	Z+19, r26	; 0x13
    420a:	b4 8b       	std	Z+20, r27	; 0x14
    420c:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
		return NRK_ERROR;
return NRK_OK;
}
    420e:	1f 91       	pop	r17
    4210:	0f 91       	pop	r16
    4212:	ff 90       	pop	r15
    4214:	ef 90       	pop	r14
    4216:	08 95       	ret

00004218 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    4218:	68 2f       	mov	r22, r24
    421a:	77 27       	eor	r23, r23
    421c:	67 fd       	sbrc	r22, 7
    421e:	70 95       	com	r23
    4220:	80 91 d5 04 	lds	r24, 0x04D5
    4224:	90 91 d6 04 	lds	r25, 0x04D6
    4228:	a0 91 d7 04 	lds	r26, 0x04D7
    422c:	b0 91 d8 04 	lds	r27, 0x04D8
    4230:	06 2e       	mov	r0, r22
    4232:	04 c0       	rjmp	.+8      	; 0x423c <nrk_signal_register+0x24>
    4234:	b6 95       	lsr	r27
    4236:	a7 95       	ror	r26
    4238:	97 95       	ror	r25
    423a:	87 95       	ror	r24
    423c:	0a 94       	dec	r0
    423e:	d2 f7       	brpl	.-12     	; 0x4234 <nrk_signal_register+0x1c>
    4240:	81 70       	andi	r24, 0x01	; 1
    4242:	90 70       	andi	r25, 0x00	; 0
    4244:	89 2b       	or	r24, r25
    4246:	11 f4       	brne	.+4      	; 0x424c <nrk_signal_register+0x34>
    4248:	8f ef       	ldi	r24, 0xFF	; 255
    424a:	08 95       	ret
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    424c:	e0 91 12 08 	lds	r30, 0x0812
    4250:	f0 91 13 08 	lds	r31, 0x0813
    4254:	21 e0       	ldi	r18, 0x01	; 1
    4256:	30 e0       	ldi	r19, 0x00	; 0
    4258:	40 e0       	ldi	r20, 0x00	; 0
    425a:	50 e0       	ldi	r21, 0x00	; 0
    425c:	04 c0       	rjmp	.+8      	; 0x4266 <nrk_signal_register+0x4e>
    425e:	22 0f       	add	r18, r18
    4260:	33 1f       	adc	r19, r19
    4262:	44 1f       	adc	r20, r20
    4264:	55 1f       	adc	r21, r21
    4266:	6a 95       	dec	r22
    4268:	d2 f7       	brpl	.-12     	; 0x425e <nrk_signal_register+0x46>
    426a:	85 85       	ldd	r24, Z+13	; 0x0d
    426c:	96 85       	ldd	r25, Z+14	; 0x0e
    426e:	a7 85       	ldd	r26, Z+15	; 0x0f
    4270:	b0 89       	ldd	r27, Z+16	; 0x10
    4272:	82 2b       	or	r24, r18
    4274:	93 2b       	or	r25, r19
    4276:	a4 2b       	or	r26, r20
    4278:	b5 2b       	or	r27, r21
    427a:	85 87       	std	Z+13, r24	; 0x0d
    427c:	96 87       	std	Z+14, r25	; 0x0e
    427e:	a7 87       	std	Z+15, r26	; 0x0f
    4280:	b0 8b       	std	Z+16, r27	; 0x10
    4282:	81 e0       	ldi	r24, 0x01	; 1
		return NRK_OK;
	}
            
	return NRK_ERROR;
}
    4284:	08 95       	ret

00004286 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    4286:	80 e0       	ldi	r24, 0x00	; 0
    4288:	90 e0       	ldi	r25, 0x00	; 0
    428a:	08 95       	ret

0000428c <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    428c:	8e 5f       	subi	r24, 0xFE	; 254
    428e:	97 40       	sbci	r25, 0x07	; 7
    4290:	11 f0       	breq	.+4      	; 0x4296 <nrk_get_resource_index+0xa>
    4292:	8f ef       	ldi	r24, 0xFF	; 255
    4294:	08 95       	ret
    4296:	80 e0       	ldi	r24, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    4298:	08 95       	ret

0000429a <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    429a:	0e 94 46 21 	call	0x428c	; 0x428c <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    429e:	8f 3f       	cpi	r24, 0xFF	; 255
    42a0:	11 f4       	brne	.+4      	; 0x42a6 <nrk_sem_delete+0xc>
    42a2:	81 e0       	ldi	r24, 0x01	; 1
    42a4:	03 c0       	rjmp	.+6      	; 0x42ac <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42a6:	81 30       	cpi	r24, 0x01	; 1
    42a8:	29 f4       	brne	.+10     	; 0x42b4 <nrk_sem_delete+0x1a>
    42aa:	82 e0       	ldi	r24, 0x02	; 2
    42ac:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <_nrk_errno_set>
    42b0:	8f ef       	ldi	r24, 0xFF	; 255
    42b2:	08 95       	ret

	nrk_sem_list[id].count=-1;
    42b4:	99 27       	eor	r25, r25
    42b6:	87 fd       	sbrc	r24, 7
    42b8:	90 95       	com	r25
    42ba:	fc 01       	movw	r30, r24
    42bc:	ee 0f       	add	r30, r30
    42be:	ff 1f       	adc	r31, r31
    42c0:	e8 0f       	add	r30, r24
    42c2:	f9 1f       	adc	r31, r25
    42c4:	e2 50       	subi	r30, 0x02	; 2
    42c6:	f8 4f       	sbci	r31, 0xF8	; 248
    42c8:	8f ef       	ldi	r24, 0xFF	; 255
    42ca:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    42cc:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    42ce:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    42d0:	80 91 11 08 	lds	r24, 0x0811
    42d4:	81 50       	subi	r24, 0x01	; 1
    42d6:	80 93 11 08 	sts	0x0811, r24
    42da:	81 e0       	ldi	r24, 0x01	; 1
return NRK_OK;
}
    42dc:	08 95       	ret

000042de <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    42de:	0e 94 46 21 	call	0x428c	; 0x428c <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42e2:	8f 3f       	cpi	r24, 0xFF	; 255
    42e4:	11 f4       	brne	.+4      	; 0x42ea <nrk_sem_query+0xc>
    42e6:	81 e0       	ldi	r24, 0x01	; 1
    42e8:	03 c0       	rjmp	.+6      	; 0x42f0 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42ea:	81 30       	cpi	r24, 0x01	; 1
    42ec:	29 f4       	brne	.+10     	; 0x42f8 <nrk_sem_query+0x1a>
    42ee:	82 e0       	ldi	r24, 0x02	; 2
    42f0:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <_nrk_errno_set>
    42f4:	8f ef       	ldi	r24, 0xFF	; 255
    42f6:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    42f8:	99 27       	eor	r25, r25
    42fa:	87 fd       	sbrc	r24, 7
    42fc:	90 95       	com	r25
    42fe:	fc 01       	movw	r30, r24
    4300:	ee 0f       	add	r30, r30
    4302:	ff 1f       	adc	r31, r31
    4304:	e8 0f       	add	r30, r24
    4306:	f9 1f       	adc	r31, r25
    4308:	e2 50       	subi	r30, 0x02	; 2
    430a:	f8 4f       	sbci	r31, 0xF8	; 248
    430c:	82 81       	ldd	r24, Z+2	; 0x02
}
    430e:	08 95       	ret

00004310 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4310:	1f 93       	push	r17
    4312:	cf 93       	push	r28
    4314:	df 93       	push	r29
	int8_t id=nrk_get_resource_index(rsrc);	
    4316:	0e 94 46 21 	call	0x428c	; 0x428c <nrk_get_resource_index>
    431a:	18 2f       	mov	r17, r24
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    431c:	8f 3f       	cpi	r24, 0xFF	; 255
    431e:	11 f4       	brne	.+4      	; 0x4324 <nrk_sem_post+0x14>
    4320:	81 e0       	ldi	r24, 0x01	; 1
    4322:	03 c0       	rjmp	.+6      	; 0x432a <nrk_sem_post+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4324:	81 30       	cpi	r24, 0x01	; 1
    4326:	29 f4       	brne	.+10     	; 0x4332 <nrk_sem_post+0x22>
    4328:	82 e0       	ldi	r24, 0x02	; 2
    432a:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <_nrk_errno_set>
    432e:	8f ef       	ldi	r24, 0xFF	; 255
    4330:	3d c0       	rjmp	.+122    	; 0x43ac <nrk_sem_post+0x9c>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4332:	99 27       	eor	r25, r25
    4334:	87 fd       	sbrc	r24, 7
    4336:	90 95       	com	r25
    4338:	ec 01       	movw	r28, r24
    433a:	cc 0f       	add	r28, r28
    433c:	dd 1f       	adc	r29, r29
    433e:	c8 0f       	add	r28, r24
    4340:	d9 1f       	adc	r29, r25
    4342:	c2 50       	subi	r28, 0x02	; 2
    4344:	d8 4f       	sbci	r29, 0xF8	; 248
    4346:	9a 81       	ldd	r25, Y+2	; 0x02
    4348:	88 81       	ld	r24, Y
    434a:	98 17       	cp	r25, r24
    434c:	74 f5       	brge	.+92     	; 0x43aa <nrk_sem_post+0x9a>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    434e:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>

		nrk_sem_list[id].value++;
    4352:	8a 81       	ldd	r24, Y+2	; 0x02
    4354:	8f 5f       	subi	r24, 0xFF	; 255
    4356:	8a 83       	std	Y+2, r24	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    4358:	e0 91 12 08 	lds	r30, 0x0812
    435c:	f0 91 13 08 	lds	r31, 0x0813
    4360:	14 82       	std	Z+4, r1	; 0x04
    4362:	ee e5       	ldi	r30, 0x5E	; 94
    4364:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4366:	21 2f       	mov	r18, r17
    4368:	33 27       	eor	r19, r19
    436a:	27 fd       	sbrc	r18, 7
    436c:	30 95       	com	r19
    436e:	43 2f       	mov	r20, r19
    4370:	53 2f       	mov	r21, r19
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4372:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4374:	80 81       	ld	r24, Z
    4376:	82 30       	cpi	r24, 0x02	; 2
    4378:	89 f4       	brne	.+34     	; 0x439c <nrk_sem_post+0x8c>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    437a:	82 85       	ldd	r24, Z+10	; 0x0a
    437c:	93 85       	ldd	r25, Z+11	; 0x0b
    437e:	a4 85       	ldd	r26, Z+12	; 0x0c
    4380:	b5 85       	ldd	r27, Z+13	; 0x0d
    4382:	82 17       	cp	r24, r18
    4384:	93 07       	cpc	r25, r19
    4386:	a4 07       	cpc	r26, r20
    4388:	b5 07       	cpc	r27, r21
    438a:	41 f4       	brne	.+16     	; 0x439c <nrk_sem_post+0x8c>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    438c:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    438e:	17 86       	std	Z+15, r1	; 0x0f
    4390:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4392:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4394:	12 86       	std	Z+10, r1	; 0x0a
    4396:	13 86       	std	Z+11, r1	; 0x0b
    4398:	14 86       	std	Z+12, r1	; 0x0c
    439a:	15 86       	std	Z+13, r1	; 0x0d
    439c:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    439e:	88 e0       	ldi	r24, 0x08	; 8
    43a0:	e3 30       	cpi	r30, 0x03	; 3
    43a2:	f8 07       	cpc	r31, r24
    43a4:	39 f7       	brne	.-50     	; 0x4374 <nrk_sem_post+0x64>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    43a6:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    43aa:	81 e0       	ldi	r24, 0x01	; 1
	}
		
return NRK_OK;
}
    43ac:	df 91       	pop	r29
    43ae:	cf 91       	pop	r28
    43b0:	1f 91       	pop	r17
    43b2:	08 95       	ret

000043b4 <nrk_event_signal>:
            
	return NRK_ERROR;
}

int8_t nrk_event_signal(int8_t sig_id)
{
    43b4:	df 92       	push	r13
    43b6:	ef 92       	push	r14
    43b8:	ff 92       	push	r15
    43ba:	0f 93       	push	r16
    43bc:	1f 93       	push	r17

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    43be:	51 e0       	ldi	r21, 0x01	; 1
    43c0:	e5 2e       	mov	r14, r21
    43c2:	f1 2c       	mov	r15, r1
    43c4:	01 2d       	mov	r16, r1
    43c6:	11 2d       	mov	r17, r1
    43c8:	04 c0       	rjmp	.+8      	; 0x43d2 <nrk_event_signal+0x1e>
    43ca:	ee 0c       	add	r14, r14
    43cc:	ff 1c       	adc	r15, r15
    43ce:	00 1f       	adc	r16, r16
    43d0:	11 1f       	adc	r17, r17
    43d2:	8a 95       	dec	r24
    43d4:	d2 f7       	brpl	.-12     	; 0x43ca <nrk_event_signal+0x16>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    43d6:	80 91 d5 04 	lds	r24, 0x04D5
    43da:	90 91 d6 04 	lds	r25, 0x04D6
    43de:	a0 91 d7 04 	lds	r26, 0x04D7
    43e2:	b0 91 d8 04 	lds	r27, 0x04D8
    43e6:	8e 21       	and	r24, r14
    43e8:	9f 21       	and	r25, r15
    43ea:	a0 23       	and	r26, r16
    43ec:	b1 23       	and	r27, r17
    43ee:	00 97       	sbiw	r24, 0x00	; 0
    43f0:	a1 05       	cpc	r26, r1
    43f2:	b1 05       	cpc	r27, r1
    43f4:	11 f4       	brne	.+4      	; 0x43fa <nrk_event_signal+0x46>
    43f6:	81 e0       	ldi	r24, 0x01	; 1
    43f8:	41 c0       	rjmp	.+130    	; 0x447c <nrk_event_signal+0xc8>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    43fa:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    43fe:	ee e5       	ldi	r30, 0x5E	; 94
    4400:	f7 e0       	ldi	r31, 0x07	; 7
    4402:	dd 24       	eor	r13, r13
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4404:	23 e0       	ldi	r18, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4406:	80 81       	ld	r24, Z
    4408:	81 30       	cpi	r24, 0x01	; 1
    440a:	b1 f4       	brne	.+44     	; 0x4438 <nrk_event_signal+0x84>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    440c:	82 85       	ldd	r24, Z+10	; 0x0a
    440e:	93 85       	ldd	r25, Z+11	; 0x0b
    4410:	a4 85       	ldd	r26, Z+12	; 0x0c
    4412:	b5 85       	ldd	r27, Z+13	; 0x0d
    4414:	8e 21       	and	r24, r14
    4416:	9f 21       	and	r25, r15
    4418:	a0 23       	and	r26, r16
    441a:	b1 23       	and	r27, r17
    441c:	00 97       	sbiw	r24, 0x00	; 0
    441e:	a1 05       	cpc	r26, r1
    4420:	b1 05       	cpc	r27, r1
    4422:	51 f0       	breq	.+20     	; 0x4438 <nrk_event_signal+0x84>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4424:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4426:	17 86       	std	Z+15, r1	; 0x0f
    4428:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    442a:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    442c:	e2 86       	std	Z+10, r14	; 0x0a
    442e:	f3 86       	std	Z+11, r15	; 0x0b
    4430:	04 87       	std	Z+12, r16	; 0x0c
    4432:	15 87       	std	Z+13, r17	; 0x0d
    4434:	dd 24       	eor	r13, r13
    4436:	d3 94       	inc	r13
					event_occured=1;
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4438:	80 81       	ld	r24, Z
    443a:	82 30       	cpi	r24, 0x02	; 2
    443c:	99 f4       	brne	.+38     	; 0x4464 <nrk_event_signal+0xb0>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    443e:	82 85       	ldd	r24, Z+10	; 0x0a
    4440:	93 85       	ldd	r25, Z+11	; 0x0b
    4442:	a4 85       	ldd	r26, Z+12	; 0x0c
    4444:	b5 85       	ldd	r27, Z+13	; 0x0d
    4446:	8e 15       	cp	r24, r14
    4448:	9f 05       	cpc	r25, r15
    444a:	a0 07       	cpc	r26, r16
    444c:	b1 07       	cpc	r27, r17
    444e:	51 f4       	brne	.+20     	; 0x4464 <nrk_event_signal+0xb0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4450:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4452:	17 86       	std	Z+15, r1	; 0x0f
    4454:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4456:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4458:	12 86       	std	Z+10, r1	; 0x0a
    445a:	13 86       	std	Z+11, r1	; 0x0b
    445c:	14 86       	std	Z+12, r1	; 0x0c
    445e:	15 86       	std	Z+13, r1	; 0x0d
    4460:	dd 24       	eor	r13, r13
    4462:	d3 94       	inc	r13
    4464:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4466:	88 e0       	ldi	r24, 0x08	; 8
    4468:	e3 30       	cpi	r30, 0x03	; 3
    446a:	f8 07       	cpc	r31, r24
    446c:	61 f6       	brne	.-104    	; 0x4406 <nrk_event_signal+0x52>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    446e:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
	if(event_occured)
    4472:	dd 20       	and	r13, r13
    4474:	11 f0       	breq	.+4      	; 0x447a <nrk_event_signal+0xc6>
    4476:	81 e0       	ldi	r24, 0x01	; 1
    4478:	04 c0       	rjmp	.+8      	; 0x4482 <nrk_event_signal+0xce>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    447a:	82 e0       	ldi	r24, 0x02	; 2
    447c:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <_nrk_errno_set>
    4480:	8f ef       	ldi	r24, 0xFF	; 255
	return NRK_ERROR;
}
    4482:	1f 91       	pop	r17
    4484:	0f 91       	pop	r16
    4486:	ff 90       	pop	r15
    4488:	ef 90       	pop	r14
    448a:	df 90       	pop	r13
    448c:	08 95       	ret

0000448e <nrk_signal_delete>:
        return nrk_cur_task_TCB->registered_signal_mask;
}

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    448e:	ef 92       	push	r14
    4490:	ff 92       	push	r15
    4492:	0f 93       	push	r16
    4494:	1f 93       	push	r17
    4496:	cf 93       	push	r28
    4498:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    449a:	c8 2f       	mov	r28, r24
    449c:	dd 27       	eor	r29, r29
    449e:	c7 fd       	sbrc	r28, 7
    44a0:	d0 95       	com	r29
    44a2:	61 e0       	ldi	r22, 0x01	; 1
    44a4:	e6 2e       	mov	r14, r22
    44a6:	f1 2c       	mov	r15, r1
    44a8:	01 2d       	mov	r16, r1
    44aa:	11 2d       	mov	r17, r1
    44ac:	0c 2e       	mov	r0, r28
    44ae:	04 c0       	rjmp	.+8      	; 0x44b8 <nrk_signal_delete+0x2a>
    44b0:	ee 0c       	add	r14, r14
    44b2:	ff 1c       	adc	r15, r15
    44b4:	00 1f       	adc	r16, r16
    44b6:	11 1f       	adc	r17, r17
    44b8:	0a 94       	dec	r0
    44ba:	d2 f7       	brpl	.-12     	; 0x44b0 <nrk_signal_delete+0x22>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    44bc:	80 91 d5 04 	lds	r24, 0x04D5
    44c0:	90 91 d6 04 	lds	r25, 0x04D6
    44c4:	a0 91 d7 04 	lds	r26, 0x04D7
    44c8:	b0 91 d8 04 	lds	r27, 0x04D8
    44cc:	8e 21       	and	r24, r14
    44ce:	9f 21       	and	r25, r15
    44d0:	a0 23       	and	r26, r16
    44d2:	b1 23       	and	r27, r17
    44d4:	00 97       	sbiw	r24, 0x00	; 0
    44d6:	a1 05       	cpc	r26, r1
    44d8:	b1 05       	cpc	r27, r1
    44da:	11 f4       	brne	.+4      	; 0x44e0 <nrk_signal_delete+0x52>
    44dc:	8f ef       	ldi	r24, 0xFF	; 255
    44de:	5c c0       	rjmp	.+184    	; 0x4598 <nrk_signal_delete+0x10a>

	nrk_int_disable();
    44e0:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    44e4:	ee e5       	ldi	r30, 0x5E	; 94
    44e6:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    44e8:	a8 01       	movw	r20, r16
    44ea:	97 01       	movw	r18, r14
    44ec:	20 95       	com	r18
    44ee:	30 95       	com	r19
    44f0:	40 95       	com	r20
    44f2:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    44f4:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    44f6:	81 81       	ldd	r24, Z+1	; 0x01
    44f8:	8f 3f       	cpi	r24, 0xFF	; 255
    44fa:	39 f1       	breq	.+78     	; 0x454a <nrk_signal_delete+0xbc>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    44fc:	86 81       	ldd	r24, Z+6	; 0x06
    44fe:	97 81       	ldd	r25, Z+7	; 0x07
    4500:	a0 85       	ldd	r26, Z+8	; 0x08
    4502:	b1 85       	ldd	r27, Z+9	; 0x09
    4504:	8e 15       	cp	r24, r14
    4506:	9f 05       	cpc	r25, r15
    4508:	a0 07       	cpc	r26, r16
    450a:	b1 07       	cpc	r27, r17
    450c:	31 f4       	brne	.+12     	; 0x451a <nrk_signal_delete+0x8c>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    450e:	12 86       	std	Z+10, r1	; 0x0a
    4510:	13 86       	std	Z+11, r1	; 0x0b
    4512:	14 86       	std	Z+12, r1	; 0x0c
    4514:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    4516:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4518:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    451a:	86 81       	ldd	r24, Z+6	; 0x06
    451c:	97 81       	ldd	r25, Z+7	; 0x07
    451e:	a0 85       	ldd	r26, Z+8	; 0x08
    4520:	b1 85       	ldd	r27, Z+9	; 0x09
    4522:	82 23       	and	r24, r18
    4524:	93 23       	and	r25, r19
    4526:	a4 23       	and	r26, r20
    4528:	b5 23       	and	r27, r21
    452a:	86 83       	std	Z+6, r24	; 0x06
    452c:	97 83       	std	Z+7, r25	; 0x07
    452e:	a0 87       	std	Z+8, r26	; 0x08
    4530:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4532:	82 85       	ldd	r24, Z+10	; 0x0a
    4534:	93 85       	ldd	r25, Z+11	; 0x0b
    4536:	a4 85       	ldd	r26, Z+12	; 0x0c
    4538:	b5 85       	ldd	r27, Z+13	; 0x0d
    453a:	82 23       	and	r24, r18
    453c:	93 23       	and	r25, r19
    453e:	a4 23       	and	r26, r20
    4540:	b5 23       	and	r27, r21
    4542:	82 87       	std	Z+10, r24	; 0x0a
    4544:	93 87       	std	Z+11, r25	; 0x0b
    4546:	a4 87       	std	Z+12, r26	; 0x0c
    4548:	b5 87       	std	Z+13, r27	; 0x0d
    454a:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    454c:	88 e0       	ldi	r24, 0x08	; 8
    454e:	e3 30       	cpi	r30, 0x03	; 3
    4550:	f8 07       	cpc	r31, r24
    4552:	89 f6       	brne	.-94     	; 0x44f6 <nrk_signal_delete+0x68>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    4554:	2e ef       	ldi	r18, 0xFE	; 254
    4556:	3f ef       	ldi	r19, 0xFF	; 255
    4558:	4f ef       	ldi	r20, 0xFF	; 255
    455a:	5f ef       	ldi	r21, 0xFF	; 255
    455c:	04 c0       	rjmp	.+8      	; 0x4566 <nrk_signal_delete+0xd8>
    455e:	22 0f       	add	r18, r18
    4560:	33 1f       	adc	r19, r19
    4562:	44 1f       	adc	r20, r20
    4564:	55 1f       	adc	r21, r21
    4566:	ca 95       	dec	r28
    4568:	d2 f7       	brpl	.-12     	; 0x455e <nrk_signal_delete+0xd0>
    456a:	80 91 d5 04 	lds	r24, 0x04D5
    456e:	90 91 d6 04 	lds	r25, 0x04D6
    4572:	a0 91 d7 04 	lds	r26, 0x04D7
    4576:	b0 91 d8 04 	lds	r27, 0x04D8
    457a:	82 23       	and	r24, r18
    457c:	93 23       	and	r25, r19
    457e:	a4 23       	and	r26, r20
    4580:	b5 23       	and	r27, r21
    4582:	80 93 d5 04 	sts	0x04D5, r24
    4586:	90 93 d6 04 	sts	0x04D6, r25
    458a:	a0 93 d7 04 	sts	0x04D7, r26
    458e:	b0 93 d8 04 	sts	0x04D8, r27
	nrk_int_enable();
    4592:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    4596:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    4598:	df 91       	pop	r29
    459a:	cf 91       	pop	r28
    459c:	1f 91       	pop	r17
    459e:	0f 91       	pop	r16
    45a0:	ff 90       	pop	r15
    45a2:	ef 90       	pop	r14
    45a4:	08 95       	ret

000045a6 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    45a6:	1f 93       	push	r17
    45a8:	cf 93       	push	r28
    45aa:	df 93       	push	r29
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    45ac:	0e 94 46 21 	call	0x428c	; 0x428c <nrk_get_resource_index>
    45b0:	18 2f       	mov	r17, r24
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    45b2:	8f 3f       	cpi	r24, 0xFF	; 255
    45b4:	11 f4       	brne	.+4      	; 0x45ba <nrk_sem_pend+0x14>
    45b6:	81 e0       	ldi	r24, 0x01	; 1
    45b8:	03 c0       	rjmp	.+6      	; 0x45c0 <nrk_sem_pend+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    45ba:	81 30       	cpi	r24, 0x01	; 1
    45bc:	29 f4       	brne	.+10     	; 0x45c8 <nrk_sem_pend+0x22>
    45be:	82 e0       	ldi	r24, 0x02	; 2
    45c0:	0e 94 29 1d 	call	0x3a52	; 0x3a52 <_nrk_errno_set>
    45c4:	8f ef       	ldi	r24, 0xFF	; 255
    45c6:	3f c0       	rjmp	.+126    	; 0x4646 <nrk_sem_pend+0xa0>
	
	nrk_int_disable();
    45c8:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    45cc:	c1 2f       	mov	r28, r17
    45ce:	dd 27       	eor	r29, r29
    45d0:	c7 fd       	sbrc	r28, 7
    45d2:	d0 95       	com	r29
    45d4:	fe 01       	movw	r30, r28
    45d6:	ee 0f       	add	r30, r30
    45d8:	ff 1f       	adc	r31, r31
    45da:	ec 0f       	add	r30, r28
    45dc:	fd 1f       	adc	r31, r29
    45de:	e2 50       	subi	r30, 0x02	; 2
    45e0:	f8 4f       	sbci	r31, 0xF8	; 248
    45e2:	82 81       	ldd	r24, Z+2	; 0x02
    45e4:	88 23       	and	r24, r24
    45e6:	b9 f4       	brne	.+46     	; 0x4616 <nrk_sem_pend+0x70>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    45e8:	e0 91 12 08 	lds	r30, 0x0812
    45ec:	f0 91 13 08 	lds	r31, 0x0813
    45f0:	87 81       	ldd	r24, Z+7	; 0x07
    45f2:	82 60       	ori	r24, 0x02	; 2
    45f4:	87 83       	std	Z+7, r24	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    45f6:	81 2f       	mov	r24, r17
    45f8:	99 27       	eor	r25, r25
    45fa:	87 fd       	sbrc	r24, 7
    45fc:	90 95       	com	r25
    45fe:	a9 2f       	mov	r26, r25
    4600:	b9 2f       	mov	r27, r25
    4602:	81 8b       	std	Z+17, r24	; 0x11
    4604:	92 8b       	std	Z+18, r25	; 0x12
    4606:	a3 8b       	std	Z+19, r26	; 0x13
    4608:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    460a:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    460e:	80 e0       	ldi	r24, 0x00	; 0
    4610:	90 e0       	ldi	r25, 0x00	; 0
    4612:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4616:	fe 01       	movw	r30, r28
    4618:	ee 0f       	add	r30, r30
    461a:	ff 1f       	adc	r31, r31
    461c:	ec 0f       	add	r30, r28
    461e:	fd 1f       	adc	r31, r29
    4620:	e2 50       	subi	r30, 0x02	; 2
    4622:	f8 4f       	sbci	r31, 0xF8	; 248
    4624:	82 81       	ldd	r24, Z+2	; 0x02
    4626:	81 50       	subi	r24, 0x01	; 1
    4628:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    462a:	a0 91 12 08 	lds	r26, 0x0812
    462e:	b0 91 13 08 	lds	r27, 0x0813
    4632:	81 81       	ldd	r24, Z+1	; 0x01
    4634:	1b 96       	adiw	r26, 0x0b	; 11
    4636:	8c 93       	st	X, r24
    4638:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    463a:	81 e0       	ldi	r24, 0x01	; 1
    463c:	14 96       	adiw	r26, 0x04	; 4
    463e:	8c 93       	st	X, r24
	nrk_int_enable();
    4640:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    4644:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    4646:	df 91       	pop	r29
    4648:	cf 91       	pop	r28
    464a:	1f 91       	pop	r17
    464c:	08 95       	ret

0000464e <nrk_event_wait>:
	return NRK_ERROR;
}


uint32_t nrk_event_wait(uint32_t event_mask)
{
    464e:	9b 01       	movw	r18, r22
    4650:	ac 01       	movw	r20, r24

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4652:	e0 91 12 08 	lds	r30, 0x0812
    4656:	f0 91 13 08 	lds	r31, 0x0813
    465a:	85 85       	ldd	r24, Z+13	; 0x0d
    465c:	96 85       	ldd	r25, Z+14	; 0x0e
    465e:	a7 85       	ldd	r26, Z+15	; 0x0f
    4660:	b0 89       	ldd	r27, Z+16	; 0x10
    4662:	82 23       	and	r24, r18
    4664:	93 23       	and	r25, r19
    4666:	a4 23       	and	r26, r20
    4668:	b5 23       	and	r27, r21
    466a:	00 97       	sbiw	r24, 0x00	; 0
    466c:	a1 05       	cpc	r26, r1
    466e:	b1 05       	cpc	r27, r1
    4670:	29 f4       	brne	.+10     	; 0x467c <nrk_event_wait+0x2e>
    4672:	20 e0       	ldi	r18, 0x00	; 0
    4674:	30 e0       	ldi	r19, 0x00	; 0
    4676:	40 e0       	ldi	r20, 0x00	; 0
    4678:	50 e0       	ldi	r21, 0x00	; 0
    467a:	23 c0       	rjmp	.+70     	; 0x46c2 <nrk_event_wait+0x74>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    467c:	21 8b       	std	Z+17, r18	; 0x11
    467e:	32 8b       	std	Z+18, r19	; 0x12
    4680:	43 8b       	std	Z+19, r20	; 0x13
    4682:	54 8b       	std	Z+20, r21	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4684:	81 e0       	ldi	r24, 0x01	; 1
    4686:	87 83       	std	Z+7, r24	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4688:	00 90 02 08 	lds	r0, 0x0802
    468c:	04 c0       	rjmp	.+8      	; 0x4696 <nrk_event_wait+0x48>
    468e:	56 95       	lsr	r21
    4690:	47 95       	ror	r20
    4692:	37 95       	ror	r19
    4694:	27 95       	ror	r18
    4696:	0a 94       	dec	r0
    4698:	d2 f7       	brpl	.-12     	; 0x468e <nrk_event_wait+0x40>
    469a:	c9 01       	movw	r24, r18
    469c:	81 70       	andi	r24, 0x01	; 1
    469e:	90 70       	andi	r25, 0x00	; 0
    46a0:	89 2b       	or	r24, r25
    46a2:	19 f0       	breq	.+6      	; 0x46aa <nrk_event_wait+0x5c>
		nrk_wait_until_nw();
    46a4:	0e 94 40 25 	call	0x4a80	; 0x4a80 <nrk_wait_until_nw>
    46a8:	04 c0       	rjmp	.+8      	; 0x46b2 <nrk_event_wait+0x64>
	else
		nrk_wait_until_ticks(0);
    46aa:	80 e0       	ldi	r24, 0x00	; 0
    46ac:	90 e0       	ldi	r25, 0x00	; 0
    46ae:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    46b2:	e0 91 12 08 	lds	r30, 0x0812
    46b6:	f0 91 13 08 	lds	r31, 0x0813
    46ba:	21 89       	ldd	r18, Z+17	; 0x11
    46bc:	32 89       	ldd	r19, Z+18	; 0x12
    46be:	43 89       	ldd	r20, Z+19	; 0x13
    46c0:	54 89       	ldd	r21, Z+20	; 0x14
}
    46c2:	b9 01       	movw	r22, r18
    46c4:	ca 01       	movw	r24, r20
    46c6:	08 95       	ret

000046c8 <nrk_get_high_ready_task_ID>:
//#define TIME_PAD  2

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    46c8:	e0 91 07 08 	lds	r30, 0x0807
    46cc:	f0 91 08 08 	lds	r31, 0x0808
    return (_head_node->task_ID);
}
    46d0:	80 81       	ld	r24, Z
    46d2:	08 95       	ret

000046d4 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    46d4:	e0 91 07 08 	lds	r30, 0x0807
    46d8:	f0 91 08 08 	lds	r31, 0x0808
    46dc:	03 c0       	rjmp	.+6      	; 0x46e4 <nrk_print_readyQ+0x10>
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    46de:	03 80       	ldd	r0, Z+3	; 0x03
    46e0:	f4 81       	ldd	r31, Z+4	; 0x04
    46e2:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    46e4:	30 97       	sbiw	r30, 0x00	; 0
    46e6:	d9 f7       	brne	.-10     	; 0x46de <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    46e8:	08 95       	ret

000046ea <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    46ea:	df 92       	push	r13
    46ec:	ef 92       	push	r14
    46ee:	ff 92       	push	r15
    46f0:	0f 93       	push	r16
    46f2:	1f 93       	push	r17
    46f4:	cf 93       	push	r28
    46f6:	df 93       	push	r29
    46f8:	d8 2e       	mov	r13, r24
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    46fa:	c0 91 55 07 	lds	r28, 0x0755
    46fe:	d0 91 56 07 	lds	r29, 0x0756
    4702:	20 97       	sbiw	r28, 0x00	; 0
    4704:	09 f4       	brne	.+2      	; 0x4708 <nrk_add_to_readyQ+0x1e>
    4706:	9b c0       	rjmp	.+310    	; 0x483e <nrk_add_to_readyQ+0x154>
    {
        return;
    }


    NextNode = _head_node;
    4708:	40 91 07 08 	lds	r20, 0x0807
    470c:	50 91 08 08 	lds	r21, 0x0808
    CurNode = _free_node;

    if (_head_node != NULL)
    4710:	41 15       	cp	r20, r1
    4712:	51 05       	cpc	r21, r1
    4714:	19 f4       	brne	.+6      	; 0x471c <nrk_add_to_readyQ+0x32>
    4716:	a0 e0       	ldi	r26, 0x00	; 0
    4718:	b0 e0       	ldi	r27, 0x00	; 0
    471a:	57 c0       	rjmp	.+174    	; 0x47ca <nrk_add_to_readyQ+0xe0>
    471c:	da 01       	movw	r26, r20

    		//if((earliestDeadlineID == NRK_IDLE_TASK_ID || nrk_task_TCB[task_ID].next_period < nrk_task_TCB[earliestDeadlineID].next_period) && nrk_task_TCB[task_ID].task_state == READY)
			//	earliestDeadlineID = task_ID;
	#else
		  if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
			if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    471e:	28 2f       	mov	r18, r24
    4720:	33 27       	eor	r19, r19
    4722:	27 fd       	sbrc	r18, 7
    4724:	30 95       	com	r19
    4726:	c9 01       	movw	r24, r18
    4728:	65 e0       	ldi	r22, 0x05	; 5
    472a:	88 0f       	add	r24, r24
    472c:	99 1f       	adc	r25, r25
    472e:	6a 95       	dec	r22
    4730:	e1 f7       	brne	.-8      	; 0x472a <nrk_add_to_readyQ+0x40>
    4732:	82 0f       	add	r24, r18
    4734:	93 1f       	adc	r25, r19
    4736:	89 5a       	subi	r24, 0xA9	; 169
    4738:	98 4f       	sbci	r25, 0xF8	; 248
    473a:	bc 01       	movw	r22, r24
    473c:	66 5f       	subi	r22, 0xF6	; 246
    473e:	7f 4f       	sbci	r23, 0xFF	; 255
				nrk_task_TCB[task_ID].task_prio)
			  break;
		  if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4740:	24 e0       	ldi	r18, 0x04	; 4
    4742:	e2 2e       	mov	r14, r18
    4744:	f1 2c       	mov	r15, r1
    4746:	e8 0e       	add	r14, r24
    4748:	f9 1e       	adc	r15, r25
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
    474a:	8c 01       	movw	r16, r24
    474c:	05 5f       	subi	r16, 0xF5	; 245
    474e:	1f 4f       	sbci	r17, 0xFF	; 255
			  break;

    		//if((earliestDeadlineID == NRK_IDLE_TASK_ID || nrk_task_TCB[task_ID].next_period < nrk_task_TCB[earliestDeadlineID].next_period) && nrk_task_TCB[task_ID].task_state == READY)
			//	earliestDeadlineID = task_ID;
	#else
		  if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4750:	8c 91       	ld	r24, X
    4752:	28 2f       	mov	r18, r24
    4754:	30 e0       	ldi	r19, 0x00	; 0
    4756:	f9 01       	movw	r30, r18
    4758:	85 e0       	ldi	r24, 0x05	; 5
    475a:	ee 0f       	add	r30, r30
    475c:	ff 1f       	adc	r31, r31
    475e:	8a 95       	dec	r24
    4760:	e1 f7       	brne	.-8      	; 0x475a <nrk_add_to_readyQ+0x70>
    4762:	e2 0f       	add	r30, r18
    4764:	f3 1f       	adc	r31, r19
    4766:	e9 5a       	subi	r30, 0xA9	; 169
    4768:	f8 4f       	sbci	r31, 0xF8	; 248
    476a:	84 81       	ldd	r24, Z+4	; 0x04
    476c:	88 23       	and	r24, r24
    476e:	29 f0       	breq	.+10     	; 0x477a <nrk_add_to_readyQ+0x90>
			if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    4770:	93 85       	ldd	r25, Z+11	; 0x0b
    4772:	fb 01       	movw	r30, r22
    4774:	80 81       	ld	r24, Z
    4776:	98 17       	cp	r25, r24
    4778:	40 f1       	brcs	.+80     	; 0x47ca <nrk_add_to_readyQ+0xe0>
				nrk_task_TCB[task_ID].task_prio)
			  break;
		  if (nrk_task_TCB[task_ID].elevated_prio_flag)
    477a:	f7 01       	movw	r30, r14
    477c:	80 81       	ld	r24, Z
    477e:	88 23       	and	r24, r24
    4780:	79 f0       	breq	.+30     	; 0x47a0 <nrk_add_to_readyQ+0xb6>
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4782:	f9 01       	movw	r30, r18
    4784:	95 e0       	ldi	r25, 0x05	; 5
    4786:	ee 0f       	add	r30, r30
    4788:	ff 1f       	adc	r31, r31
    478a:	9a 95       	dec	r25
    478c:	e1 f7       	brne	.-8      	; 0x4786 <nrk_add_to_readyQ+0x9c>
    478e:	e2 0f       	add	r30, r18
    4790:	f3 1f       	adc	r31, r19
    4792:	e9 5a       	subi	r30, 0xA9	; 169
    4794:	f8 4f       	sbci	r31, 0xF8	; 248
    4796:	92 85       	ldd	r25, Z+10	; 0x0a
    4798:	f8 01       	movw	r30, r16
    479a:	80 81       	ld	r24, Z
    479c:	98 17       	cp	r25, r24
    479e:	a8 f0       	brcs	.+42     	; 0x47ca <nrk_add_to_readyQ+0xe0>
				nrk_task_TCB[task_ID].task_prio_ceil)
			  break;
		  if (nrk_task_TCB[NextNode->task_ID].task_prio <
    47a0:	f9 01       	movw	r30, r18
    47a2:	85 e0       	ldi	r24, 0x05	; 5
    47a4:	ee 0f       	add	r30, r30
    47a6:	ff 1f       	adc	r31, r31
    47a8:	8a 95       	dec	r24
    47aa:	e1 f7       	brne	.-8      	; 0x47a4 <nrk_add_to_readyQ+0xba>
    47ac:	e2 0f       	add	r30, r18
    47ae:	f3 1f       	adc	r31, r19
    47b0:	e9 5a       	subi	r30, 0xA9	; 169
    47b2:	f8 4f       	sbci	r31, 0xF8	; 248
    47b4:	92 85       	ldd	r25, Z+10	; 0x0a
    47b6:	fb 01       	movw	r30, r22
    47b8:	80 81       	ld	r24, Z
    47ba:	98 17       	cp	r25, r24
    47bc:	30 f0       	brcs	.+12     	; 0x47ca <nrk_add_to_readyQ+0xe0>
			  nrk_task_TCB[task_ID].task_prio)
			break;
	#endif

            NextNode = NextNode->Next;
    47be:	13 96       	adiw	r26, 0x03	; 3
    47c0:	0d 90       	ld	r0, X+
    47c2:	bc 91       	ld	r27, X
    47c4:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

    while (NextNode != NULL) {
    47c6:	10 97       	sbiw	r26, 0x00	; 0
    47c8:	19 f6       	brne	.-122    	; 0x4750 <nrk_add_to_readyQ+0x66>
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    47ca:	d8 82       	st	Y, r13
    _free_node = _free_node->Next;
    47cc:	eb 81       	ldd	r30, Y+3	; 0x03
    47ce:	fc 81       	ldd	r31, Y+4	; 0x04
    47d0:	f0 93 56 07 	sts	0x0756, r31
    47d4:	e0 93 55 07 	sts	0x0755, r30

    if (NextNode == _head_node)
    47d8:	a4 17       	cp	r26, r20
    47da:	b5 07       	cpc	r27, r21
    47dc:	b1 f4       	brne	.+44     	; 0x480a <nrk_add_to_readyQ+0x120>
    {
        //at start
        if (_head_node != NULL)
    47de:	10 97       	sbiw	r26, 0x00	; 0
    47e0:	49 f0       	breq	.+18     	; 0x47f4 <nrk_add_to_readyQ+0x10a>
        {
            CurNode->Next = _head_node;
    47e2:	bc 83       	std	Y+4, r27	; 0x04
    47e4:	ab 83       	std	Y+3, r26	; 0x03
            CurNode->Prev = NULL;
    47e6:	1a 82       	std	Y+2, r1	; 0x02
    47e8:	19 82       	std	Y+1, r1	; 0x01
            _head_node->Prev = CurNode;
    47ea:	12 96       	adiw	r26, 0x02	; 2
    47ec:	dc 93       	st	X, r29
    47ee:	ce 93       	st	-X, r28
    47f0:	11 97       	sbiw	r26, 0x01	; 1
    47f2:	06 c0       	rjmp	.+12     	; 0x4800 <nrk_add_to_readyQ+0x116>
        }
        else
        {
            CurNode->Next = NULL;
    47f4:	1c 82       	std	Y+4, r1	; 0x04
    47f6:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = NULL;
    47f8:	1a 82       	std	Y+2, r1	; 0x02
    47fa:	19 82       	std	Y+1, r1	; 0x01
            _free_node->Prev = CurNode;
    47fc:	d2 83       	std	Z+2, r29	; 0x02
    47fe:	c1 83       	std	Z+1, r28	; 0x01
        }
        _head_node = CurNode;
    4800:	d0 93 08 08 	sts	0x0808, r29
    4804:	c0 93 07 08 	sts	0x0807, r28
    4808:	1a c0       	rjmp	.+52     	; 0x483e <nrk_add_to_readyQ+0x154>
    480a:	11 96       	adiw	r26, 0x01	; 1
    480c:	8d 91       	ld	r24, X+
    480e:	9c 91       	ld	r25, X
    4810:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    4812:	ae 17       	cp	r26, r30
    4814:	bf 07       	cpc	r27, r31
    4816:	59 f0       	breq	.+22     	; 0x482e <nrk_add_to_readyQ+0x144>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4818:	9a 83       	std	Y+2, r25	; 0x02
    481a:	89 83       	std	Y+1, r24	; 0x01
            CurNode->Next = NextNode;
    481c:	bc 83       	std	Y+4, r27	; 0x04
    481e:	ab 83       	std	Y+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4820:	11 96       	adiw	r26, 0x01	; 1
    4822:	ed 91       	ld	r30, X+
    4824:	fc 91       	ld	r31, X
    4826:	12 97       	sbiw	r26, 0x02	; 2
    4828:	d4 83       	std	Z+4, r29	; 0x04
    482a:	c3 83       	std	Z+3, r28	; 0x03
    482c:	04 c0       	rjmp	.+8      	; 0x4836 <nrk_add_to_readyQ+0x14c>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    482e:	1c 82       	std	Y+4, r1	; 0x04
    4830:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4832:	9a 83       	std	Y+2, r25	; 0x02
    4834:	89 83       	std	Y+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4836:	12 96       	adiw	r26, 0x02	; 2
    4838:	dc 93       	st	X, r29
    483a:	ce 93       	st	-X, r28
    483c:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    483e:	df 91       	pop	r29
    4840:	cf 91       	pop	r28
    4842:	1f 91       	pop	r17
    4844:	0f 91       	pop	r16
    4846:	ff 90       	pop	r15
    4848:	ef 90       	pop	r14
    484a:	df 90       	pop	r13
    484c:	08 95       	ret

0000484e <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    484e:	cf 93       	push	r28
    4850:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    4852:	a0 91 07 08 	lds	r26, 0x0807
    4856:	b0 91 08 08 	lds	r27, 0x0808
    485a:	10 97       	sbiw	r26, 0x00	; 0
    485c:	09 f4       	brne	.+2      	; 0x4860 <nrk_rem_from_readyQ+0x12>
    485e:	53 c0       	rjmp	.+166    	; 0x4906 <nrk_rem_from_readyQ+0xb8>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4860:	28 2f       	mov	r18, r24
    4862:	33 27       	eor	r19, r19
    4864:	27 fd       	sbrc	r18, 7
    4866:	30 95       	com	r19
    4868:	8c 91       	ld	r24, X
    486a:	90 e0       	ldi	r25, 0x00	; 0
    486c:	82 17       	cp	r24, r18
    486e:	93 07       	cpc	r25, r19
    4870:	79 f4       	brne	.+30     	; 0x4890 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4872:	13 96       	adiw	r26, 0x03	; 3
    4874:	ed 91       	ld	r30, X+
    4876:	fc 91       	ld	r31, X
    4878:	14 97       	sbiw	r26, 0x04	; 4
    487a:	f0 93 08 08 	sts	0x0808, r31
    487e:	e0 93 07 08 	sts	0x0807, r30
        _head_node->Prev = NULL;
    4882:	12 82       	std	Z+2, r1	; 0x02
    4884:	11 82       	std	Z+1, r1	; 0x01
    4886:	12 c0       	rjmp	.+36     	; 0x48ac <nrk_rem_from_readyQ+0x5e>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    4888:	da 01       	movw	r26, r20
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    488a:	41 15       	cp	r20, r1
    488c:	51 05       	cpc	r21, r1
    488e:	d9 f1       	breq	.+118    	; 0x4906 <nrk_rem_from_readyQ+0xb8>
    4890:	8c 91       	ld	r24, X
    4892:	90 e0       	ldi	r25, 0x00	; 0
    4894:	13 96       	adiw	r26, 0x03	; 3
    4896:	4c 91       	ld	r20, X
    4898:	13 97       	sbiw	r26, 0x03	; 3
    489a:	14 96       	adiw	r26, 0x04	; 4
    489c:	5c 91       	ld	r21, X
    489e:	14 97       	sbiw	r26, 0x04	; 4
    48a0:	82 17       	cp	r24, r18
    48a2:	93 07       	cpc	r25, r19
    48a4:	89 f7       	brne	.-30     	; 0x4888 <nrk_rem_from_readyQ+0x3a>
    48a6:	22 c0       	rjmp	.+68     	; 0x48ec <nrk_rem_from_readyQ+0x9e>
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
        if (CurNode->Next != NULL)
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    48a8:	fa 83       	std	Y+2, r31	; 0x02
    48aa:	e9 83       	std	Y+1, r30	; 0x01
    }



    // Add to free list
    if (_free_node == NULL)
    48ac:	e0 91 55 07 	lds	r30, 0x0755
    48b0:	f0 91 56 07 	lds	r31, 0x0756
    48b4:	30 97       	sbiw	r30, 0x00	; 0
    48b6:	49 f4       	brne	.+18     	; 0x48ca <nrk_rem_from_readyQ+0x7c>
    {
        _free_node = CurNode;
    48b8:	b0 93 56 07 	sts	0x0756, r27
    48bc:	a0 93 55 07 	sts	0x0755, r26
        _free_node->Next = NULL;
    48c0:	14 96       	adiw	r26, 0x04	; 4
    48c2:	1c 92       	st	X, r1
    48c4:	1e 92       	st	-X, r1
    48c6:	13 97       	sbiw	r26, 0x03	; 3
    48c8:	0a c0       	rjmp	.+20     	; 0x48de <nrk_rem_from_readyQ+0x90>
    }
    else
    {
        CurNode->Next = _free_node;
    48ca:	14 96       	adiw	r26, 0x04	; 4
    48cc:	fc 93       	st	X, r31
    48ce:	ee 93       	st	-X, r30
    48d0:	13 97       	sbiw	r26, 0x03	; 3
        _free_node->Prev = CurNode;
    48d2:	b2 83       	std	Z+2, r27	; 0x02
    48d4:	a1 83       	std	Z+1, r26	; 0x01
        _free_node = CurNode;
    48d6:	b0 93 56 07 	sts	0x0756, r27
    48da:	a0 93 55 07 	sts	0x0755, r26
    }
    _free_node->Prev = NULL;
    48de:	e0 91 55 07 	lds	r30, 0x0755
    48e2:	f0 91 56 07 	lds	r31, 0x0756
    48e6:	12 82       	std	Z+2, r1	; 0x02
    48e8:	11 82       	std	Z+1, r1	; 0x01
    48ea:	0d c0       	rjmp	.+26     	; 0x4906 <nrk_rem_from_readyQ+0xb8>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    48ec:	11 96       	adiw	r26, 0x01	; 1
    48ee:	ed 91       	ld	r30, X+
    48f0:	fc 91       	ld	r31, X
    48f2:	12 97       	sbiw	r26, 0x02	; 2
    48f4:	43 83       	std	Z+3, r20	; 0x03
    48f6:	54 83       	std	Z+4, r21	; 0x04
        if (CurNode->Next != NULL)
    48f8:	13 96       	adiw	r26, 0x03	; 3
    48fa:	cd 91       	ld	r28, X+
    48fc:	dc 91       	ld	r29, X
    48fe:	14 97       	sbiw	r26, 0x04	; 4
    4900:	20 97       	sbiw	r28, 0x00	; 0
    4902:	91 f6       	brne	.-92     	; 0x48a8 <nrk_rem_from_readyQ+0x5a>
    4904:	d3 cf       	rjmp	.-90     	; 0x48ac <nrk_rem_from_readyQ+0x5e>
        CurNode->Next = _free_node;
        _free_node->Prev = CurNode;
        _free_node = CurNode;
    }
    _free_node->Prev = NULL;
}
    4906:	df 91       	pop	r29
    4908:	cf 91       	pop	r28
    490a:	08 95       	ret

0000490c <nrk_get_pid>:
    return NRK_OK;
}


uint8_t nrk_get_pid ()
{
    490c:	e0 91 12 08 	lds	r30, 0x0812
    4910:	f0 91 13 08 	lds	r31, 0x0813
    return nrk_cur_task_TCB->task_ID;
}
    4914:	80 85       	ldd	r24, Z+8	; 0x08
    4916:	08 95       	ret

00004918 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4918:	0e 94 16 30 	call	0x602c	; 0x602c <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    491c:	e0 91 12 08 	lds	r30, 0x0812
    4920:	f0 91 13 08 	lds	r31, 0x0813
    4924:	85 81       	ldd	r24, Z+5	; 0x05
    4926:	88 23       	and	r24, r24
    4928:	b9 f7       	brne	.-18     	; 0x4918 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    492a:	08 95       	ret

0000492c <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    492c:	ff 92       	push	r15
    492e:	0f 93       	push	r16
    4930:	1f 93       	push	r17
    4932:	df 93       	push	r29
    4934:	cf 93       	push	r28
    4936:	cd b7       	in	r28, 0x3d	; 61
    4938:	de b7       	in	r29, 0x3e	; 62
    493a:	28 97       	sbiw	r28, 0x08	; 8
    493c:	0f b6       	in	r0, 0x3f	; 63
    493e:	f8 94       	cli
    4940:	de bf       	out	0x3e, r29	; 62
    4942:	0f be       	out	0x3f, r0	; 63
    4944:	cd bf       	out	0x3d, r28	; 61
    4946:	29 83       	std	Y+1, r18	; 0x01
    4948:	3a 83       	std	Y+2, r19	; 0x02
    494a:	4b 83       	std	Y+3, r20	; 0x03
    494c:	5c 83       	std	Y+4, r21	; 0x04
    494e:	6d 83       	std	Y+5, r22	; 0x05
    4950:	7e 83       	std	Y+6, r23	; 0x06
    4952:	8f 83       	std	Y+7, r24	; 0x07
    4954:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    4956:	0e 94 66 20 	call	0x40cc	; 0x40cc <nrk_stack_check>

    nrk_int_disable ();
    495a:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    495e:	e0 91 12 08 	lds	r30, 0x0812
    4962:	f0 91 13 08 	lds	r31, 0x0813
    4966:	81 e0       	ldi	r24, 0x01	; 1
    4968:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    496a:	81 e0       	ldi	r24, 0x01	; 1
    496c:	90 e0       	ldi	r25, 0x00	; 0
    496e:	90 a3       	std	Z+32, r25	; 0x20
    4970:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4972:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4976:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    4978:	ce 01       	movw	r24, r28
    497a:	01 96       	adiw	r24, 0x01	; 1
    497c:	0e 94 fa 27 	call	0x4ff4	; 0x4ff4 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4980:	e0 91 12 08 	lds	r30, 0x0812
    4984:	f0 91 13 08 	lds	r31, 0x0813
    4988:	0f 2d       	mov	r16, r15
    498a:	10 e0       	ldi	r17, 0x00	; 0
    498c:	80 0f       	add	r24, r16
    498e:	91 1f       	adc	r25, r17
    4990:	96 8b       	std	Z+22, r25	; 0x16
    4992:	85 8b       	std	Z+21, r24	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4994:	87 ef       	ldi	r24, 0xF7	; 247
    4996:	8f 15       	cp	r24, r15
    4998:	70 f0       	brcs	.+28     	; 0x49b6 <nrk_wait+0x8a>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    499a:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    499e:	0f 5f       	subi	r16, 0xFF	; 255
    49a0:	1f 4f       	sbci	r17, 0xFF	; 255
    49a2:	90 e0       	ldi	r25, 0x00	; 0
    49a4:	08 17       	cp	r16, r24
    49a6:	19 07       	cpc	r17, r25
    49a8:	34 f4       	brge	.+12     	; 0x49b6 <nrk_wait+0x8a>
        {
            timer += TIME_PAD;
    49aa:	8f 2d       	mov	r24, r15
    49ac:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    49ae:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);
    49b2:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    49b6:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    49ba:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    49be:	81 e0       	ldi	r24, 0x01	; 1
    49c0:	28 96       	adiw	r28, 0x08	; 8
    49c2:	0f b6       	in	r0, 0x3f	; 63
    49c4:	f8 94       	cli
    49c6:	de bf       	out	0x3e, r29	; 62
    49c8:	0f be       	out	0x3f, r0	; 63
    49ca:	cd bf       	out	0x3d, r28	; 61
    49cc:	cf 91       	pop	r28
    49ce:	df 91       	pop	r29
    49d0:	1f 91       	pop	r17
    49d2:	0f 91       	pop	r16
    49d4:	ff 90       	pop	r15
    49d6:	08 95       	ret

000049d8 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    49d8:	8f 92       	push	r8
    49da:	9f 92       	push	r9
    49dc:	af 92       	push	r10
    49de:	bf 92       	push	r11
    49e0:	cf 92       	push	r12
    49e2:	df 92       	push	r13
    49e4:	ef 92       	push	r14
    49e6:	ff 92       	push	r15
    49e8:	0f 93       	push	r16
    49ea:	1f 93       	push	r17
    49ec:	df 93       	push	r29
    49ee:	cf 93       	push	r28
    49f0:	cd b7       	in	r28, 0x3d	; 61
    49f2:	de b7       	in	r29, 0x3e	; 62
    49f4:	60 97       	sbiw	r28, 0x10	; 16
    49f6:	0f b6       	in	r0, 0x3f	; 63
    49f8:	f8 94       	cli
    49fa:	de bf       	out	0x3e, r29	; 62
    49fc:	0f be       	out	0x3f, r0	; 63
    49fe:	cd bf       	out	0x3d, r28	; 61
    4a00:	29 87       	std	Y+9, r18	; 0x09
    4a02:	3a 87       	std	Y+10, r19	; 0x0a
    4a04:	4b 87       	std	Y+11, r20	; 0x0b
    4a06:	5c 87       	std	Y+12, r21	; 0x0c
    4a08:	6d 87       	std	Y+13, r22	; 0x0d
    4a0a:	7e 87       	std	Y+14, r23	; 0x0e
    4a0c:	8f 87       	std	Y+15, r24	; 0x0f
    4a0e:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4a10:	ce 01       	movw	r24, r28
    4a12:	01 96       	adiw	r24, 0x01	; 1
    4a14:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4a18:	ce 01       	movw	r24, r28
    4a1a:	09 96       	adiw	r24, 0x09	; 9
    4a1c:	09 85       	ldd	r16, Y+9	; 0x09
    4a1e:	1a 85       	ldd	r17, Y+10	; 0x0a
    4a20:	2b 85       	ldd	r18, Y+11	; 0x0b
    4a22:	3c 85       	ldd	r19, Y+12	; 0x0c
    4a24:	4d 85       	ldd	r20, Y+13	; 0x0d
    4a26:	5e 85       	ldd	r21, Y+14	; 0x0e
    4a28:	6f 85       	ldd	r22, Y+15	; 0x0f
    4a2a:	78 89       	ldd	r23, Y+16	; 0x10
    4a2c:	89 80       	ldd	r8, Y+1	; 0x01
    4a2e:	9a 80       	ldd	r9, Y+2	; 0x02
    4a30:	ab 80       	ldd	r10, Y+3	; 0x03
    4a32:	bc 80       	ldd	r11, Y+4	; 0x04
    4a34:	cd 80       	ldd	r12, Y+5	; 0x05
    4a36:	de 80       	ldd	r13, Y+6	; 0x06
    4a38:	ef 80       	ldd	r14, Y+7	; 0x07
    4a3a:	f8 84       	ldd	r15, Y+8	; 0x08
    4a3c:	0e 94 c2 26 	call	0x4d84	; 0x4d84 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4a40:	8f 3f       	cpi	r24, 0xFF	; 255
    4a42:	59 f0       	breq	.+22     	; 0x4a5a <nrk_wait_until+0x82>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4a44:	29 85       	ldd	r18, Y+9	; 0x09
    4a46:	3a 85       	ldd	r19, Y+10	; 0x0a
    4a48:	4b 85       	ldd	r20, Y+11	; 0x0b
    4a4a:	5c 85       	ldd	r21, Y+12	; 0x0c
    4a4c:	6d 85       	ldd	r22, Y+13	; 0x0d
    4a4e:	7e 85       	ldd	r23, Y+14	; 0x0e
    4a50:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a52:	98 89       	ldd	r25, Y+16	; 0x10
    4a54:	0e 94 96 24 	call	0x492c	; 0x492c <nrk_wait>
    4a58:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4a5a:	60 96       	adiw	r28, 0x10	; 16
    4a5c:	0f b6       	in	r0, 0x3f	; 63
    4a5e:	f8 94       	cli
    4a60:	de bf       	out	0x3e, r29	; 62
    4a62:	0f be       	out	0x3f, r0	; 63
    4a64:	cd bf       	out	0x3d, r28	; 61
    4a66:	cf 91       	pop	r28
    4a68:	df 91       	pop	r29
    4a6a:	1f 91       	pop	r17
    4a6c:	0f 91       	pop	r16
    4a6e:	ff 90       	pop	r15
    4a70:	ef 90       	pop	r14
    4a72:	df 90       	pop	r13
    4a74:	cf 90       	pop	r12
    4a76:	bf 90       	pop	r11
    4a78:	af 90       	pop	r10
    4a7a:	9f 90       	pop	r9
    4a7c:	8f 90       	pop	r8
    4a7e:	08 95       	ret

00004a80 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4a80:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4a82:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4a86:	e0 91 12 08 	lds	r30, 0x0812
    4a8a:	f0 91 13 08 	lds	r31, 0x0813
    4a8e:	81 e0       	ldi	r24, 0x01	; 1
    4a90:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4a92:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4a94:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4a98:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4a9a:	88 3f       	cpi	r24, 0xF8	; 248
    4a9c:	80 f4       	brcc	.+32     	; 0x4abe <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a9e:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    4aa2:	21 2f       	mov	r18, r17
    4aa4:	30 e0       	ldi	r19, 0x00	; 0
    4aa6:	2f 5f       	subi	r18, 0xFF	; 255
    4aa8:	3f 4f       	sbci	r19, 0xFF	; 255
    4aaa:	90 e0       	ldi	r25, 0x00	; 0
    4aac:	28 17       	cp	r18, r24
    4aae:	39 07       	cpc	r19, r25
    4ab0:	34 f4       	brge	.+12     	; 0x4abe <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4ab2:	81 2f       	mov	r24, r17
    4ab4:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4ab6:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);
    4aba:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4abe:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4ac2:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4ac6:	81 e0       	ldi	r24, 0x01	; 1
    4ac8:	1f 91       	pop	r17
    4aca:	08 95       	ret

00004acc <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4acc:	1f 93       	push	r17
    4ace:	df 93       	push	r29
    4ad0:	cf 93       	push	r28
    4ad2:	cd b7       	in	r28, 0x3d	; 61
    4ad4:	de b7       	in	r29, 0x3e	; 62
    4ad6:	28 97       	sbiw	r28, 0x08	; 8
    4ad8:	0f b6       	in	r0, 0x3f	; 63
    4ada:	f8 94       	cli
    4adc:	de bf       	out	0x3e, r29	; 62
    4ade:	0f be       	out	0x3f, r0	; 63
    4ae0:	cd bf       	out	0x3d, r28	; 61
    4ae2:	29 83       	std	Y+1, r18	; 0x01
    4ae4:	3a 83       	std	Y+2, r19	; 0x02
    4ae6:	4b 83       	std	Y+3, r20	; 0x03
    4ae8:	5c 83       	std	Y+4, r21	; 0x04
    4aea:	6d 83       	std	Y+5, r22	; 0x05
    4aec:	7e 83       	std	Y+6, r23	; 0x06
    4aee:	8f 83       	std	Y+7, r24	; 0x07
    4af0:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4af2:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4af6:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4afa:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4afc:	ce 01       	movw	r24, r28
    4afe:	01 96       	adiw	r24, 0x01	; 1
    4b00:	0e 94 fa 27 	call	0x4ff4	; 0x4ff4 <_nrk_time_to_ticks>
    if (nw <= TIME_PAD)
    4b04:	83 30       	cpi	r24, 0x03	; 3
    4b06:	91 05       	cpc	r25, r1
    4b08:	10 f4       	brcc	.+4      	; 0x4b0e <nrk_set_next_wakeup+0x42>
    4b0a:	8f ef       	ldi	r24, 0xFF	; 255
    4b0c:	0b c0       	rjmp	.+22     	; 0x4b24 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4b0e:	e0 91 12 08 	lds	r30, 0x0812
    4b12:	f0 91 13 08 	lds	r31, 0x0813
    4b16:	81 0f       	add	r24, r17
    4b18:	91 1d       	adc	r25, r1
    4b1a:	96 8b       	std	Z+22, r25	; 0x16
    4b1c:	85 8b       	std	Z+21, r24	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4b1e:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    4b22:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4b24:	28 96       	adiw	r28, 0x08	; 8
    4b26:	0f b6       	in	r0, 0x3f	; 63
    4b28:	f8 94       	cli
    4b2a:	de bf       	out	0x3e, r29	; 62
    4b2c:	0f be       	out	0x3f, r0	; 63
    4b2e:	cd bf       	out	0x3d, r28	; 61
    4b30:	cf 91       	pop	r28
    4b32:	df 91       	pop	r29
    4b34:	1f 91       	pop	r17
    4b36:	08 95       	ret

00004b38 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4b38:	0f 93       	push	r16
    4b3a:	1f 93       	push	r17
    4b3c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4b3e:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b42:	e0 91 12 08 	lds	r30, 0x0812
    4b46:	f0 91 13 08 	lds	r31, 0x0813
    4b4a:	81 e0       	ldi	r24, 0x01	; 1
    4b4c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4b4e:	16 8b       	std	Z+22, r17	; 0x16
    4b50:	05 8b       	std	Z+21, r16	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4b52:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4b56:	08 2f       	mov	r16, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4b58:	88 3f       	cpi	r24, 0xF8	; 248
    4b5a:	80 f4       	brcc	.+32     	; 0x4b7c <nrk_wait_until_ticks+0x44>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4b5c:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    4b60:	20 2f       	mov	r18, r16
    4b62:	30 e0       	ldi	r19, 0x00	; 0
    4b64:	2f 5f       	subi	r18, 0xFF	; 255
    4b66:	3f 4f       	sbci	r19, 0xFF	; 255
    4b68:	90 e0       	ldi	r25, 0x00	; 0
    4b6a:	28 17       	cp	r18, r24
    4b6c:	39 07       	cpc	r19, r25
    4b6e:	34 f4       	brge	.+12     	; 0x4b7c <nrk_wait_until_ticks+0x44>
        {
            timer += TIME_PAD;
    4b70:	80 2f       	mov	r24, r16
    4b72:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4b74:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);
    4b78:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4b7c:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4b80:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4b84:	81 e0       	ldi	r24, 0x01	; 1
    4b86:	1f 91       	pop	r17
    4b88:	0f 91       	pop	r16
    4b8a:	08 95       	ret

00004b8c <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4b8c:	ff 92       	push	r15
    4b8e:	0f 93       	push	r16
    4b90:	1f 93       	push	r17
    4b92:	cf 93       	push	r28
    4b94:	df 93       	push	r29
    4b96:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4b98:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b9c:	e0 91 12 08 	lds	r30, 0x0812
    4ba0:	f0 91 13 08 	lds	r31, 0x0813
    4ba4:	81 e0       	ldi	r24, 0x01	; 1
    4ba6:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4ba8:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4bac:	f8 2e       	mov	r15, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4bae:	e0 91 12 08 	lds	r30, 0x0812
    4bb2:	f0 91 13 08 	lds	r31, 0x0813
    4bb6:	c8 2f       	mov	r28, r24
    4bb8:	d0 e0       	ldi	r29, 0x00	; 0
    4bba:	0c 0f       	add	r16, r28
    4bbc:	1d 1f       	adc	r17, r29
    4bbe:	16 8b       	std	Z+22, r17	; 0x16
    4bc0:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4bc2:	87 ef       	ldi	r24, 0xF7	; 247
    4bc4:	8f 15       	cp	r24, r15
    4bc6:	68 f0       	brcs	.+26     	; 0x4be2 <nrk_wait_ticks+0x56>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4bc8:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    4bcc:	21 96       	adiw	r28, 0x01	; 1
    4bce:	90 e0       	ldi	r25, 0x00	; 0
    4bd0:	c8 17       	cp	r28, r24
    4bd2:	d9 07       	cpc	r29, r25
    4bd4:	34 f4       	brge	.+12     	; 0x4be2 <nrk_wait_ticks+0x56>
        {
            timer += TIME_PAD;
    4bd6:	8f 2d       	mov	r24, r15
    4bd8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4bda:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);
    4bde:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4be2:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4be6:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4bea:	81 e0       	ldi	r24, 0x01	; 1
    4bec:	df 91       	pop	r29
    4bee:	cf 91       	pop	r28
    4bf0:	1f 91       	pop	r17
    4bf2:	0f 91       	pop	r16
    4bf4:	ff 90       	pop	r15
    4bf6:	08 95       	ret

00004bf8 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4bf8:	1f 93       	push	r17
    4bfa:	cf 93       	push	r28
    4bfc:	df 93       	push	r29
    4bfe:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4c00:	0e 94 66 20 	call	0x40cc	; 0x40cc <nrk_stack_check>

    if (p == 0)
    4c04:	20 97       	sbiw	r28, 0x00	; 0
    4c06:	11 f4       	brne	.+4      	; 0x4c0c <nrk_wait_until_next_n_periods+0x14>
    4c08:	c1 e0       	ldi	r28, 0x01	; 1
    4c0a:	d0 e0       	ldi	r29, 0x00	; 0
        p = 1;
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4c0c:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4c10:	e0 91 12 08 	lds	r30, 0x0812
    4c14:	f0 91 13 08 	lds	r31, 0x0813
    4c18:	81 e0       	ldi	r24, 0x01	; 1
    4c1a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4c1c:	d0 a3       	std	Z+32, r29	; 0x20
    4c1e:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4c20:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4c24:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4c26:	88 3f       	cpi	r24, 0xF8	; 248
    4c28:	80 f4       	brcc	.+32     	; 0x4c4a <nrk_wait_until_next_n_periods+0x52>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c2a:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    4c2e:	21 2f       	mov	r18, r17
    4c30:	30 e0       	ldi	r19, 0x00	; 0
    4c32:	2f 5f       	subi	r18, 0xFF	; 255
    4c34:	3f 4f       	sbci	r19, 0xFF	; 255
    4c36:	90 e0       	ldi	r25, 0x00	; 0
    4c38:	28 17       	cp	r18, r24
    4c3a:	39 07       	cpc	r19, r25
    4c3c:	34 f4       	brge	.+12     	; 0x4c4a <nrk_wait_until_next_n_periods+0x52>
        {
            timer += TIME_PAD;
    4c3e:	81 2f       	mov	r24, r17
    4c40:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c42:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4c46:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4c4a:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4c4e:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c52:	81 e0       	ldi	r24, 0x01	; 1
    4c54:	df 91       	pop	r29
    4c56:	cf 91       	pop	r28
    4c58:	1f 91       	pop	r17
    4c5a:	08 95       	ret

00004c5c <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4c5c:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4c5e:	0e 94 66 20 	call	0x40cc	; 0x40cc <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4c62:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4c66:	e0 91 12 08 	lds	r30, 0x0812
    4c6a:	f0 91 13 08 	lds	r31, 0x0813
    4c6e:	81 e0       	ldi	r24, 0x01	; 1
    4c70:	90 e0       	ldi	r25, 0x00	; 0
    4c72:	90 a3       	std	Z+32, r25	; 0x20
    4c74:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4c76:	81 e0       	ldi	r24, 0x01	; 1
    4c78:	85 83       	std	Z+5, r24	; 0x05
  nrk_cur_task_TCB->next_wakeup = nrk_cur_task_TCB->next_period;
    4c7a:	87 89       	ldd	r24, Z+23	; 0x17
    4c7c:	90 8d       	ldd	r25, Z+24	; 0x18
    4c7e:	96 8b       	std	Z+22, r25	; 0x16
    4c80:	85 8b       	std	Z+21, r24	; 0x15
    timer = _nrk_os_timer_get ();
    4c82:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    4c86:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4c88:	88 3f       	cpi	r24, 0xF8	; 248
    4c8a:	80 f4       	brcc	.+32     	; 0x4cac <nrk_wait_until_next_period+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c8c:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    4c90:	21 2f       	mov	r18, r17
    4c92:	30 e0       	ldi	r19, 0x00	; 0
    4c94:	2f 5f       	subi	r18, 0xFF	; 255
    4c96:	3f 4f       	sbci	r19, 0xFF	; 255
    4c98:	90 e0       	ldi	r25, 0x00	; 0
    4c9a:	28 17       	cp	r18, r24
    4c9c:	39 07       	cpc	r19, r25
    4c9e:	34 f4       	brge	.+12     	; 0x4cac <nrk_wait_until_next_period+0x50>
        {
            timer += TIME_PAD;
    4ca0:	81 2f       	mov	r24, r17
    4ca2:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4ca4:	80 93 7f 05 	sts	0x057F, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4ca8:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4cac:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4cb0:	0e 94 8c 24 	call	0x4918	; 0x4918 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4cb4:	81 e0       	ldi	r24, 0x01	; 1
    4cb6:	1f 91       	pop	r17
    4cb8:	08 95       	ret

00004cba <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4cba:	e0 91 12 08 	lds	r30, 0x0812
    4cbe:	f0 91 13 08 	lds	r31, 0x0813
    4cc2:	80 85       	ldd	r24, Z+8	; 0x08
    4cc4:	0e 94 27 24 	call	0x484e	; 0x484e <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4cc8:	e0 91 12 08 	lds	r30, 0x0812
    4ccc:	f0 91 13 08 	lds	r31, 0x0813
    4cd0:	84 e0       	ldi	r24, 0x04	; 4
    4cd2:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4cd4:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <nrk_wait_until_next_period>
    return NRK_OK;
}
    4cd8:	81 e0       	ldi	r24, 0x01	; 1
    4cda:	08 95       	ret

00004cdc <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4cdc:	ef 92       	push	r14
    4cde:	ff 92       	push	r15
    4ce0:	0f 93       	push	r16
    4ce2:	1f 93       	push	r17
    4ce4:	cf 93       	push	r28
    4ce6:	df 93       	push	r29
    4ce8:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4cea:	69 81       	ldd	r22, Y+1	; 0x01
    4cec:	7a 81       	ldd	r23, Y+2	; 0x02
    4cee:	4b 81       	ldd	r20, Y+3	; 0x03
    4cf0:	5c 81       	ldd	r21, Y+4	; 0x04
    4cf2:	8d 81       	ldd	r24, Y+5	; 0x05
    4cf4:	9e 81       	ldd	r25, Y+6	; 0x06
    4cf6:	0e 94 21 30 	call	0x6042	; 0x6042 <nrk_task_stk_init>
    4cfa:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4cfc:	8f 81       	ldd	r24, Y+7	; 0x07
    4cfe:	88 23       	and	r24, r24
    4d00:	69 f0       	breq	.+26     	; 0x4d1c <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4d02:	4b 81       	ldd	r20, Y+3	; 0x03
    4d04:	5c 81       	ldd	r21, Y+4	; 0x04
    4d06:	ce 01       	movw	r24, r28
    4d08:	20 e0       	ldi	r18, 0x00	; 0
    4d0a:	30 e0       	ldi	r19, 0x00	; 0
    4d0c:	00 e0       	ldi	r16, 0x00	; 0
    4d0e:	10 e0       	ldi	r17, 0x00	; 0
    4d10:	ee 24       	eor	r14, r14
    4d12:	ff 24       	eor	r15, r15
    4d14:	0e 94 82 14 	call	0x2904	; 0x2904 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4d18:	1f 82       	std	Y+7, r1	; 0x07
    4d1a:	15 c0       	rjmp	.+42     	; 0x4d46 <nrk_activate_task+0x6a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4d1c:	88 81       	ld	r24, Y
    4d1e:	99 27       	eor	r25, r25
    4d20:	87 fd       	sbrc	r24, 7
    4d22:	90 95       	com	r25
    4d24:	fc 01       	movw	r30, r24
    4d26:	a5 e0       	ldi	r26, 0x05	; 5
    4d28:	ee 0f       	add	r30, r30
    4d2a:	ff 1f       	adc	r31, r31
    4d2c:	aa 95       	dec	r26
    4d2e:	e1 f7       	brne	.-8      	; 0x4d28 <nrk_activate_task+0x4c>
    4d30:	e8 0f       	add	r30, r24
    4d32:	f9 1f       	adc	r31, r25
    4d34:	e9 5a       	subi	r30, 0xA9	; 169
    4d36:	f8 4f       	sbci	r31, 0xF8	; 248
    4d38:	81 85       	ldd	r24, Z+9	; 0x09
    4d3a:	83 30       	cpi	r24, 0x03	; 3
    4d3c:	11 f0       	breq	.+4      	; 0x4d42 <nrk_activate_task+0x66>
    4d3e:	8f ef       	ldi	r24, 0xFF	; 255
    4d40:	1a c0       	rjmp	.+52     	; 0x4d76 <nrk_activate_task+0x9a>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4d42:	71 83       	std	Z+1, r23	; 0x01
    4d44:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4d46:	88 81       	ld	r24, Y
    4d48:	99 27       	eor	r25, r25
    4d4a:	87 fd       	sbrc	r24, 7
    4d4c:	90 95       	com	r25
    4d4e:	fc 01       	movw	r30, r24
    4d50:	75 e0       	ldi	r23, 0x05	; 5
    4d52:	ee 0f       	add	r30, r30
    4d54:	ff 1f       	adc	r31, r31
    4d56:	7a 95       	dec	r23
    4d58:	e1 f7       	brne	.-8      	; 0x4d52 <nrk_activate_task+0x76>
    4d5a:	e8 0f       	add	r30, r24
    4d5c:	f9 1f       	adc	r31, r25
    4d5e:	e9 5a       	subi	r30, 0xA9	; 169
    4d60:	f8 4f       	sbci	r31, 0xF8	; 248
    4d62:	85 89       	ldd	r24, Z+21	; 0x15
    4d64:	96 89       	ldd	r25, Z+22	; 0x16
    4d66:	89 2b       	or	r24, r25
    4d68:	29 f4       	brne	.+10     	; 0x4d74 <nrk_activate_task+0x98>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4d6a:	82 e0       	ldi	r24, 0x02	; 2
    4d6c:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4d6e:	88 81       	ld	r24, Y
    4d70:	0e 94 75 23 	call	0x46ea	; 0x46ea <nrk_add_to_readyQ>
    4d74:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_OK;
}
    4d76:	df 91       	pop	r29
    4d78:	cf 91       	pop	r28
    4d7a:	1f 91       	pop	r17
    4d7c:	0f 91       	pop	r16
    4d7e:	ff 90       	pop	r15
    4d80:	ef 90       	pop	r14
    4d82:	08 95       	ret

00004d84 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4d84:	8f 92       	push	r8
    4d86:	9f 92       	push	r9
    4d88:	af 92       	push	r10
    4d8a:	bf 92       	push	r11
    4d8c:	cf 92       	push	r12
    4d8e:	df 92       	push	r13
    4d90:	ef 92       	push	r14
    4d92:	ff 92       	push	r15
    4d94:	0f 93       	push	r16
    4d96:	1f 93       	push	r17
    4d98:	df 93       	push	r29
    4d9a:	cf 93       	push	r28
    4d9c:	cd b7       	in	r28, 0x3d	; 61
    4d9e:	de b7       	in	r29, 0x3e	; 62
    4da0:	60 97       	sbiw	r28, 0x10	; 16
    4da2:	0f b6       	in	r0, 0x3f	; 63
    4da4:	f8 94       	cli
    4da6:	de bf       	out	0x3e, r29	; 62
    4da8:	0f be       	out	0x3f, r0	; 63
    4daa:	cd bf       	out	0x3d, r28	; 61
    4dac:	fc 01       	movw	r30, r24
    4dae:	09 83       	std	Y+1, r16	; 0x01
    4db0:	1a 83       	std	Y+2, r17	; 0x02
    4db2:	2b 83       	std	Y+3, r18	; 0x03
    4db4:	3c 83       	std	Y+4, r19	; 0x04
    4db6:	4d 83       	std	Y+5, r20	; 0x05
    4db8:	5e 83       	std	Y+6, r21	; 0x06
    4dba:	6f 83       	std	Y+7, r22	; 0x07
    4dbc:	78 87       	std	Y+8, r23	; 0x08
    4dbe:	89 86       	std	Y+9, r8	; 0x09
    4dc0:	9a 86       	std	Y+10, r9	; 0x0a
    4dc2:	ab 86       	std	Y+11, r10	; 0x0b
    4dc4:	bc 86       	std	Y+12, r11	; 0x0c
    4dc6:	cd 86       	std	Y+13, r12	; 0x0d
    4dc8:	de 86       	std	Y+14, r13	; 0x0e
    4dca:	ef 86       	std	Y+15, r14	; 0x0f
    4dcc:	f8 8a       	std	Y+16, r15	; 0x10
    4dce:	89 81       	ldd	r24, Y+1	; 0x01
    4dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    4dd2:	ab 81       	ldd	r26, Y+3	; 0x03
    4dd4:	bc 81       	ldd	r27, Y+4	; 0x04
    4dd6:	2d 81       	ldd	r18, Y+5	; 0x05
    4dd8:	3e 81       	ldd	r19, Y+6	; 0x06
    4dda:	4f 81       	ldd	r20, Y+7	; 0x07
    4ddc:	58 85       	ldd	r21, Y+8	; 0x08
    4dde:	e9 84       	ldd	r14, Y+9	; 0x09
    4de0:	fa 84       	ldd	r15, Y+10	; 0x0a
    4de2:	0b 85       	ldd	r16, Y+11	; 0x0b
    4de4:	1c 85       	ldd	r17, Y+12	; 0x0c
    4de6:	ad 84       	ldd	r10, Y+13	; 0x0d
    4de8:	be 84       	ldd	r11, Y+14	; 0x0e
    4dea:	cf 84       	ldd	r12, Y+15	; 0x0f
    4dec:	d8 88       	ldd	r13, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4dee:	8e 15       	cp	r24, r14
    4df0:	9f 05       	cpc	r25, r15
    4df2:	a0 07       	cpc	r26, r16
    4df4:	b1 07       	cpc	r27, r17
    4df6:	f0 f1       	brcs	.+124    	; 0x4e74 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4df8:	e8 16       	cp	r14, r24
    4dfa:	f9 06       	cpc	r15, r25
    4dfc:	0a 07       	cpc	r16, r26
    4dfe:	1b 07       	cpc	r17, r27
    4e00:	91 f4       	brne	.+36     	; 0x4e26 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4e02:	2a 15       	cp	r18, r10
    4e04:	3b 05       	cpc	r19, r11
    4e06:	4c 05       	cpc	r20, r12
    4e08:	5d 05       	cpc	r21, r13
    4e0a:	a0 f1       	brcs	.+104    	; 0x4e74 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4e0c:	2a 19       	sub	r18, r10
    4e0e:	3b 09       	sbc	r19, r11
    4e10:	4c 09       	sbc	r20, r12
    4e12:	5d 09       	sbc	r21, r13
    4e14:	24 83       	std	Z+4, r18	; 0x04
    4e16:	35 83       	std	Z+5, r19	; 0x05
    4e18:	46 83       	std	Z+6, r20	; 0x06
    4e1a:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4e1c:	10 82       	st	Z, r1
    4e1e:	11 82       	std	Z+1, r1	; 0x01
    4e20:	12 82       	std	Z+2, r1	; 0x02
    4e22:	13 82       	std	Z+3, r1	; 0x03
    4e24:	1c c0       	rjmp	.+56     	; 0x4e5e <nrk_time_sub+0xda>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4e26:	2a 15       	cp	r18, r10
    4e28:	3b 05       	cpc	r19, r11
    4e2a:	4c 05       	cpc	r20, r12
    4e2c:	5d 05       	cpc	r21, r13
    4e2e:	c8 f4       	brcc	.+50     	; 0x4e62 <nrk_time_sub+0xde>
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4e30:	01 97       	sbiw	r24, 0x01	; 1
    4e32:	a1 09       	sbc	r26, r1
    4e34:	b1 09       	sbc	r27, r1
    4e36:	8e 19       	sub	r24, r14
    4e38:	9f 09       	sbc	r25, r15
    4e3a:	a0 0b       	sbc	r26, r16
    4e3c:	b1 0b       	sbc	r27, r17
    4e3e:	80 83       	st	Z, r24
    4e40:	91 83       	std	Z+1, r25	; 0x01
    4e42:	a2 83       	std	Z+2, r26	; 0x02
    4e44:	b3 83       	std	Z+3, r27	; 0x03
	result->nano_secs=high.nano_secs-low.nano_secs;
    4e46:	20 50       	subi	r18, 0x00	; 0
    4e48:	36 43       	sbci	r19, 0x36	; 54
    4e4a:	45 46       	sbci	r20, 0x65	; 101
    4e4c:	54 4c       	sbci	r21, 0xC4	; 196
    4e4e:	2a 19       	sub	r18, r10
    4e50:	3b 09       	sbc	r19, r11
    4e52:	4c 09       	sbc	r20, r12
    4e54:	5d 09       	sbc	r21, r13
    4e56:	24 83       	std	Z+4, r18	; 0x04
    4e58:	35 83       	std	Z+5, r19	; 0x05
    4e5a:	46 83       	std	Z+6, r20	; 0x06
    4e5c:	57 83       	std	Z+7, r21	; 0x07
    4e5e:	81 e0       	ldi	r24, 0x01	; 1
    4e60:	0a c0       	rjmp	.+20     	; 0x4e76 <nrk_time_sub+0xf2>
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4e62:	8e 19       	sub	r24, r14
    4e64:	9f 09       	sbc	r25, r15
    4e66:	a0 0b       	sbc	r26, r16
    4e68:	b1 0b       	sbc	r27, r17
    4e6a:	80 83       	st	Z, r24
    4e6c:	91 83       	std	Z+1, r25	; 0x01
    4e6e:	a2 83       	std	Z+2, r26	; 0x02
    4e70:	b3 83       	std	Z+3, r27	; 0x03
    4e72:	ed cf       	rjmp	.-38     	; 0x4e4e <nrk_time_sub+0xca>
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4e74:	8f ef       	ldi	r24, 0xFF	; 255
}
    4e76:	60 96       	adiw	r28, 0x10	; 16
    4e78:	0f b6       	in	r0, 0x3f	; 63
    4e7a:	f8 94       	cli
    4e7c:	de bf       	out	0x3e, r29	; 62
    4e7e:	0f be       	out	0x3f, r0	; 63
    4e80:	cd bf       	out	0x3d, r28	; 61
    4e82:	cf 91       	pop	r28
    4e84:	df 91       	pop	r29
    4e86:	1f 91       	pop	r17
    4e88:	0f 91       	pop	r16
    4e8a:	ff 90       	pop	r15
    4e8c:	ef 90       	pop	r14
    4e8e:	df 90       	pop	r13
    4e90:	cf 90       	pop	r12
    4e92:	bf 90       	pop	r11
    4e94:	af 90       	pop	r10
    4e96:	9f 90       	pop	r9
    4e98:	8f 90       	pop	r8
    4e9a:	08 95       	ret

00004e9c <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4e9c:	8f 92       	push	r8
    4e9e:	9f 92       	push	r9
    4ea0:	af 92       	push	r10
    4ea2:	bf 92       	push	r11
    4ea4:	cf 92       	push	r12
    4ea6:	df 92       	push	r13
    4ea8:	ef 92       	push	r14
    4eaa:	ff 92       	push	r15
    4eac:	0f 93       	push	r16
    4eae:	1f 93       	push	r17
    4eb0:	df 93       	push	r29
    4eb2:	cf 93       	push	r28
    4eb4:	cd b7       	in	r28, 0x3d	; 61
    4eb6:	de b7       	in	r29, 0x3e	; 62
    4eb8:	60 97       	sbiw	r28, 0x10	; 16
    4eba:	0f b6       	in	r0, 0x3f	; 63
    4ebc:	f8 94       	cli
    4ebe:	de bf       	out	0x3e, r29	; 62
    4ec0:	0f be       	out	0x3f, r0	; 63
    4ec2:	cd bf       	out	0x3d, r28	; 61
    4ec4:	fc 01       	movw	r30, r24
    4ec6:	09 83       	std	Y+1, r16	; 0x01
    4ec8:	1a 83       	std	Y+2, r17	; 0x02
    4eca:	2b 83       	std	Y+3, r18	; 0x03
    4ecc:	3c 83       	std	Y+4, r19	; 0x04
    4ece:	4d 83       	std	Y+5, r20	; 0x05
    4ed0:	5e 83       	std	Y+6, r21	; 0x06
    4ed2:	6f 83       	std	Y+7, r22	; 0x07
    4ed4:	78 87       	std	Y+8, r23	; 0x08
    4ed6:	89 86       	std	Y+9, r8	; 0x09
    4ed8:	9a 86       	std	Y+10, r9	; 0x0a
    4eda:	ab 86       	std	Y+11, r10	; 0x0b
    4edc:	bc 86       	std	Y+12, r11	; 0x0c
    4ede:	cd 86       	std	Y+13, r12	; 0x0d
    4ee0:	de 86       	std	Y+14, r13	; 0x0e
    4ee2:	ef 86       	std	Y+15, r14	; 0x0f
    4ee4:	f8 8a       	std	Y+16, r15	; 0x10
    4ee6:	ad 80       	ldd	r10, Y+5	; 0x05
    4ee8:	be 80       	ldd	r11, Y+6	; 0x06
    4eea:	cf 80       	ldd	r12, Y+7	; 0x07
    4eec:	d8 84       	ldd	r13, Y+8	; 0x08
    4eee:	ed 84       	ldd	r14, Y+13	; 0x0d
    4ef0:	fe 84       	ldd	r15, Y+14	; 0x0e
    4ef2:	0f 85       	ldd	r16, Y+15	; 0x0f
    4ef4:	18 89       	ldd	r17, Y+16	; 0x10
result->secs=a.secs+b.secs;
    4ef6:	89 85       	ldd	r24, Y+9	; 0x09
    4ef8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4efa:	ab 85       	ldd	r26, Y+11	; 0x0b
    4efc:	bc 85       	ldd	r27, Y+12	; 0x0c
    4efe:	29 81       	ldd	r18, Y+1	; 0x01
    4f00:	3a 81       	ldd	r19, Y+2	; 0x02
    4f02:	4b 81       	ldd	r20, Y+3	; 0x03
    4f04:	5c 81       	ldd	r21, Y+4	; 0x04
    4f06:	82 0f       	add	r24, r18
    4f08:	93 1f       	adc	r25, r19
    4f0a:	a4 1f       	adc	r26, r20
    4f0c:	b5 1f       	adc	r27, r21
    4f0e:	80 83       	st	Z, r24
    4f10:	91 83       	std	Z+1, r25	; 0x01
    4f12:	a2 83       	std	Z+2, r26	; 0x02
    4f14:	b3 83       	std	Z+3, r27	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4f16:	ea 0c       	add	r14, r10
    4f18:	fb 1c       	adc	r15, r11
    4f1a:	0c 1d       	adc	r16, r12
    4f1c:	1d 1d       	adc	r17, r13
    4f1e:	e4 82       	std	Z+4, r14	; 0x04
    4f20:	f5 82       	std	Z+5, r15	; 0x05
    4f22:	06 83       	std	Z+6, r16	; 0x06
    4f24:	17 83       	std	Z+7, r17	; 0x07
    4f26:	13 c0       	rjmp	.+38     	; 0x4f4e <nrk_time_add+0xb2>
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    4f28:	80 50       	subi	r24, 0x00	; 0
    4f2a:	9a 4c       	sbci	r25, 0xCA	; 202
    4f2c:	aa 49       	sbci	r26, 0x9A	; 154
    4f2e:	bb 43       	sbci	r27, 0x3B	; 59
    4f30:	84 83       	std	Z+4, r24	; 0x04
    4f32:	95 83       	std	Z+5, r25	; 0x05
    4f34:	a6 83       	std	Z+6, r26	; 0x06
    4f36:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    4f38:	80 81       	ld	r24, Z
    4f3a:	91 81       	ldd	r25, Z+1	; 0x01
    4f3c:	a2 81       	ldd	r26, Z+2	; 0x02
    4f3e:	b3 81       	ldd	r27, Z+3	; 0x03
    4f40:	01 96       	adiw	r24, 0x01	; 1
    4f42:	a1 1d       	adc	r26, r1
    4f44:	b1 1d       	adc	r27, r1
    4f46:	80 83       	st	Z, r24
    4f48:	91 83       	std	Z+1, r25	; 0x01
    4f4a:	a2 83       	std	Z+2, r26	; 0x02
    4f4c:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4f4e:	84 81       	ldd	r24, Z+4	; 0x04
    4f50:	95 81       	ldd	r25, Z+5	; 0x05
    4f52:	a6 81       	ldd	r26, Z+6	; 0x06
    4f54:	b7 81       	ldd	r27, Z+7	; 0x07
    4f56:	80 30       	cpi	r24, 0x00	; 0
    4f58:	2a ec       	ldi	r18, 0xCA	; 202
    4f5a:	92 07       	cpc	r25, r18
    4f5c:	2a e9       	ldi	r18, 0x9A	; 154
    4f5e:	a2 07       	cpc	r26, r18
    4f60:	2b e3       	ldi	r18, 0x3B	; 59
    4f62:	b2 07       	cpc	r27, r18
    4f64:	08 f7       	brcc	.-62     	; 0x4f28 <nrk_time_add+0x8c>
{
result->secs=a.secs+b.secs;
result->nano_secs=a.nano_secs+b.nano_secs;
nrk_time_compact_nanos(result);
return NRK_OK;
}
    4f66:	81 e0       	ldi	r24, 0x01	; 1
    4f68:	60 96       	adiw	r28, 0x10	; 16
    4f6a:	0f b6       	in	r0, 0x3f	; 63
    4f6c:	f8 94       	cli
    4f6e:	de bf       	out	0x3e, r29	; 62
    4f70:	0f be       	out	0x3f, r0	; 63
    4f72:	cd bf       	out	0x3d, r28	; 61
    4f74:	cf 91       	pop	r28
    4f76:	df 91       	pop	r29
    4f78:	1f 91       	pop	r17
    4f7a:	0f 91       	pop	r16
    4f7c:	ff 90       	pop	r15
    4f7e:	ef 90       	pop	r14
    4f80:	df 90       	pop	r13
    4f82:	cf 90       	pop	r12
    4f84:	bf 90       	pop	r11
    4f86:	af 90       	pop	r10
    4f88:	9f 90       	pop	r9
    4f8a:	8f 90       	pop	r8
    4f8c:	08 95       	ret

00004f8e <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4f8e:	fc 01       	movw	r30, r24
    4f90:	13 c0       	rjmp	.+38     	; 0x4fb8 <nrk_time_compact_nanos+0x2a>
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    4f92:	80 50       	subi	r24, 0x00	; 0
    4f94:	9a 4c       	sbci	r25, 0xCA	; 202
    4f96:	aa 49       	sbci	r26, 0x9A	; 154
    4f98:	bb 43       	sbci	r27, 0x3B	; 59
    4f9a:	84 83       	std	Z+4, r24	; 0x04
    4f9c:	95 83       	std	Z+5, r25	; 0x05
    4f9e:	a6 83       	std	Z+6, r26	; 0x06
    4fa0:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    4fa2:	80 81       	ld	r24, Z
    4fa4:	91 81       	ldd	r25, Z+1	; 0x01
    4fa6:	a2 81       	ldd	r26, Z+2	; 0x02
    4fa8:	b3 81       	ldd	r27, Z+3	; 0x03
    4faa:	01 96       	adiw	r24, 0x01	; 1
    4fac:	a1 1d       	adc	r26, r1
    4fae:	b1 1d       	adc	r27, r1
    4fb0:	80 83       	st	Z, r24
    4fb2:	91 83       	std	Z+1, r25	; 0x01
    4fb4:	a2 83       	std	Z+2, r26	; 0x02
    4fb6:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4fb8:	84 81       	ldd	r24, Z+4	; 0x04
    4fba:	95 81       	ldd	r25, Z+5	; 0x05
    4fbc:	a6 81       	ldd	r26, Z+6	; 0x06
    4fbe:	b7 81       	ldd	r27, Z+7	; 0x07
    4fc0:	80 30       	cpi	r24, 0x00	; 0
    4fc2:	2a ec       	ldi	r18, 0xCA	; 202
    4fc4:	92 07       	cpc	r25, r18
    4fc6:	2a e9       	ldi	r18, 0x9A	; 154
    4fc8:	a2 07       	cpc	r26, r18
    4fca:	2b e3       	ldi	r18, 0x3B	; 59
    4fcc:	b2 07       	cpc	r27, r18
    4fce:	08 f7       	brcc	.-62     	; 0x4f92 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4fd0:	08 95       	ret

00004fd2 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4fd2:	60 93 09 08 	sts	0x0809, r22
    4fd6:	70 93 0a 08 	sts	0x080A, r23
    4fda:	80 93 0b 08 	sts	0x080B, r24
    4fde:	90 93 0c 08 	sts	0x080C, r25
  nrk_system_time.nano_secs=nano_secs;
    4fe2:	20 93 0d 08 	sts	0x080D, r18
    4fe6:	30 93 0e 08 	sts	0x080E, r19
    4fea:	40 93 0f 08 	sts	0x080F, r20
    4fee:	50 93 10 08 	sts	0x0810, r21
}
    4ff2:	08 95       	ret

00004ff4 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4ff4:	6f 92       	push	r6
    4ff6:	7f 92       	push	r7
    4ff8:	8f 92       	push	r8
    4ffa:	9f 92       	push	r9
    4ffc:	af 92       	push	r10
    4ffe:	bf 92       	push	r11
    5000:	cf 92       	push	r12
    5002:	df 92       	push	r13
    5004:	ef 92       	push	r14
    5006:	ff 92       	push	r15
    5008:	0f 93       	push	r16
    500a:	1f 93       	push	r17
    500c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    500e:	60 80       	ld	r6, Z
    5010:	71 80       	ldd	r7, Z+1	; 0x01
    5012:	82 80       	ldd	r8, Z+2	; 0x02
    5014:	93 80       	ldd	r9, Z+3	; 0x03
    5016:	64 81       	ldd	r22, Z+4	; 0x04
    5018:	75 81       	ldd	r23, Z+5	; 0x05
    501a:	86 81       	ldd	r24, Z+6	; 0x06
    501c:	97 81       	ldd	r25, Z+7	; 0x07
    501e:	61 14       	cp	r6, r1
    5020:	71 04       	cpc	r7, r1
    5022:	81 04       	cpc	r8, r1
    5024:	91 04       	cpc	r9, r1
    5026:	09 f4       	brne	.+2      	; 0x502a <_nrk_time_to_ticks+0x36>
    5028:	69 c0       	rjmp	.+210    	; 0x50fc <_nrk_time_to_ticks+0x108>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    502a:	22 e4       	ldi	r18, 0x42	; 66
    502c:	62 16       	cp	r6, r18
    502e:	71 04       	cpc	r7, r1
    5030:	81 04       	cpc	r8, r1
    5032:	91 04       	cpc	r9, r1
    5034:	18 f0       	brcs	.+6      	; 0x503c <_nrk_time_to_ticks+0x48>
    5036:	20 e0       	ldi	r18, 0x00	; 0
    5038:	30 e0       	ldi	r19, 0x00	; 0
    503a:	66 c0       	rjmp	.+204    	; 0x5108 <_nrk_time_to_ticks+0x114>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    503c:	5b 01       	movw	r10, r22
    503e:	6c 01       	movw	r12, r24
    5040:	ee 24       	eor	r14, r14
    5042:	ff 24       	eor	r15, r15
    5044:	87 01       	movw	r16, r14
    5046:	50 e0       	ldi	r21, 0x00	; 0
    5048:	3d c0       	rjmp	.+122    	; 0x50c4 <_nrk_time_to_ticks+0xd0>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    504a:	fa 2d       	mov	r31, r10
    504c:	eb 2d       	mov	r30, r11
    504e:	e6 53       	subi	r30, 0x36	; 54
    5050:	91 e0       	ldi	r25, 0x01	; 1
    5052:	eb 15       	cp	r30, r11
    5054:	08 f0       	brcs	.+2      	; 0x5058 <_nrk_time_to_ticks+0x64>
    5056:	90 e0       	ldi	r25, 0x00	; 0
    5058:	8c 2d       	mov	r24, r12
    505a:	86 56       	subi	r24, 0x66	; 102
    505c:	21 e0       	ldi	r18, 0x01	; 1
    505e:	8c 15       	cp	r24, r12
    5060:	08 f0       	brcs	.+2      	; 0x5064 <_nrk_time_to_ticks+0x70>
    5062:	20 e0       	ldi	r18, 0x00	; 0
    5064:	79 2f       	mov	r23, r25
    5066:	78 0f       	add	r23, r24
    5068:	91 e0       	ldi	r25, 0x01	; 1
    506a:	78 17       	cp	r23, r24
    506c:	08 f0       	brcs	.+2      	; 0x5070 <_nrk_time_to_ticks+0x7c>
    506e:	90 e0       	ldi	r25, 0x00	; 0
    5070:	29 2b       	or	r18, r25
    5072:	8d 2d       	mov	r24, r13
    5074:	85 5c       	subi	r24, 0xC5	; 197
    5076:	31 e0       	ldi	r19, 0x01	; 1
    5078:	8d 15       	cp	r24, r13
    507a:	08 f0       	brcs	.+2      	; 0x507e <_nrk_time_to_ticks+0x8a>
    507c:	30 e0       	ldi	r19, 0x00	; 0
    507e:	62 2f       	mov	r22, r18
    5080:	68 0f       	add	r22, r24
    5082:	91 e0       	ldi	r25, 0x01	; 1
    5084:	68 17       	cp	r22, r24
    5086:	08 f0       	brcs	.+2      	; 0x508a <_nrk_time_to_ticks+0x96>
    5088:	90 e0       	ldi	r25, 0x00	; 0
    508a:	23 2f       	mov	r18, r19
    508c:	29 2b       	or	r18, r25
    508e:	2e 0d       	add	r18, r14
    5090:	91 e0       	ldi	r25, 0x01	; 1
    5092:	2e 15       	cp	r18, r14
    5094:	08 f0       	brcs	.+2      	; 0x5098 <_nrk_time_to_ticks+0xa4>
    5096:	90 e0       	ldi	r25, 0x00	; 0
    5098:	49 2f       	mov	r20, r25
    509a:	4f 0d       	add	r20, r15
    509c:	91 e0       	ldi	r25, 0x01	; 1
    509e:	4f 15       	cp	r20, r15
    50a0:	08 f0       	brcs	.+2      	; 0x50a4 <_nrk_time_to_ticks+0xb0>
    50a2:	90 e0       	ldi	r25, 0x00	; 0
    50a4:	39 2f       	mov	r19, r25
    50a6:	30 0f       	add	r19, r16
    50a8:	91 e0       	ldi	r25, 0x01	; 1
    50aa:	30 17       	cp	r19, r16
    50ac:	08 f0       	brcs	.+2      	; 0x50b0 <_nrk_time_to_ticks+0xbc>
    50ae:	90 e0       	ldi	r25, 0x00	; 0
    50b0:	91 0f       	add	r25, r17
    50b2:	af 2e       	mov	r10, r31
    50b4:	be 2e       	mov	r11, r30
    50b6:	c7 2e       	mov	r12, r23
    50b8:	d6 2e       	mov	r13, r22
    50ba:	e2 2e       	mov	r14, r18
    50bc:	f4 2e       	mov	r15, r20
    50be:	03 2f       	mov	r16, r19
    50c0:	19 2f       	mov	r17, r25
    50c2:	5f 5f       	subi	r21, 0xFF	; 255
    50c4:	85 2f       	mov	r24, r21
    50c6:	90 e0       	ldi	r25, 0x00	; 0
    50c8:	a0 e0       	ldi	r26, 0x00	; 0
    50ca:	b0 e0       	ldi	r27, 0x00	; 0
    50cc:	86 15       	cp	r24, r6
    50ce:	97 05       	cpc	r25, r7
    50d0:	a8 05       	cpc	r26, r8
    50d2:	b9 05       	cpc	r27, r9
    50d4:	08 f4       	brcc	.+2      	; 0x50d8 <_nrk_time_to_ticks+0xe4>
    50d6:	b9 cf       	rjmp	.-142    	; 0x504a <_nrk_time_to_ticks+0x56>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    50d8:	95 01       	movw	r18, r10
    50da:	a6 01       	movw	r20, r12
    50dc:	b7 01       	movw	r22, r14
    50de:	c8 01       	movw	r24, r16
    50e0:	a3 eb       	ldi	r26, 0xB3	; 179
    50e2:	aa 2e       	mov	r10, r26
    50e4:	f6 ee       	ldi	r31, 0xE6	; 230
    50e6:	bf 2e       	mov	r11, r31
    50e8:	ee e0       	ldi	r30, 0x0E	; 14
    50ea:	ce 2e       	mov	r12, r30
    50ec:	dd 24       	eor	r13, r13
    50ee:	ee 24       	eor	r14, r14
    50f0:	ff 24       	eor	r15, r15
    50f2:	00 e0       	ldi	r16, 0x00	; 0
    50f4:	10 e0       	ldi	r17, 0x00	; 0
    50f6:	0e 94 e7 3c 	call	0x79ce	; 0x79ce <__udivdi3>
    50fa:	06 c0       	rjmp	.+12     	; 0x5108 <_nrk_time_to_ticks+0x114>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    50fc:	23 eb       	ldi	r18, 0xB3	; 179
    50fe:	36 ee       	ldi	r19, 0xE6	; 230
    5100:	4e e0       	ldi	r20, 0x0E	; 14
    5102:	50 e0       	ldi	r21, 0x00	; 0
    5104:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    5108:	c9 01       	movw	r24, r18
    510a:	1f 91       	pop	r17
    510c:	0f 91       	pop	r16
    510e:	ff 90       	pop	r15
    5110:	ef 90       	pop	r14
    5112:	df 90       	pop	r13
    5114:	cf 90       	pop	r12
    5116:	bf 90       	pop	r11
    5118:	af 90       	pop	r10
    511a:	9f 90       	pop	r9
    511c:	8f 90       	pop	r8
    511e:	7f 90       	pop	r7
    5120:	6f 90       	pop	r6
    5122:	08 95       	ret

00005124 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5124:	ef 92       	push	r14
    5126:	ff 92       	push	r15
    5128:	0f 93       	push	r16
    512a:	1f 93       	push	r17
    512c:	df 93       	push	r29
    512e:	cf 93       	push	r28
    5130:	cd b7       	in	r28, 0x3d	; 61
    5132:	de b7       	in	r29, 0x3e	; 62
    5134:	28 97       	sbiw	r28, 0x08	; 8
    5136:	0f b6       	in	r0, 0x3f	; 63
    5138:	f8 94       	cli
    513a:	de bf       	out	0x3e, r29	; 62
    513c:	0f be       	out	0x3f, r0	; 63
    513e:	cd bf       	out	0x3d, r28	; 61
    5140:	7b 01       	movw	r14, r22
    5142:	8c 01       	movw	r16, r24
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    5144:	73 70       	andi	r23, 0x03	; 3
    5146:	80 70       	andi	r24, 0x00	; 0
    5148:	90 70       	andi	r25, 0x00	; 0
    514a:	23 eb       	ldi	r18, 0xB3	; 179
    514c:	36 ee       	ldi	r19, 0xE6	; 230
    514e:	4e e0       	ldi	r20, 0x0E	; 14
    5150:	50 e0       	ldi	r21, 0x00	; 0
    5152:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    5156:	6d 83       	std	Y+5, r22	; 0x05
    5158:	7e 83       	std	Y+6, r23	; 0x06
    515a:	8f 83       	std	Y+7, r24	; 0x07
    515c:	98 87       	std	Y+8, r25	; 0x08
    515e:	a8 01       	movw	r20, r16
    5160:	97 01       	movw	r18, r14
    5162:	ba e0       	ldi	r27, 0x0A	; 10
    5164:	56 95       	lsr	r21
    5166:	47 95       	ror	r20
    5168:	37 95       	ror	r19
    516a:	27 95       	ror	r18
    516c:	ba 95       	dec	r27
    516e:	d1 f7       	brne	.-12     	; 0x5164 <_nrk_ticks_to_time+0x40>
    5170:	29 83       	std	Y+1, r18	; 0x01
    5172:	3a 83       	std	Y+2, r19	; 0x02
    5174:	4b 83       	std	Y+3, r20	; 0x03
    5176:	5c 83       	std	Y+4, r21	; 0x04
    5178:	3a 81       	ldd	r19, Y+2	; 0x02
    517a:	4b 81       	ldd	r20, Y+3	; 0x03
    517c:	5c 81       	ldd	r21, Y+4	; 0x04
}
    517e:	28 96       	adiw	r28, 0x08	; 8
    5180:	0f b6       	in	r0, 0x3f	; 63
    5182:	f8 94       	cli
    5184:	de bf       	out	0x3e, r29	; 62
    5186:	0f be       	out	0x3f, r0	; 63
    5188:	cd bf       	out	0x3d, r28	; 61
    518a:	cf 91       	pop	r28
    518c:	df 91       	pop	r29
    518e:	1f 91       	pop	r17
    5190:	0f 91       	pop	r16
    5192:	ff 90       	pop	r15
    5194:	ef 90       	pop	r14
    5196:	08 95       	ret

00005198 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    5198:	6f 92       	push	r6
    519a:	7f 92       	push	r7
    519c:	8f 92       	push	r8
    519e:	9f 92       	push	r9
    51a0:	af 92       	push	r10
    51a2:	bf 92       	push	r11
    51a4:	cf 92       	push	r12
    51a6:	df 92       	push	r13
    51a8:	ef 92       	push	r14
    51aa:	ff 92       	push	r15
    51ac:	0f 93       	push	r16
    51ae:	1f 93       	push	r17
    51b0:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    51b2:	60 80       	ld	r6, Z
    51b4:	71 80       	ldd	r7, Z+1	; 0x01
    51b6:	82 80       	ldd	r8, Z+2	; 0x02
    51b8:	93 80       	ldd	r9, Z+3	; 0x03
    51ba:	64 81       	ldd	r22, Z+4	; 0x04
    51bc:	75 81       	ldd	r23, Z+5	; 0x05
    51be:	86 81       	ldd	r24, Z+6	; 0x06
    51c0:	97 81       	ldd	r25, Z+7	; 0x07
    51c2:	61 14       	cp	r6, r1
    51c4:	71 04       	cpc	r7, r1
    51c6:	81 04       	cpc	r8, r1
    51c8:	91 04       	cpc	r9, r1
    51ca:	09 f4       	brne	.+2      	; 0x51ce <_nrk_time_to_ticks_long+0x36>
    51cc:	60 c0       	rjmp	.+192    	; 0x528e <_nrk_time_to_ticks_long+0xf6>
{
   tmp=t->nano_secs;
    51ce:	5b 01       	movw	r10, r22
    51d0:	6c 01       	movw	r12, r24
    51d2:	ee 24       	eor	r14, r14
    51d4:	ff 24       	eor	r15, r15
    51d6:	87 01       	movw	r16, r14
    51d8:	50 e0       	ldi	r21, 0x00	; 0
    51da:	3d c0       	rjmp	.+122    	; 0x5256 <_nrk_time_to_ticks_long+0xbe>
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    51dc:	fa 2d       	mov	r31, r10
    51de:	eb 2d       	mov	r30, r11
    51e0:	e6 53       	subi	r30, 0x36	; 54
    51e2:	91 e0       	ldi	r25, 0x01	; 1
    51e4:	eb 15       	cp	r30, r11
    51e6:	08 f0       	brcs	.+2      	; 0x51ea <_nrk_time_to_ticks_long+0x52>
    51e8:	90 e0       	ldi	r25, 0x00	; 0
    51ea:	8c 2d       	mov	r24, r12
    51ec:	86 56       	subi	r24, 0x66	; 102
    51ee:	21 e0       	ldi	r18, 0x01	; 1
    51f0:	8c 15       	cp	r24, r12
    51f2:	08 f0       	brcs	.+2      	; 0x51f6 <_nrk_time_to_ticks_long+0x5e>
    51f4:	20 e0       	ldi	r18, 0x00	; 0
    51f6:	79 2f       	mov	r23, r25
    51f8:	78 0f       	add	r23, r24
    51fa:	91 e0       	ldi	r25, 0x01	; 1
    51fc:	78 17       	cp	r23, r24
    51fe:	08 f0       	brcs	.+2      	; 0x5202 <_nrk_time_to_ticks_long+0x6a>
    5200:	90 e0       	ldi	r25, 0x00	; 0
    5202:	29 2b       	or	r18, r25
    5204:	8d 2d       	mov	r24, r13
    5206:	85 5c       	subi	r24, 0xC5	; 197
    5208:	31 e0       	ldi	r19, 0x01	; 1
    520a:	8d 15       	cp	r24, r13
    520c:	08 f0       	brcs	.+2      	; 0x5210 <_nrk_time_to_ticks_long+0x78>
    520e:	30 e0       	ldi	r19, 0x00	; 0
    5210:	62 2f       	mov	r22, r18
    5212:	68 0f       	add	r22, r24
    5214:	91 e0       	ldi	r25, 0x01	; 1
    5216:	68 17       	cp	r22, r24
    5218:	08 f0       	brcs	.+2      	; 0x521c <_nrk_time_to_ticks_long+0x84>
    521a:	90 e0       	ldi	r25, 0x00	; 0
    521c:	23 2f       	mov	r18, r19
    521e:	29 2b       	or	r18, r25
    5220:	2e 0d       	add	r18, r14
    5222:	91 e0       	ldi	r25, 0x01	; 1
    5224:	2e 15       	cp	r18, r14
    5226:	08 f0       	brcs	.+2      	; 0x522a <_nrk_time_to_ticks_long+0x92>
    5228:	90 e0       	ldi	r25, 0x00	; 0
    522a:	49 2f       	mov	r20, r25
    522c:	4f 0d       	add	r20, r15
    522e:	91 e0       	ldi	r25, 0x01	; 1
    5230:	4f 15       	cp	r20, r15
    5232:	08 f0       	brcs	.+2      	; 0x5236 <_nrk_time_to_ticks_long+0x9e>
    5234:	90 e0       	ldi	r25, 0x00	; 0
    5236:	39 2f       	mov	r19, r25
    5238:	30 0f       	add	r19, r16
    523a:	91 e0       	ldi	r25, 0x01	; 1
    523c:	30 17       	cp	r19, r16
    523e:	08 f0       	brcs	.+2      	; 0x5242 <_nrk_time_to_ticks_long+0xaa>
    5240:	90 e0       	ldi	r25, 0x00	; 0
    5242:	91 0f       	add	r25, r17
    5244:	af 2e       	mov	r10, r31
    5246:	be 2e       	mov	r11, r30
    5248:	c7 2e       	mov	r12, r23
    524a:	d6 2e       	mov	r13, r22
    524c:	e2 2e       	mov	r14, r18
    524e:	f4 2e       	mov	r15, r20
    5250:	03 2f       	mov	r16, r19
    5252:	19 2f       	mov	r17, r25
    5254:	5f 5f       	subi	r21, 0xFF	; 255
    5256:	85 2f       	mov	r24, r21
    5258:	90 e0       	ldi	r25, 0x00	; 0
    525a:	a0 e0       	ldi	r26, 0x00	; 0
    525c:	b0 e0       	ldi	r27, 0x00	; 0
    525e:	86 15       	cp	r24, r6
    5260:	97 05       	cpc	r25, r7
    5262:	a8 05       	cpc	r26, r8
    5264:	b9 05       	cpc	r27, r9
    5266:	08 f4       	brcc	.+2      	; 0x526a <_nrk_time_to_ticks_long+0xd2>
    5268:	b9 cf       	rjmp	.-142    	; 0x51dc <_nrk_time_to_ticks_long+0x44>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    526a:	95 01       	movw	r18, r10
    526c:	a6 01       	movw	r20, r12
    526e:	b7 01       	movw	r22, r14
    5270:	c8 01       	movw	r24, r16
    5272:	e3 eb       	ldi	r30, 0xB3	; 179
    5274:	ae 2e       	mov	r10, r30
    5276:	06 ee       	ldi	r16, 0xE6	; 230
    5278:	b0 2e       	mov	r11, r16
    527a:	1e e0       	ldi	r17, 0x0E	; 14
    527c:	c1 2e       	mov	r12, r17
    527e:	dd 24       	eor	r13, r13
    5280:	ee 24       	eor	r14, r14
    5282:	ff 24       	eor	r15, r15
    5284:	00 e0       	ldi	r16, 0x00	; 0
    5286:	10 e0       	ldi	r17, 0x00	; 0
    5288:	0e 94 e7 3c 	call	0x79ce	; 0x79ce <__udivdi3>
    528c:	06 c0       	rjmp	.+12     	; 0x529a <_nrk_time_to_ticks_long+0x102>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    528e:	23 eb       	ldi	r18, 0xB3	; 179
    5290:	36 ee       	ldi	r19, 0xE6	; 230
    5292:	4e e0       	ldi	r20, 0x0E	; 14
    5294:	50 e0       	ldi	r21, 0x00	; 0
    5296:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
}
return ticks;
}
    529a:	b9 01       	movw	r22, r18
    529c:	ca 01       	movw	r24, r20
    529e:	1f 91       	pop	r17
    52a0:	0f 91       	pop	r16
    52a2:	ff 90       	pop	r15
    52a4:	ef 90       	pop	r14
    52a6:	df 90       	pop	r13
    52a8:	cf 90       	pop	r12
    52aa:	bf 90       	pop	r11
    52ac:	af 90       	pop	r10
    52ae:	9f 90       	pop	r9
    52b0:	8f 90       	pop	r8
    52b2:	7f 90       	pop	r7
    52b4:	6f 90       	pop	r6
    52b6:	08 95       	ret

000052b8 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    52b8:	ef 92       	push	r14
    52ba:	ff 92       	push	r15
    52bc:	0f 93       	push	r16
    52be:	1f 93       	push	r17
    52c0:	cf 93       	push	r28
    52c2:	df 93       	push	r29
    52c4:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    52c6:	1c 82       	std	Y+4, r1	; 0x04
    52c8:	1d 82       	std	Y+5, r1	; 0x05
    52ca:	1e 82       	std	Y+6, r1	; 0x06
    52cc:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    52ce:	80 91 09 08 	lds	r24, 0x0809
    52d2:	90 91 0a 08 	lds	r25, 0x080A
    52d6:	a0 91 0b 08 	lds	r26, 0x080B
    52da:	b0 91 0c 08 	lds	r27, 0x080C
    52de:	88 83       	st	Y, r24
    52e0:	99 83       	std	Y+1, r25	; 0x01
    52e2:	aa 83       	std	Y+2, r26	; 0x02
    52e4:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    52e6:	e0 90 0d 08 	lds	r14, 0x080D
    52ea:	f0 90 0e 08 	lds	r15, 0x080E
    52ee:	00 91 0f 08 	lds	r16, 0x080F
    52f2:	10 91 10 08 	lds	r17, 0x0810
    52f6:	ec 82       	std	Y+4, r14	; 0x04
    52f8:	fd 82       	std	Y+5, r15	; 0x05
    52fa:	0e 83       	std	Y+6, r16	; 0x06
    52fc:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    52fe:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    5302:	90 e0       	ldi	r25, 0x00	; 0
    5304:	a0 e0       	ldi	r26, 0x00	; 0
    5306:	b0 e0       	ldi	r27, 0x00	; 0
    5308:	bc 01       	movw	r22, r24
    530a:	cd 01       	movw	r24, r26
    530c:	23 eb       	ldi	r18, 0xB3	; 179
    530e:	36 ee       	ldi	r19, 0xE6	; 230
    5310:	4e e0       	ldi	r20, 0x0E	; 14
    5312:	50 e0       	ldi	r21, 0x00	; 0
    5314:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    5318:	e6 0e       	add	r14, r22
    531a:	f7 1e       	adc	r15, r23
    531c:	08 1f       	adc	r16, r24
    531e:	19 1f       	adc	r17, r25
    5320:	ec 82       	std	Y+4, r14	; 0x04
    5322:	fd 82       	std	Y+5, r15	; 0x05
    5324:	0e 83       	std	Y+6, r16	; 0x06
    5326:	1f 83       	std	Y+7, r17	; 0x07
    5328:	13 c0       	rjmp	.+38     	; 0x5350 <nrk_time_get+0x98>
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    532a:	80 50       	subi	r24, 0x00	; 0
    532c:	9a 4c       	sbci	r25, 0xCA	; 202
    532e:	aa 49       	sbci	r26, 0x9A	; 154
    5330:	bb 43       	sbci	r27, 0x3B	; 59
    5332:	8c 83       	std	Y+4, r24	; 0x04
    5334:	9d 83       	std	Y+5, r25	; 0x05
    5336:	ae 83       	std	Y+6, r26	; 0x06
    5338:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    533a:	88 81       	ld	r24, Y
    533c:	99 81       	ldd	r25, Y+1	; 0x01
    533e:	aa 81       	ldd	r26, Y+2	; 0x02
    5340:	bb 81       	ldd	r27, Y+3	; 0x03
    5342:	01 96       	adiw	r24, 0x01	; 1
    5344:	a1 1d       	adc	r26, r1
    5346:	b1 1d       	adc	r27, r1
    5348:	88 83       	st	Y, r24
    534a:	99 83       	std	Y+1, r25	; 0x01
    534c:	aa 83       	std	Y+2, r26	; 0x02
    534e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    5350:	8c 81       	ldd	r24, Y+4	; 0x04
    5352:	9d 81       	ldd	r25, Y+5	; 0x05
    5354:	ae 81       	ldd	r26, Y+6	; 0x06
    5356:	bf 81       	ldd	r27, Y+7	; 0x07
    5358:	80 30       	cpi	r24, 0x00	; 0
    535a:	2a ec       	ldi	r18, 0xCA	; 202
    535c:	92 07       	cpc	r25, r18
    535e:	2a e9       	ldi	r18, 0x9A	; 154
    5360:	a2 07       	cpc	r26, r18
    5362:	2b e3       	ldi	r18, 0x3B	; 59
    5364:	b2 07       	cpc	r27, r18
    5366:	08 f7       	brcc	.-62     	; 0x532a <nrk_time_get+0x72>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    5368:	df 91       	pop	r29
    536a:	cf 91       	pop	r28
    536c:	1f 91       	pop	r17
    536e:	0f 91       	pop	r16
    5370:	ff 90       	pop	r15
    5372:	ef 90       	pop	r14
    5374:	08 95       	ret

00005376 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    5376:	0f 93       	push	r16
    5378:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    537a:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    537c:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    537e:	0e 94 66 20 	call	0x40cc	; 0x40cc <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    5382:	0e 94 a4 2e 	call	0x5d48	; 0x5d48 <_nrk_get_next_wakeup>
    5386:	85 31       	cpi	r24, 0x15	; 21
    5388:	28 f4       	brcc	.+10     	; 0x5394 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    538a:	00 93 06 08 	sts	0x0806, r16
	    nrk_idle();
    538e:	0e 94 16 30 	call	0x602c	; 0x602c <nrk_idle>
    5392:	08 c0       	rjmp	.+16     	; 0x53a4 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    5394:	8a e0       	ldi	r24, 0x0A	; 10
    5396:	90 e0       	ldi	r25, 0x00	; 0
    5398:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    539c:	10 93 06 08 	sts	0x0806, r17
	    nrk_sleep();
    53a0:	0e 94 0a 30 	call	0x6014	; 0x6014 <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    53a4:	80 91 17 06 	lds	r24, 0x0617
    53a8:	85 35       	cpi	r24, 0x55	; 85
    53aa:	19 f0       	breq	.+6      	; 0x53b2 <nrk_idle_task+0x3c>
    53ac:	88 e0       	ldi	r24, 0x08	; 8
    53ae:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    53b2:	80 91 7e 10 	lds	r24, 0x107E
    53b6:	85 35       	cpi	r24, 0x55	; 85
    53b8:	11 f3       	breq	.-60     	; 0x537e <nrk_idle_task+0x8>
    53ba:	88 e0       	ldi	r24, 0x08	; 8
    53bc:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>
    53c0:	de cf       	rjmp	.-68     	; 0x537e <nrk_idle_task+0x8>

000053c2 <nrk_printnum>:

/*This is the variable to store the task ID of the next scheduled task. This will be the task with the earliest deadline*/
uint8_t earliestDeadlineID = 0;
char buf[64];
int cur, ind;
void nrk_printnum(uint32_t val) {
    53c2:	cf 92       	push	r12
    53c4:	df 92       	push	r13
    53c6:	ef 92       	push	r14
    53c8:	ff 92       	push	r15
    53ca:	0f 93       	push	r16
    53cc:	1f 93       	push	r17
    53ce:	cf 93       	push	r28
    53d0:	df 93       	push	r29
    53d2:	7b 01       	movw	r14, r22
    53d4:	8c 01       	movw	r16, r24
    53d6:	c0 e7       	ldi	r28, 0x70	; 112
    53d8:	d8 e0       	ldi	r29, 0x08	; 8
	char *ptr = buf, *ptr2 = buf;
	char tmp;
	do {
		*ptr++ = '0' + val % 10;
    53da:	c8 01       	movw	r24, r16
    53dc:	b7 01       	movw	r22, r14
    53de:	2a e0       	ldi	r18, 0x0A	; 10
    53e0:	30 e0       	ldi	r19, 0x00	; 0
    53e2:	40 e0       	ldi	r20, 0x00	; 0
    53e4:	50 e0       	ldi	r21, 0x00	; 0
    53e6:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    53ea:	60 5d       	subi	r22, 0xD0	; 208
    53ec:	fe 01       	movw	r30, r28
    53ee:	61 93       	st	Z+, r22
    53f0:	6f 01       	movw	r12, r30
		val /= 10;
    53f2:	c8 01       	movw	r24, r16
    53f4:	b7 01       	movw	r22, r14
    53f6:	2a e0       	ldi	r18, 0x0A	; 10
    53f8:	30 e0       	ldi	r19, 0x00	; 0
    53fa:	40 e0       	ldi	r20, 0x00	; 0
    53fc:	50 e0       	ldi	r21, 0x00	; 0
    53fe:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    5402:	c9 01       	movw	r24, r18
    5404:	da 01       	movw	r26, r20
    5406:	7c 01       	movw	r14, r24
    5408:	8d 01       	movw	r16, r26
	} while (val > 0);
    540a:	e1 14       	cp	r14, r1
    540c:	f1 04       	cpc	r15, r1
    540e:	01 05       	cpc	r16, r1
    5410:	11 05       	cpc	r17, r1
    5412:	11 f0       	breq	.+4      	; 0x5418 <nrk_printnum+0x56>
    5414:	e6 01       	movw	r28, r12
    5416:	e1 cf       	rjmp	.-62     	; 0x53da <nrk_printnum+0x18>

	*ptr-- = 0;
    5418:	f6 01       	movw	r30, r12
    541a:	10 82       	st	Z, r1
    541c:	e0 e7       	ldi	r30, 0x70	; 112
    541e:	f8 e0       	ldi	r31, 0x08	; 8
    5420:	05 c0       	rjmp	.+10     	; 0x542c <nrk_printnum+0x6a>
	while (ptr > ptr2) {
		tmp = *ptr2;
    5422:	90 81       	ld	r25, Z
		*ptr2 = *ptr;
    5424:	88 81       	ld	r24, Y
    5426:	81 93       	st	Z+, r24
		*ptr = tmp;
    5428:	98 83       	st	Y, r25
		ptr--;
    542a:	21 97       	sbiw	r28, 0x01	; 1
		*ptr++ = '0' + val % 10;
		val /= 10;
	} while (val > 0);

	*ptr-- = 0;
	while (ptr > ptr2) {
    542c:	ec 17       	cp	r30, r28
    542e:	fd 07       	cpc	r31, r29
    5430:	c0 f3       	brcs	.-16     	; 0x5422 <nrk_printnum+0x60>
		*ptr2 = *ptr;
		*ptr = tmp;
		ptr--;
		ptr2++;
	}
	nrk_kprintf(buf);
    5432:	80 e7       	ldi	r24, 0x70	; 112
    5434:	98 e0       	ldi	r25, 0x08	; 8
    5436:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
}
    543a:	df 91       	pop	r29
    543c:	cf 91       	pop	r28
    543e:	1f 91       	pop	r17
    5440:	0f 91       	pop	r16
    5442:	ff 90       	pop	r15
    5444:	ef 90       	pop	r14
    5446:	df 90       	pop	r13
    5448:	cf 90       	pop	r12
    544a:	08 95       	ret

0000544c <_nrk_scheduler>:



void inline _nrk_scheduler()
{
    544c:	3f 92       	push	r3
    544e:	4f 92       	push	r4
    5450:	5f 92       	push	r5
    5452:	6f 92       	push	r6
    5454:	7f 92       	push	r7
    5456:	8f 92       	push	r8
    5458:	9f 92       	push	r9
    545a:	af 92       	push	r10
    545c:	bf 92       	push	r11
    545e:	cf 92       	push	r12
    5460:	df 92       	push	r13
    5462:	ef 92       	push	r14
    5464:	ff 92       	push	r15
    5466:	0f 93       	push	r16
    5468:	1f 93       	push	r17
    546a:	cf 93       	push	r28
    546c:	df 93       	push	r29

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    546e:	8a ef       	ldi	r24, 0xFA	; 250
    5470:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    5474:	0e 94 e8 2f 	call	0x5fd0	; 0x5fd0 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    5478:	0e 94 93 2d 	call	0x5b26	; 0x5b26 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    547c:	d0 90 7f 05 	lds	r13, 0x057F
    5480:	6d 2d       	mov	r22, r13
    5482:	70 e0       	ldi	r23, 0x00	; 0
    5484:	80 e0       	ldi	r24, 0x00	; 0
    5486:	90 e0       	ldi	r25, 0x00	; 0
    5488:	23 eb       	ldi	r18, 0xB3	; 179
    548a:	36 ee       	ldi	r19, 0xE6	; 230
    548c:	4e e0       	ldi	r20, 0x0E	; 14
    548e:	50 e0       	ldi	r21, 0x00	; 0
    5490:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    5494:	7b 01       	movw	r14, r22
    5496:	8c 01       	movw	r16, r24
    5498:	80 91 0d 08 	lds	r24, 0x080D
    549c:	90 91 0e 08 	lds	r25, 0x080E
    54a0:	a0 91 0f 08 	lds	r26, 0x080F
    54a4:	b0 91 10 08 	lds	r27, 0x0810
    54a8:	e8 0e       	add	r14, r24
    54aa:	f9 1e       	adc	r15, r25
    54ac:	0a 1f       	adc	r16, r26
    54ae:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    54b0:	c8 01       	movw	r24, r16
    54b2:	b7 01       	movw	r22, r14
    54b4:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    54b8:	e6 1a       	sub	r14, r22
    54ba:	f7 0a       	sbc	r15, r23
    54bc:	08 0b       	sbc	r16, r24
    54be:	19 0b       	sbc	r17, r25
    54c0:	e0 92 0d 08 	sts	0x080D, r14
    54c4:	f0 92 0e 08 	sts	0x080E, r15
    54c8:	00 93 0f 08 	sts	0x080F, r16
    54cc:	10 93 10 08 	sts	0x0810, r17

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    54d0:	e0 91 12 08 	lds	r30, 0x0812
    54d4:	f0 91 13 08 	lds	r31, 0x0813
    54d8:	90 85       	ldd	r25, Z+8	; 0x08
    54da:	99 23       	and	r25, r25
    54dc:	b9 f4       	brne	.+46     	; 0x550c <_nrk_scheduler+0xc0>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    54de:	80 91 06 08 	lds	r24, 0x0806
    54e2:	82 30       	cpi	r24, 0x02	; 2
    54e4:	19 f4       	brne	.+6      	; 0x54ec <_nrk_scheduler+0xa0>
    54e6:	8d 2d       	mov	r24, r13
    54e8:	0e 94 05 1d 	call	0x3a0a	; 0x3a0a <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    54ec:	e0 91 12 08 	lds	r30, 0x0812
    54f0:	f0 91 13 08 	lds	r31, 0x0813
    54f4:	80 85       	ldd	r24, Z+8	; 0x08
    54f6:	60 91 7f 05 	lds	r22, 0x057F
    54fa:	0e 94 95 17 	call	0x2f2a	; 0x2f2a <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    54fe:	e0 91 12 08 	lds	r30, 0x0812
    5502:	f0 91 13 08 	lds	r31, 0x0813
    5506:	80 85       	ldd	r24, Z+8	; 0x08
    5508:	60 e0       	ldi	r22, 0x00	; 0
    550a:	05 c0       	rjmp	.+10     	; 0x5516 <_nrk_scheduler+0xca>
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    550c:	85 81       	ldd	r24, Z+5	; 0x05
    550e:	88 23       	and	r24, r24
    5510:	29 f0       	breq	.+10     	; 0x551c <_nrk_scheduler+0xd0>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5512:	89 2f       	mov	r24, r25
    5514:	6d 2d       	mov	r22, r13
    5516:	0e 94 4f 18 	call	0x309e	; 0x309e <_nrk_stats_task_suspend>
    551a:	04 c0       	rjmp	.+8      	; 0x5524 <_nrk_scheduler+0xd8>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    551c:	89 2f       	mov	r24, r25
    551e:	6d 2d       	mov	r22, r13
    5520:	0e 94 95 17 	call	0x2f2a	; 0x2f2a <_nrk_stats_task_preempted>
    5524:	80 91 09 08 	lds	r24, 0x0809
    5528:	90 91 0a 08 	lds	r25, 0x080A
    552c:	a0 91 0b 08 	lds	r26, 0x080B
    5530:	b0 91 0c 08 	lds	r27, 0x080C
    5534:	20 91 0d 08 	lds	r18, 0x080D
    5538:	30 91 0e 08 	lds	r19, 0x080E
    553c:	40 91 0f 08 	lds	r20, 0x080F
    5540:	50 91 10 08 	lds	r21, 0x0810
    5544:	1b c0       	rjmp	.+54     	; 0x557c <_nrk_scheduler+0x130>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5546:	e1 2c       	mov	r14, r1
    5548:	76 e3       	ldi	r23, 0x36	; 54
    554a:	f7 2e       	mov	r15, r23
    554c:	75 e6       	ldi	r23, 0x65	; 101
    554e:	07 2f       	mov	r16, r23
    5550:	74 ec       	ldi	r23, 0xC4	; 196
    5552:	17 2f       	mov	r17, r23
    5554:	e2 0e       	add	r14, r18
    5556:	f3 1e       	adc	r15, r19
    5558:	04 1f       	adc	r16, r20
    555a:	15 1f       	adc	r17, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    555c:	c8 01       	movw	r24, r16
    555e:	b7 01       	movw	r22, r14
    5560:	23 eb       	ldi	r18, 0xB3	; 179
    5562:	36 ee       	ldi	r19, 0xE6	; 230
    5564:	4e e0       	ldi	r20, 0x0E	; 14
    5566:	50 e0       	ldi	r21, 0x00	; 0
    5568:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    556c:	a8 01       	movw	r20, r16
    556e:	97 01       	movw	r18, r14
    5570:	26 1b       	sub	r18, r22
    5572:	37 0b       	sbc	r19, r23
    5574:	48 0b       	sbc	r20, r24
    5576:	59 0b       	sbc	r21, r25
    5578:	d6 01       	movw	r26, r12
    557a:	c5 01       	movw	r24, r10
    557c:	5c 01       	movw	r10, r24
    557e:	6d 01       	movw	r12, r26
    5580:	08 94       	sec
    5582:	a1 1c       	adc	r10, r1
    5584:	b1 1c       	adc	r11, r1
    5586:	c1 1c       	adc	r12, r1
    5588:	d1 1c       	adc	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    558a:	20 30       	cpi	r18, 0x00	; 0
    558c:	6a ec       	ldi	r22, 0xCA	; 202
    558e:	36 07       	cpc	r19, r22
    5590:	6a e9       	ldi	r22, 0x9A	; 154
    5592:	46 07       	cpc	r20, r22
    5594:	6b e3       	ldi	r22, 0x3B	; 59
    5596:	56 07       	cpc	r21, r22
    5598:	b0 f6       	brcc	.-84     	; 0x5546 <_nrk_scheduler+0xfa>
    559a:	80 93 09 08 	sts	0x0809, r24
    559e:	90 93 0a 08 	sts	0x080A, r25
    55a2:	a0 93 0b 08 	sts	0x080B, r26
    55a6:	b0 93 0c 08 	sts	0x080C, r27
    55aa:	20 93 0d 08 	sts	0x080D, r18
    55ae:	30 93 0e 08 	sts	0x080E, r19
    55b2:	40 93 0f 08 	sts	0x080F, r20
    55b6:	50 93 10 08 	sts	0x0810, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    55ba:	e0 91 12 08 	lds	r30, 0x0812
    55be:	f0 91 13 08 	lds	r31, 0x0813
    55c2:	85 81       	ldd	r24, Z+5	; 0x05
    55c4:	88 23       	and	r24, r24
    55c6:	b9 f0       	breq	.+46     	; 0x55f6 <_nrk_scheduler+0x1aa>
    55c8:	81 85       	ldd	r24, Z+9	; 0x09
    55ca:	84 30       	cpi	r24, 0x04	; 4
    55cc:	a1 f0       	breq	.+40     	; 0x55f6 <_nrk_scheduler+0x1aa>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    55ce:	87 81       	ldd	r24, Z+7	; 0x07
    55d0:	82 30       	cpi	r24, 0x02	; 2
    55d2:	29 f0       	breq	.+10     	; 0x55de <_nrk_scheduler+0x192>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    55d4:	88 23       	and	r24, r24
    55d6:	41 f0       	breq	.+16     	; 0x55e8 <_nrk_scheduler+0x19c>
    55d8:	86 81       	ldd	r24, Z+6	; 0x06
    55da:	88 23       	and	r24, r24
    55dc:	11 f4       	brne	.+4      	; 0x55e2 <_nrk_scheduler+0x196>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    55de:	85 e0       	ldi	r24, 0x05	; 5
    55e0:	01 c0       	rjmp	.+2      	; 0x55e4 <_nrk_scheduler+0x198>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    55e2:	83 e0       	ldi	r24, 0x03	; 3
    55e4:	81 87       	std	Z+9, r24	; 0x09
    55e6:	04 c0       	rjmp	.+8      	; 0x55f0 <_nrk_scheduler+0x1a4>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    55e8:	83 e0       	ldi	r24, 0x03	; 3
    55ea:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    55ec:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    55ee:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    55f0:	80 85       	ldd	r24, Z+8	; 0x08
    55f2:	0e 94 27 24 	call	0x484e	; 0x484e <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    55f6:	e0 91 12 08 	lds	r30, 0x0812
    55fa:	f0 91 13 08 	lds	r31, 0x0813
    55fe:	85 8d       	ldd	r24, Z+29	; 0x1d
    5600:	96 8d       	ldd	r25, Z+30	; 0x1e
    5602:	89 2b       	or	r24, r25
    5604:	e9 f1       	breq	.+122    	; 0x5680 <_nrk_scheduler+0x234>
    5606:	40 85       	ldd	r20, Z+8	; 0x08
    5608:	44 23       	and	r20, r20
    560a:	d1 f1       	breq	.+116    	; 0x5680 <_nrk_scheduler+0x234>
    560c:	81 85       	ldd	r24, Z+9	; 0x09
    560e:	84 30       	cpi	r24, 0x04	; 4
    5610:	b9 f1       	breq	.+110    	; 0x5680 <_nrk_scheduler+0x234>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    5612:	21 8d       	ldd	r18, Z+25	; 0x19
    5614:	32 8d       	ldd	r19, Z+26	; 0x1a
    5616:	80 91 7f 05 	lds	r24, 0x057F
    561a:	90 e0       	ldi	r25, 0x00	; 0
    561c:	28 17       	cp	r18, r24
    561e:	39 07       	cpc	r19, r25
    5620:	90 f4       	brcc	.+36     	; 0x5646 <_nrk_scheduler+0x1fa>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5622:	84 2f       	mov	r24, r20
    5624:	0e 94 f0 16 	call	0x2de0	; 0x2de0 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    5628:	e0 91 12 08 	lds	r30, 0x0812
    562c:	f0 91 13 08 	lds	r31, 0x0813
    5630:	82 e0       	ldi	r24, 0x02	; 2
    5632:	60 85       	ldd	r22, Z+8	; 0x08
    5634:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5638:	e0 91 12 08 	lds	r30, 0x0812
    563c:	f0 91 13 08 	lds	r31, 0x0813
    5640:	12 8e       	std	Z+26, r1	; 0x1a
    5642:	11 8e       	std	Z+25, r1	; 0x19
    5644:	04 c0       	rjmp	.+8      	; 0x564e <_nrk_scheduler+0x202>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5646:	28 1b       	sub	r18, r24
    5648:	39 0b       	sbc	r19, r25
    564a:	32 8f       	std	Z+26, r19	; 0x1a
    564c:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    564e:	e0 91 12 08 	lds	r30, 0x0812
    5652:	f0 91 13 08 	lds	r31, 0x0813
    5656:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5658:	81 8d       	ldd	r24, Z+25	; 0x19
    565a:	92 8d       	ldd	r25, Z+26	; 0x1a
    565c:	89 2b       	or	r24, r25
    565e:	81 f4       	brne	.+32     	; 0x5680 <_nrk_scheduler+0x234>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5660:	81 2f       	mov	r24, r17
    5662:	0e 94 f0 16 	call	0x2de0	; 0x2de0 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5666:	83 e0       	ldi	r24, 0x03	; 3
    5668:	61 2f       	mov	r22, r17
    566a:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    566e:	e0 91 12 08 	lds	r30, 0x0812
    5672:	f0 91 13 08 	lds	r31, 0x0813
    5676:	83 e0       	ldi	r24, 0x03	; 3
    5678:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    567a:	81 2f       	mov	r24, r17
    567c:	0e 94 27 24 	call	0x484e	; 0x484e <nrk_rem_from_readyQ>
        }
    }

		printf("Sch\r\n");
    5680:	8c e4       	ldi	r24, 0x4C	; 76
    5682:	92 e0       	ldi	r25, 0x02	; 2
    5684:	0e 94 c9 4c 	call	0x9992	; 0x9992 <puts>
	earliestDeadlineID = 0;
    5688:	10 92 73 03 	sts	0x0373, r1
	/*Turn off the LEDs*/
	nrk_led_clr(BLUE_LED);
    568c:	8f ef       	ldi	r24, 0xFF	; 255
    568e:	90 e0       	ldi	r25, 0x00	; 0
    5690:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
	nrk_led_clr(GREEN_LED);
    5694:	81 e0       	ldi	r24, 0x01	; 1
    5696:	90 e0       	ldi	r25, 0x00	; 0
    5698:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
	nrk_led_clr(RED_LED);
    569c:	82 e0       	ldi	r24, 0x02	; 2
    569e:	90 e0       	ldi	r25, 0x00	; 0
    56a0:	0e 94 11 13 	call	0x2622	; 0x2622 <nrk_led_clr>
    56a4:	cc e5       	ldi	r28, 0x5C	; 92
    56a6:	d7 e0       	ldi	r29, 0x07	; 7
    56a8:	60 e6       	ldi	r22, 0x60	; 96
    56aa:	e6 2e       	mov	r14, r22
    56ac:	6a ee       	ldi	r22, 0xEA	; 234
    56ae:	f6 2e       	mov	r15, r22
    56b0:	aa 24       	eor	r10, r10
    56b2:	bb 24       	eor	r11, r11
    56b4:	65 01       	movw	r12, r10
				} else 
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
					nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
					nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
					nrk_task_TCB[task_ID].num_periods=1;
    56b6:	51 e0       	ldi	r21, 0x01	; 1
    56b8:	45 2e       	mov	r4, r21
    56ba:	51 2c       	mov	r5, r1
				nrk_task_TCB[task_ID].nw_flag=0;
				nrk_task_TCB[task_ID].suspend_flag=0;
				if(nrk_task_TCB[task_ID].num_periods==1) 
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
					nrk_task_TCB[task_ID].task_state = READY;
    56bc:	42 e0       	ldi	r20, 0x02	; 2
    56be:	34 2e       	mov	r3, r20
	}
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
#endif
		if (nrk_task_TCB[task_ID].task_state == SUSPENDED ) {
			if (nrk_task_TCB[task_ID].next_wakeup == 0) {
				if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    56c0:	31 e0       	ldi	r19, 0x01	; 1
    56c2:	63 2e       	mov	r6, r19
    56c4:	71 2c       	mov	r7, r1
    56c6:	81 2c       	mov	r8, r1
    56c8:	91 2c       	mov	r9, r1
		printf("Sch\r\n");
	earliestDeadlineID = 0;
	/*Turn off the LEDs*/
	nrk_led_clr(BLUE_LED);
	nrk_led_clr(GREEN_LED);
	nrk_led_clr(RED_LED);
    56ca:	4a 2d       	mov	r20, r10
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	   if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    56cc:	8b 81       	ldd	r24, Y+3	; 0x03
    56ce:	8f 3f       	cpi	r24, 0xFF	; 255
    56d0:	11 f4       	brne	.+4      	; 0x56d6 <_nrk_scheduler+0x28a>
    56d2:	87 01       	movw	r16, r14
    56d4:	9d c0       	rjmp	.+314    	; 0x5810 <_nrk_scheduler+0x3c4>
		nrk_task_TCB[task_ID].suspend_flag=0;
    56d6:	18 82       	st	Y, r1
		if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    56d8:	88 23       	and	r24, r24
    56da:	91 f1       	breq	.+100    	; 0x5740 <_nrk_scheduler+0x2f4>
    56dc:	8c 81       	ldd	r24, Y+4	; 0x04
    56de:	84 30       	cpi	r24, 0x04	; 4
    56e0:	79 f1       	breq	.+94     	; 0x5740 <_nrk_scheduler+0x2f4>
		{
			if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val ) {
    56e2:	28 89       	ldd	r18, Y+16	; 0x10
    56e4:	39 89       	ldd	r19, Y+17	; 0x11
    56e6:	80 91 7f 05 	lds	r24, 0x057F
    56ea:	90 e0       	ldi	r25, 0x00	; 0
    56ec:	28 17       	cp	r18, r24
    56ee:	39 07       	cpc	r19, r25
    56f0:	28 f0       	brcs	.+10     	; 0x56fc <_nrk_scheduler+0x2b0>
				nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    56f2:	28 1b       	sub	r18, r24
    56f4:	39 0b       	sbc	r19, r25
    56f6:	39 8b       	std	Y+17, r19	; 0x11
    56f8:	28 8b       	std	Y+16, r18	; 0x10
    56fa:	02 c0       	rjmp	.+4      	; 0x5700 <_nrk_scheduler+0x2b4>
			}
			else {
				nrk_task_TCB[task_ID].next_wakeup=0;
    56fc:	19 8a       	std	Y+17, r1	; 0x11
    56fe:	18 8a       	std	Y+16, r1	; 0x10
			}
		
			if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val ) {
    5700:	2a 89       	ldd	r18, Y+18	; 0x12
    5702:	3b 89       	ldd	r19, Y+19	; 0x13
    5704:	28 17       	cp	r18, r24
    5706:	39 07       	cpc	r19, r25
    5708:	28 f0       	brcs	.+10     	; 0x5714 <_nrk_scheduler+0x2c8>
				nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    570a:	28 1b       	sub	r18, r24
    570c:	39 0b       	sbc	r19, r25
    570e:	3b 8b       	std	Y+19, r19	; 0x13
    5710:	2a 8b       	std	Y+18, r18	; 0x12
    5712:	0e c0       	rjmp	.+28     	; 0x5730 <_nrk_scheduler+0x2e4>
			}
			else {	
			if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5714:	6e 89       	ldd	r22, Y+22	; 0x16
    5716:	7f 89       	ldd	r23, Y+23	; 0x17
    5718:	86 17       	cp	r24, r22
    571a:	97 07       	cpc	r25, r23
    571c:	28 f4       	brcc	.+10     	; 0x5728 <_nrk_scheduler+0x2dc>
					nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    571e:	68 1b       	sub	r22, r24
    5720:	79 0b       	sbc	r23, r25
    5722:	7b 8b       	std	Y+19, r23	; 0x13
    5724:	6a 8b       	std	Y+18, r22	; 0x12
    5726:	04 c0       	rjmp	.+8      	; 0x5730 <_nrk_scheduler+0x2e4>
				else
					nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    5728:	0e 94 a2 4a 	call	0x9544	; 0x9544 <__udivmodhi4>
    572c:	9b 8b       	std	Y+19, r25	; 0x13
    572e:	8a 8b       	std	Y+18, r24	; 0x12
			}
			if(nrk_task_TCB[task_ID].next_period==0) {
    5730:	8a 89       	ldd	r24, Y+18	; 0x12
    5732:	9b 89       	ldd	r25, Y+19	; 0x13
    5734:	89 2b       	or	r24, r25
    5736:	21 f4       	brne	.+8      	; 0x5740 <_nrk_scheduler+0x2f4>
				nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5738:	8e 89       	ldd	r24, Y+22	; 0x16
    573a:	9f 89       	ldd	r25, Y+23	; 0x17
    573c:	9b 8b       	std	Y+19, r25	; 0x13
    573e:	8a 8b       	std	Y+18, r24	; 0x12
		}
#ifdef NRK_EDF
	}
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
#endif
		if (nrk_task_TCB[task_ID].task_state == SUSPENDED ) {
    5740:	8c 81       	ldd	r24, Y+4	; 0x04
    5742:	83 30       	cpi	r24, 0x03	; 3
    5744:	09 f0       	breq	.+2      	; 0x5748 <_nrk_scheduler+0x2fc>
    5746:	4a c0       	rjmp	.+148    	; 0x57dc <_nrk_scheduler+0x390>
			if (nrk_task_TCB[task_ID].next_wakeup == 0) {
    5748:	88 89       	ldd	r24, Y+16	; 0x10
    574a:	99 89       	ldd	r25, Y+17	; 0x11
    574c:	89 2b       	or	r24, r25
    574e:	f1 f5       	brne	.+124    	; 0x57cc <_nrk_scheduler+0x380>
				if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5750:	8a 81       	ldd	r24, Y+2	; 0x02
    5752:	88 23       	and	r24, r24
    5754:	91 f0       	breq	.+36     	; 0x577a <_nrk_scheduler+0x32e>
    5756:	89 81       	ldd	r24, Y+1	; 0x01
    5758:	88 23       	and	r24, r24
    575a:	79 f0       	breq	.+30     	; 0x577a <_nrk_scheduler+0x32e>
    575c:	d4 01       	movw	r26, r8
    575e:	c3 01       	movw	r24, r6
    5760:	00 90 02 08 	lds	r0, 0x0802
    5764:	04 c0       	rjmp	.+8      	; 0x576e <_nrk_scheduler+0x322>
    5766:	88 0f       	add	r24, r24
    5768:	99 1f       	adc	r25, r25
    576a:	aa 1f       	adc	r26, r26
    576c:	bb 1f       	adc	r27, r27
    576e:	0a 94       	dec	r0
    5770:	d2 f7       	brpl	.-12     	; 0x5766 <_nrk_scheduler+0x31a>
    5772:	8c 87       	std	Y+12, r24	; 0x0c
    5774:	9d 87       	std	Y+13, r25	; 0x0d
    5776:	ae 87       	std	Y+14, r26	; 0x0e
    5778:	bf 87       	std	Y+15, r27	; 0x0f
				nrk_task_TCB[task_ID].event_suspend=0;
    577a:	1a 82       	std	Y+2, r1	; 0x02
				nrk_task_TCB[task_ID].nw_flag=0;
    577c:	19 82       	std	Y+1, r1	; 0x01
				nrk_task_TCB[task_ID].suspend_flag=0;
    577e:	18 82       	st	Y, r1
				if(nrk_task_TCB[task_ID].num_periods==1) 
    5780:	2a 8d       	ldd	r18, Y+26	; 0x1a
    5782:	3b 8d       	ldd	r19, Y+27	; 0x1b
    5784:	88 8d       	ldd	r24, Y+24	; 0x18
    5786:	99 8d       	ldd	r25, Y+25	; 0x19
    5788:	21 30       	cpi	r18, 0x01	; 1
    578a:	31 05       	cpc	r19, r1
    578c:	59 f4       	brne	.+22     	; 0x57a4 <_nrk_scheduler+0x358>
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    578e:	9d 8b       	std	Y+21, r25	; 0x15
    5790:	8c 8b       	std	Y+20, r24	; 0x14
					nrk_task_TCB[task_ID].task_state = READY;
    5792:	3c 82       	std	Y+4, r3	; 0x04
					nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5794:	8a 89       	ldd	r24, Y+18	; 0x12
    5796:	9b 89       	ldd	r25, Y+19	; 0x13
    5798:	99 8b       	std	Y+17, r25	; 0x11
    579a:	88 8b       	std	Y+16, r24	; 0x10
					//nrk_task_TCB[task_ID].next_period += nrk_task_TCB[task_ID].period;
					nrk_add_to_readyQ(task_ID);				
    579c:	84 2f       	mov	r24, r20
    579e:	0e 94 75 23 	call	0x46ea	; 0x46ea <nrk_add_to_readyQ>
    57a2:	14 c0       	rjmp	.+40     	; 0x57cc <_nrk_scheduler+0x380>
				} else 
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    57a4:	9d 8b       	std	Y+21, r25	; 0x15
    57a6:	8c 8b       	std	Y+20, r24	; 0x14
					nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    57a8:	21 50       	subi	r18, 0x01	; 1
    57aa:	30 40       	sbci	r19, 0x00	; 0
    57ac:	8e 89       	ldd	r24, Y+22	; 0x16
    57ae:	9f 89       	ldd	r25, Y+23	; 0x17
    57b0:	ac 01       	movw	r20, r24
    57b2:	24 9f       	mul	r18, r20
    57b4:	c0 01       	movw	r24, r0
    57b6:	25 9f       	mul	r18, r21
    57b8:	90 0d       	add	r25, r0
    57ba:	34 9f       	mul	r19, r20
    57bc:	90 0d       	add	r25, r0
    57be:	11 24       	eor	r1, r1
    57c0:	99 8b       	std	Y+17, r25	; 0x11
    57c2:	88 8b       	std	Y+16, r24	; 0x10
					nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    57c4:	9b 8b       	std	Y+19, r25	; 0x13
    57c6:	8a 8b       	std	Y+18, r24	; 0x12
					nrk_task_TCB[task_ID].num_periods=1;
    57c8:	5b 8e       	std	Y+27, r5	; 0x1b
    57ca:	4a 8e       	std	Y+26, r4	; 0x1a
				}
			}

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    57cc:	08 89       	ldd	r16, Y+16	; 0x10
    57ce:	19 89       	ldd	r17, Y+17	; 0x11
    57d0:	01 15       	cp	r16, r1
    57d2:	11 05       	cpc	r17, r1
    57d4:	19 f0       	breq	.+6      	; 0x57dc <_nrk_scheduler+0x390>
    57d6:	0e 15       	cp	r16, r14
    57d8:	1f 05       	cpc	r17, r15
    57da:	08 f0       	brcs	.+2      	; 0x57de <_nrk_scheduler+0x392>
    57dc:	87 01       	movw	r16, r14
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
            }

		}

		if (nrk_task_TCB[task_ID].task_state == READY) {
    57de:	8c 81       	ldd	r24, Y+4	; 0x04
    57e0:	82 30       	cpi	r24, 0x02	; 2
    57e2:	b1 f4       	brne	.+44     	; 0x5810 <_nrk_scheduler+0x3c4>
			nrk_kprintf("T");
    57e4:	81 e5       	ldi	r24, 0x51	; 81
    57e6:	92 e0       	ldi	r25, 0x02	; 2
    57e8:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
			nrk_printnum(task_ID);
    57ec:	c6 01       	movw	r24, r12
    57ee:	b5 01       	movw	r22, r10
    57f0:	0e 94 e1 29 	call	0x53c2	; 0x53c2 <nrk_printnum>
			nrk_kprintf(":NP:");
    57f4:	83 e5       	ldi	r24, 0x53	; 83
    57f6:	92 e0       	ldi	r25, 0x02	; 2
    57f8:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
			nrk_printnum(nrk_task_TCB[task_ID].next_period);
    57fc:	6a 89       	ldd	r22, Y+18	; 0x12
    57fe:	7b 89       	ldd	r23, Y+19	; 0x13
    5800:	80 e0       	ldi	r24, 0x00	; 0
    5802:	90 e0       	ldi	r25, 0x00	; 0
    5804:	0e 94 e1 29 	call	0x53c2	; 0x53c2 <nrk_printnum>
			nrk_kprintf("\r\n");
    5808:	88 e5       	ldi	r24, 0x58	; 88
    580a:	92 e0       	ldi	r25, 0x02	; 2
    580c:	0e 94 bf 13 	call	0x277e	; 0x277e <nrk_kprintf>
    5810:	08 94       	sec
    5812:	a1 1c       	adc	r10, r1
    5814:	b1 1c       	adc	r11, r1
    5816:	c1 1c       	adc	r12, r1
    5818:	d1 1c       	adc	r13, r1
    581a:	a1 96       	adiw	r28, 0x21	; 33
	earliestDeadlineID = 0;
	/*Turn off the LEDs*/
	nrk_led_clr(BLUE_LED);
	nrk_led_clr(GREEN_LED);
	nrk_led_clr(RED_LED);
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    581c:	58 e0       	ldi	r21, 0x08	; 8
    581e:	c1 30       	cpi	r28, 0x01	; 1
    5820:	d5 07       	cpc	r29, r21
    5822:	11 f0       	breq	.+4      	; 0x5828 <_nrk_scheduler+0x3dc>
    5824:	78 01       	movw	r14, r16
    5826:	51 cf       	rjmp	.-350    	; 0x56ca <_nrk_scheduler+0x27e>
		*/
}


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    5828:	e0 91 12 08 	lds	r30, 0x0812
    582c:	f0 91 13 08 	lds	r31, 0x0813
    5830:	80 85       	ldd	r24, Z+8	; 0x08
    5832:	0e 94 33 17 	call	0x2e66	; 0x2e66 <_nrk_stats_task_start>
#endif
#ifdef NRK_EDF
		task_ID = earliestDeadlineID;
#else
	task_ID = nrk_get_high_ready_task_ID();
    5836:	0e 94 64 23 	call	0x46c8	; 0x46c8 <nrk_get_high_ready_task_ID>
    583a:	f8 2e       	mov	r15, r24
#endif
	nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    583c:	99 27       	eor	r25, r25
    583e:	87 fd       	sbrc	r24, 7
    5840:	90 95       	com	r25
    5842:	fc 01       	movw	r30, r24
    5844:	25 e0       	ldi	r18, 0x05	; 5
    5846:	ee 0f       	add	r30, r30
    5848:	ff 1f       	adc	r31, r31
    584a:	2a 95       	dec	r18
    584c:	e1 f7       	brne	.-8      	; 0x5846 <_nrk_scheduler+0x3fa>
    584e:	e8 0f       	add	r30, r24
    5850:	f9 1f       	adc	r31, r25
    5852:	e9 5a       	subi	r30, 0xA9	; 169
    5854:	f8 4f       	sbci	r31, 0xF8	; 248
    5856:	82 85       	ldd	r24, Z+10	; 0x0a
    5858:	80 93 14 08 	sts	0x0814, r24
	nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    585c:	81 e2       	ldi	r24, 0x21	; 33
    585e:	6f 2d       	mov	r22, r15
    5860:	68 02       	muls	r22, r24
    5862:	c0 01       	movw	r24, r0
    5864:	11 24       	eor	r1, r1
    5866:	89 5a       	subi	r24, 0xA9	; 169
    5868:	98 4f       	sbci	r25, 0xF8	; 248
    586a:	90 93 04 08 	sts	0x0804, r25
    586e:	80 93 03 08 	sts	0x0803, r24
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5872:	ff 20       	and	r15, r15
    5874:	89 f0       	breq	.+34     	; 0x5898 <_nrk_scheduler+0x44c>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5876:	85 8d       	ldd	r24, Z+29	; 0x1d
    5878:	96 8d       	ldd	r25, Z+30	; 0x1e
    587a:	89 2b       	or	r24, r25
    587c:	49 f0       	breq	.+18     	; 0x5890 <_nrk_scheduler+0x444>
    587e:	c1 8d       	ldd	r28, Z+25	; 0x19
    5880:	d2 8d       	ldd	r29, Z+26	; 0x1a
    5882:	ca 3f       	cpi	r28, 0xFA	; 250
    5884:	d1 05       	cpc	r29, r1
    5886:	20 f4       	brcc	.+8      	; 0x5890 <_nrk_scheduler+0x444>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    5888:	c0 17       	cp	r28, r16
    588a:	d1 07       	cpc	r29, r17
    588c:	f0 f0       	brcs	.+60     	; 0x58ca <_nrk_scheduler+0x47e>
    588e:	19 c0       	rjmp	.+50     	; 0x58c2 <_nrk_scheduler+0x476>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
        }
        else
        {
            if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    5890:	0b 3f       	cpi	r16, 0xFB	; 251
    5892:	11 05       	cpc	r17, r1
    5894:	c0 f4       	brcc	.+48     	; 0x58c6 <_nrk_scheduler+0x47a>
    5896:	15 c0       	rjmp	.+42     	; 0x58c2 <_nrk_scheduler+0x476>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    5898:	05 31       	cpi	r16, 0x15	; 21
    589a:	11 05       	cpc	r17, r1
    589c:	90 f0       	brcs	.+36     	; 0x58c2 <_nrk_scheduler+0x476>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    589e:	c8 01       	movw	r24, r16
    58a0:	44 97       	sbiw	r24, 0x14	; 20
    58a2:	8a 3f       	cpi	r24, 0xFA	; 250
    58a4:	91 05       	cpc	r25, r1
    58a6:	38 f4       	brcc	.+14     	; 0x58b6 <_nrk_scheduler+0x46a>
    58a8:	ec 01       	movw	r28, r24
    58aa:	83 31       	cpi	r24, 0x13	; 19
    58ac:	91 05       	cpc	r25, r1
    58ae:	68 f4       	brcc	.+26     	; 0x58ca <_nrk_scheduler+0x47e>
    58b0:	c3 e1       	ldi	r28, 0x13	; 19
    58b2:	d0 e0       	ldi	r29, 0x00	; 0
    58b4:	0a c0       	rjmp	.+20     	; 0x58ca <_nrk_scheduler+0x47e>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    58b6:	0f 50       	subi	r16, 0x0F	; 15
    58b8:	11 40       	sbci	r17, 0x01	; 1
    58ba:	28 f4       	brcc	.+10     	; 0x58c6 <_nrk_scheduler+0x47a>
    58bc:	c6 ee       	ldi	r28, 0xE6	; 230
    58be:	d0 e0       	ldi	r29, 0x00	; 0
    58c0:	04 c0       	rjmp	.+8      	; 0x58ca <_nrk_scheduler+0x47e>
    58c2:	e8 01       	movw	r28, r16
    58c4:	02 c0       	rjmp	.+4      	; 0x58ca <_nrk_scheduler+0x47e>
    58c6:	ca ef       	ldi	r28, 0xFA	; 250
    58c8:	d0 e0       	ldi	r29, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    58ca:	80 91 14 08 	lds	r24, 0x0814
    58ce:	80 93 05 08 	sts	0x0805, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    58d2:	80 91 03 08 	lds	r24, 0x0803
    58d6:	90 91 04 08 	lds	r25, 0x0804
    58da:	90 93 13 08 	sts	0x0813, r25
    58de:	80 93 12 08 	sts	0x0812, r24
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    58e2:	c0 93 7f 05 	sts	0x057F, r28


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    58e6:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    58ea:	90 e0       	ldi	r25, 0x00	; 0
    58ec:	01 96       	adiw	r24, 0x01	; 1
    58ee:	8c 17       	cp	r24, r28
    58f0:	9d 07       	cpc	r25, r29
    58f2:	38 f0       	brcs	.+14     	; 0x5902 <_nrk_scheduler+0x4b6>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    58f4:	0e 94 aa 2e 	call	0x5d54	; 0x5d54 <_nrk_os_timer_get>
    58f8:	c8 2f       	mov	r28, r24
    58fa:	d0 e0       	ldi	r29, 0x00	; 0
    58fc:	22 96       	adiw	r28, 0x02	; 2
        _nrk_prev_timer_val=next_wake;
    58fe:	c0 93 7f 05 	sts	0x057F, r28
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5902:	ff 20       	and	r15, r15
    5904:	11 f0       	breq	.+4      	; 0x590a <_nrk_scheduler+0x4be>
    5906:	10 92 06 08 	sts	0x0806, r1

    _nrk_set_next_wakeup(next_wake);
    590a:	8c 2f       	mov	r24, r28
    590c:	0e 94 a7 2e 	call	0x5d4e	; 0x5d4e <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5910:	0e 94 4c 30 	call	0x6098	; 0x6098 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5914:	0e 94 bc 3c 	call	0x7978	; 0x7978 <nrk_start_high_ready_task>

}
    5918:	df 91       	pop	r29
    591a:	cf 91       	pop	r28
    591c:	1f 91       	pop	r17
    591e:	0f 91       	pop	r16
    5920:	ff 90       	pop	r15
    5922:	ef 90       	pop	r14
    5924:	df 90       	pop	r13
    5926:	cf 90       	pop	r12
    5928:	bf 90       	pop	r11
    592a:	af 90       	pop	r10
    592c:	9f 90       	pop	r9
    592e:	8f 90       	pop	r8
    5930:	7f 90       	pop	r7
    5932:	6f 90       	pop	r6
    5934:	5f 90       	pop	r5
    5936:	4f 90       	pop	r4
    5938:	3f 90       	pop	r3
    593a:	08 95       	ret

0000593c <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    593c:	10 92 17 08 	sts	0x0817, r1
    5940:	10 92 2a 08 	sts	0x082A, r1
    5944:	10 92 3d 08 	sts	0x083D, r1
}
    5948:	08 95       	ret

0000594a <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    594a:	cf 93       	push	r28
    594c:	df 93       	push	r29
    594e:	eb 01       	movw	r28, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5950:	83 30       	cpi	r24, 0x03	; 3
    5952:	10 f0       	brcs	.+4      	; 0x5958 <nrk_sw_wdt_init+0xe>
    5954:	8f ef       	ldi	r24, 0xFF	; 255
    5956:	21 c0       	rjmp	.+66     	; 0x599a <nrk_sw_wdt_init+0x50>
    sw_wdts[id].error_func=func;
    5958:	28 2f       	mov	r18, r24
    595a:	30 e0       	ldi	r19, 0x00	; 0
    595c:	83 e1       	ldi	r24, 0x13	; 19
    595e:	90 e0       	ldi	r25, 0x00	; 0
    5960:	28 9f       	mul	r18, r24
    5962:	f0 01       	movw	r30, r0
    5964:	29 9f       	mul	r18, r25
    5966:	f0 0d       	add	r31, r0
    5968:	38 9f       	mul	r19, r24
    596a:	f0 0d       	add	r31, r0
    596c:	11 24       	eor	r1, r1
    596e:	eb 5e       	subi	r30, 0xEB	; 235
    5970:	f7 4f       	sbci	r31, 0xF7	; 247
    5972:	51 83       	std	Z+1, r21	; 0x01
    5974:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    5976:	88 81       	ld	r24, Y
    5978:	99 81       	ldd	r25, Y+1	; 0x01
    597a:	aa 81       	ldd	r26, Y+2	; 0x02
    597c:	bb 81       	ldd	r27, Y+3	; 0x03
    597e:	83 83       	std	Z+3, r24	; 0x03
    5980:	94 83       	std	Z+4, r25	; 0x04
    5982:	a5 83       	std	Z+5, r26	; 0x05
    5984:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5986:	8c 81       	ldd	r24, Y+4	; 0x04
    5988:	9d 81       	ldd	r25, Y+5	; 0x05
    598a:	ae 81       	ldd	r26, Y+6	; 0x06
    598c:	bf 81       	ldd	r27, Y+7	; 0x07
    598e:	87 83       	std	Z+7, r24	; 0x07
    5990:	90 87       	std	Z+8, r25	; 0x08
    5992:	a1 87       	std	Z+9, r26	; 0x09
    5994:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5996:	12 82       	std	Z+2, r1	; 0x02
    5998:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    599a:	df 91       	pop	r29
    599c:	cf 91       	pop	r28
    599e:	08 95       	ret

000059a0 <nrk_sw_wdt_stop>:
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    59a0:	83 30       	cpi	r24, 0x03	; 3
    59a2:	10 f0       	brcs	.+4      	; 0x59a8 <nrk_sw_wdt_stop+0x8>
    59a4:	8f ef       	ldi	r24, 0xFF	; 255
    59a6:	08 95       	ret
    sw_wdts[id].active=0;
    59a8:	28 2f       	mov	r18, r24
    59aa:	30 e0       	ldi	r19, 0x00	; 0
    59ac:	83 e1       	ldi	r24, 0x13	; 19
    59ae:	90 e0       	ldi	r25, 0x00	; 0
    59b0:	28 9f       	mul	r18, r24
    59b2:	f0 01       	movw	r30, r0
    59b4:	29 9f       	mul	r18, r25
    59b6:	f0 0d       	add	r31, r0
    59b8:	38 9f       	mul	r19, r24
    59ba:	f0 0d       	add	r31, r0
    59bc:	11 24       	eor	r1, r1
    59be:	eb 5e       	subi	r30, 0xEB	; 235
    59c0:	f7 4f       	sbci	r31, 0xF7	; 247
    59c2:	12 82       	std	Z+2, r1	; 0x02
    59c4:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    59c6:	08 95       	ret

000059c8 <nrk_sw_wdt_start>:
    sw_wdts[id].active=1;
    return NRK_OK;
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    59c8:	1f 93       	push	r17
    59ca:	df 93       	push	r29
    59cc:	cf 93       	push	r28
    59ce:	cd b7       	in	r28, 0x3d	; 61
    59d0:	de b7       	in	r29, 0x3e	; 62
    59d2:	28 97       	sbiw	r28, 0x08	; 8
    59d4:	0f b6       	in	r0, 0x3f	; 63
    59d6:	f8 94       	cli
    59d8:	de bf       	out	0x3e, r29	; 62
    59da:	0f be       	out	0x3f, r0	; 63
    59dc:	cd bf       	out	0x3d, r28	; 61
    59de:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    59e0:	83 30       	cpi	r24, 0x03	; 3
    59e2:	10 f0       	brcs	.+4      	; 0x59e8 <nrk_sw_wdt_start+0x20>
    59e4:	8f ef       	ldi	r24, 0xFF	; 255
    59e6:	33 c0       	rjmp	.+102    	; 0x5a4e <nrk_sw_wdt_start+0x86>
    nrk_time_get(&now);
    59e8:	ce 01       	movw	r24, r28
    59ea:	01 96       	adiw	r24, 0x01	; 1
    59ec:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    59f0:	21 2f       	mov	r18, r17
    59f2:	30 e0       	ldi	r19, 0x00	; 0
    59f4:	83 e1       	ldi	r24, 0x13	; 19
    59f6:	90 e0       	ldi	r25, 0x00	; 0
    59f8:	28 9f       	mul	r18, r24
    59fa:	f0 01       	movw	r30, r0
    59fc:	29 9f       	mul	r18, r25
    59fe:	f0 0d       	add	r31, r0
    5a00:	38 9f       	mul	r19, r24
    5a02:	f0 0d       	add	r31, r0
    5a04:	11 24       	eor	r1, r1
    5a06:	eb 5e       	subi	r30, 0xEB	; 235
    5a08:	f7 4f       	sbci	r31, 0xF7	; 247
    5a0a:	83 81       	ldd	r24, Z+3	; 0x03
    5a0c:	94 81       	ldd	r25, Z+4	; 0x04
    5a0e:	a5 81       	ldd	r26, Z+5	; 0x05
    5a10:	b6 81       	ldd	r27, Z+6	; 0x06
    5a12:	29 81       	ldd	r18, Y+1	; 0x01
    5a14:	3a 81       	ldd	r19, Y+2	; 0x02
    5a16:	4b 81       	ldd	r20, Y+3	; 0x03
    5a18:	5c 81       	ldd	r21, Y+4	; 0x04
    5a1a:	82 0f       	add	r24, r18
    5a1c:	93 1f       	adc	r25, r19
    5a1e:	a4 1f       	adc	r26, r20
    5a20:	b5 1f       	adc	r27, r21
    5a22:	83 87       	std	Z+11, r24	; 0x0b
    5a24:	94 87       	std	Z+12, r25	; 0x0c
    5a26:	a5 87       	std	Z+13, r26	; 0x0d
    5a28:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5a2a:	87 81       	ldd	r24, Z+7	; 0x07
    5a2c:	90 85       	ldd	r25, Z+8	; 0x08
    5a2e:	a1 85       	ldd	r26, Z+9	; 0x09
    5a30:	b2 85       	ldd	r27, Z+10	; 0x0a
    5a32:	2d 81       	ldd	r18, Y+5	; 0x05
    5a34:	3e 81       	ldd	r19, Y+6	; 0x06
    5a36:	4f 81       	ldd	r20, Y+7	; 0x07
    5a38:	58 85       	ldd	r21, Y+8	; 0x08
    5a3a:	82 0f       	add	r24, r18
    5a3c:	93 1f       	adc	r25, r19
    5a3e:	a4 1f       	adc	r26, r20
    5a40:	b5 1f       	adc	r27, r21
    5a42:	87 87       	std	Z+15, r24	; 0x0f
    5a44:	90 8b       	std	Z+16, r25	; 0x10
    5a46:	a1 8b       	std	Z+17, r26	; 0x11
    5a48:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5a4a:	81 e0       	ldi	r24, 0x01	; 1
    5a4c:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
}
    5a4e:	28 96       	adiw	r28, 0x08	; 8
    5a50:	0f b6       	in	r0, 0x3f	; 63
    5a52:	f8 94       	cli
    5a54:	de bf       	out	0x3e, r29	; 62
    5a56:	0f be       	out	0x3f, r0	; 63
    5a58:	cd bf       	out	0x3d, r28	; 61
    5a5a:	cf 91       	pop	r28
    5a5c:	df 91       	pop	r29
    5a5e:	1f 91       	pop	r17
    5a60:	08 95       	ret

00005a62 <nrk_sw_wdt_update>:
    sw_wdts[id].active=0;
    return NRK_OK;
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5a62:	cf 92       	push	r12
    5a64:	df 92       	push	r13
    5a66:	ef 92       	push	r14
    5a68:	ff 92       	push	r15
    5a6a:	0f 93       	push	r16
    5a6c:	1f 93       	push	r17
    5a6e:	df 93       	push	r29
    5a70:	cf 93       	push	r28
    5a72:	cd b7       	in	r28, 0x3d	; 61
    5a74:	de b7       	in	r29, 0x3e	; 62
    5a76:	28 97       	sbiw	r28, 0x08	; 8
    5a78:	0f b6       	in	r0, 0x3f	; 63
    5a7a:	f8 94       	cli
    5a7c:	de bf       	out	0x3e, r29	; 62
    5a7e:	0f be       	out	0x3f, r0	; 63
    5a80:	cd bf       	out	0x3d, r28	; 61
    5a82:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5a84:	83 30       	cpi	r24, 0x03	; 3
    5a86:	10 f0       	brcs	.+4      	; 0x5a8c <nrk_sw_wdt_update+0x2a>
    5a88:	8f ef       	ldi	r24, 0xFF	; 255
    5a8a:	3e c0       	rjmp	.+124    	; 0x5b08 <nrk_sw_wdt_update+0xa6>
    nrk_time_get(&now);
    5a8c:	ce 01       	movw	r24, r28
    5a8e:	01 96       	adiw	r24, 0x01	; 1
    5a90:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5a94:	21 2f       	mov	r18, r17
    5a96:	30 e0       	ldi	r19, 0x00	; 0
    5a98:	83 e1       	ldi	r24, 0x13	; 19
    5a9a:	90 e0       	ldi	r25, 0x00	; 0
    5a9c:	ac 01       	movw	r20, r24
    5a9e:	24 9f       	mul	r18, r20
    5aa0:	c0 01       	movw	r24, r0
    5aa2:	25 9f       	mul	r18, r21
    5aa4:	90 0d       	add	r25, r0
    5aa6:	34 9f       	mul	r19, r20
    5aa8:	90 0d       	add	r25, r0
    5aaa:	11 24       	eor	r1, r1
    5aac:	25 e1       	ldi	r18, 0x15	; 21
    5aae:	c2 2e       	mov	r12, r18
    5ab0:	28 e0       	ldi	r18, 0x08	; 8
    5ab2:	d2 2e       	mov	r13, r18
    5ab4:	c8 0e       	add	r12, r24
    5ab6:	d9 1e       	adc	r13, r25
    5ab8:	f6 01       	movw	r30, r12
    5aba:	23 81       	ldd	r18, Z+3	; 0x03
    5abc:	34 81       	ldd	r19, Z+4	; 0x04
    5abe:	45 81       	ldd	r20, Z+5	; 0x05
    5ac0:	56 81       	ldd	r21, Z+6	; 0x06
    5ac2:	e9 80       	ldd	r14, Y+1	; 0x01
    5ac4:	fa 80       	ldd	r15, Y+2	; 0x02
    5ac6:	0b 81       	ldd	r16, Y+3	; 0x03
    5ac8:	1c 81       	ldd	r17, Y+4	; 0x04
    5aca:	2e 0d       	add	r18, r14
    5acc:	3f 1d       	adc	r19, r15
    5ace:	40 1f       	adc	r20, r16
    5ad0:	51 1f       	adc	r21, r17
    5ad2:	23 87       	std	Z+11, r18	; 0x0b
    5ad4:	34 87       	std	Z+12, r19	; 0x0c
    5ad6:	45 87       	std	Z+13, r20	; 0x0d
    5ad8:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5ada:	27 81       	ldd	r18, Z+7	; 0x07
    5adc:	30 85       	ldd	r19, Z+8	; 0x08
    5ade:	41 85       	ldd	r20, Z+9	; 0x09
    5ae0:	52 85       	ldd	r21, Z+10	; 0x0a
    5ae2:	ed 80       	ldd	r14, Y+5	; 0x05
    5ae4:	fe 80       	ldd	r15, Y+6	; 0x06
    5ae6:	0f 81       	ldd	r16, Y+7	; 0x07
    5ae8:	18 85       	ldd	r17, Y+8	; 0x08
    5aea:	2e 0d       	add	r18, r14
    5aec:	3f 1d       	adc	r19, r15
    5aee:	40 1f       	adc	r20, r16
    5af0:	51 1f       	adc	r21, r17
    5af2:	27 87       	std	Z+15, r18	; 0x0f
    5af4:	30 8b       	std	Z+16, r19	; 0x10
    5af6:	41 8b       	std	Z+17, r20	; 0x11
    5af8:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5afa:	80 5e       	subi	r24, 0xE0	; 224
    5afc:	97 4f       	sbci	r25, 0xF7	; 247
    5afe:	0e 94 c7 27 	call	0x4f8e	; 0x4f8e <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5b02:	81 e0       	ldi	r24, 0x01	; 1
    5b04:	f6 01       	movw	r30, r12
    5b06:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
}
    5b08:	28 96       	adiw	r28, 0x08	; 8
    5b0a:	0f b6       	in	r0, 0x3f	; 63
    5b0c:	f8 94       	cli
    5b0e:	de bf       	out	0x3e, r29	; 62
    5b10:	0f be       	out	0x3f, r0	; 63
    5b12:	cd bf       	out	0x3d, r28	; 61
    5b14:	cf 91       	pop	r28
    5b16:	df 91       	pop	r29
    5b18:	1f 91       	pop	r17
    5b1a:	0f 91       	pop	r16
    5b1c:	ff 90       	pop	r15
    5b1e:	ef 90       	pop	r14
    5b20:	df 90       	pop	r13
    5b22:	cf 90       	pop	r12
    5b24:	08 95       	ret

00005b26 <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5b26:	2f 92       	push	r2
    5b28:	3f 92       	push	r3
    5b2a:	4f 92       	push	r4
    5b2c:	5f 92       	push	r5
    5b2e:	6f 92       	push	r6
    5b30:	7f 92       	push	r7
    5b32:	8f 92       	push	r8
    5b34:	9f 92       	push	r9
    5b36:	af 92       	push	r10
    5b38:	bf 92       	push	r11
    5b3a:	cf 92       	push	r12
    5b3c:	df 92       	push	r13
    5b3e:	ef 92       	push	r14
    5b40:	ff 92       	push	r15
    5b42:	0f 93       	push	r16
    5b44:	1f 93       	push	r17
    5b46:	df 93       	push	r29
    5b48:	cf 93       	push	r28
    5b4a:	cd b7       	in	r28, 0x3d	; 61
    5b4c:	de b7       	in	r29, 0x3e	; 62
    5b4e:	60 97       	sbiw	r28, 0x10	; 16
    5b50:	0f b6       	in	r0, 0x3f	; 63
    5b52:	f8 94       	cli
    5b54:	de bf       	out	0x3e, r29	; 62
    5b56:	0f be       	out	0x3f, r0	; 63
    5b58:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5b5a:	ce 01       	movw	r24, r28
    5b5c:	01 96       	adiw	r24, 0x01	; 1
    5b5e:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <nrk_time_get>
    5b62:	45 e1       	ldi	r20, 0x15	; 21
    5b64:	44 2e       	mov	r4, r20
    5b66:	48 e0       	ldi	r20, 0x08	; 8
    5b68:	54 2e       	mov	r5, r20
    5b6a:	66 24       	eor	r6, r6
    5b6c:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    5b6e:	33 e1       	ldi	r19, 0x13	; 19
    5b70:	23 2e       	mov	r2, r19
    5b72:	31 2c       	mov	r3, r1
    5b74:	d2 01       	movw	r26, r4
    5b76:	12 96       	adiw	r26, 0x02	; 2
    5b78:	8c 91       	ld	r24, X
    5b7a:	81 30       	cpi	r24, 0x01	; 1
    5b7c:	61 f5       	brne	.+88     	; 0x5bd6 <_nrk_sw_wdt_check+0xb0>
    5b7e:	62 9c       	mul	r6, r2
    5b80:	f0 01       	movw	r30, r0
    5b82:	63 9c       	mul	r6, r3
    5b84:	f0 0d       	add	r31, r0
    5b86:	72 9c       	mul	r7, r2
    5b88:	f0 0d       	add	r31, r0
    5b8a:	11 24       	eor	r1, r1
    5b8c:	e0 5e       	subi	r30, 0xE0	; 224
    5b8e:	f7 4f       	sbci	r31, 0xF7	; 247
    5b90:	ce 01       	movw	r24, r28
    5b92:	09 96       	adiw	r24, 0x09	; 9
    5b94:	00 81       	ld	r16, Z
    5b96:	11 81       	ldd	r17, Z+1	; 0x01
    5b98:	22 81       	ldd	r18, Z+2	; 0x02
    5b9a:	33 81       	ldd	r19, Z+3	; 0x03
    5b9c:	44 81       	ldd	r20, Z+4	; 0x04
    5b9e:	55 81       	ldd	r21, Z+5	; 0x05
    5ba0:	66 81       	ldd	r22, Z+6	; 0x06
    5ba2:	77 81       	ldd	r23, Z+7	; 0x07
    5ba4:	89 80       	ldd	r8, Y+1	; 0x01
    5ba6:	9a 80       	ldd	r9, Y+2	; 0x02
    5ba8:	ab 80       	ldd	r10, Y+3	; 0x03
    5baa:	bc 80       	ldd	r11, Y+4	; 0x04
    5bac:	cd 80       	ldd	r12, Y+5	; 0x05
    5bae:	de 80       	ldd	r13, Y+6	; 0x06
    5bb0:	ef 80       	ldd	r14, Y+7	; 0x07
    5bb2:	f8 84       	ldd	r15, Y+8	; 0x08
    5bb4:	0e 94 c2 26 	call	0x4d84	; 0x4d84 <nrk_time_sub>
    5bb8:	8f 3f       	cpi	r24, 0xFF	; 255
    5bba:	69 f4       	brne	.+26     	; 0x5bd6 <_nrk_sw_wdt_check+0xb0>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5bbc:	85 e1       	ldi	r24, 0x15	; 21
    5bbe:	66 2d       	mov	r22, r6
    5bc0:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    5bc4:	d2 01       	movw	r26, r4
    5bc6:	ed 91       	ld	r30, X+
    5bc8:	fc 91       	ld	r31, X
    5bca:	30 97       	sbiw	r30, 0x00	; 0
    5bcc:	19 f4       	brne	.+6      	; 0x5bd4 <_nrk_sw_wdt_check+0xae>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5bce:	0e 94 7a 14 	call	0x28f4	; 0x28f4 <nrk_halt>
    5bd2:	01 c0       	rjmp	.+2      	; 0x5bd6 <_nrk_sw_wdt_check+0xb0>
            else
                sw_wdts[i].error_func();
    5bd4:	09 95       	icall
    5bd6:	08 94       	sec
    5bd8:	61 1c       	adc	r6, r1
    5bda:	71 1c       	adc	r7, r1
    5bdc:	e3 e1       	ldi	r30, 0x13	; 19
    5bde:	f0 e0       	ldi	r31, 0x00	; 0
    5be0:	4e 0e       	add	r4, r30
    5be2:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    5be4:	f3 e0       	ldi	r31, 0x03	; 3
    5be6:	6f 16       	cp	r6, r31
    5be8:	71 04       	cpc	r7, r1
    5bea:	21 f6       	brne	.-120    	; 0x5b74 <_nrk_sw_wdt_check+0x4e>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5bec:	60 96       	adiw	r28, 0x10	; 16
    5bee:	0f b6       	in	r0, 0x3f	; 63
    5bf0:	f8 94       	cli
    5bf2:	de bf       	out	0x3e, r29	; 62
    5bf4:	0f be       	out	0x3f, r0	; 63
    5bf6:	cd bf       	out	0x3d, r28	; 61
    5bf8:	cf 91       	pop	r28
    5bfa:	df 91       	pop	r29
    5bfc:	1f 91       	pop	r17
    5bfe:	0f 91       	pop	r16
    5c00:	ff 90       	pop	r15
    5c02:	ef 90       	pop	r14
    5c04:	df 90       	pop	r13
    5c06:	cf 90       	pop	r12
    5c08:	bf 90       	pop	r11
    5c0a:	af 90       	pop	r10
    5c0c:	9f 90       	pop	r9
    5c0e:	8f 90       	pop	r8
    5c10:	7f 90       	pop	r7
    5c12:	6f 90       	pop	r6
    5c14:	5f 90       	pop	r5
    5c16:	4f 90       	pop	r4
    5c18:	3f 90       	pop	r3
    5c1a:	2f 90       	pop	r2
    5c1c:	08 95       	ret

00005c1e <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5c26:	01 97       	sbiw	r24, 0x01	; 1
    5c28:	d1 f7       	brne	.-12     	; 0x5c1e <nrk_spin_wait_us>

}
    5c2a:	08 95       	ret

00005c2c <_nrk_setup_timer>:
void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5c2c:	88 e0       	ldi	r24, 0x08	; 8
    5c2e:	80 bf       	out	0x30, r24	; 48
    OCR0 = _nrk_prev_timer_val;
    5c30:	8e ef       	ldi	r24, 0xFE	; 254
    5c32:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5c34:	83 e0       	ldi	r24, 0x03	; 3
    5c36:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5c38:	9b e0       	ldi	r25, 0x0B	; 11
    5c3a:	93 bf       	out	0x33, r25	; 51
    SFIOR |= TSM;              // reset prescaler
    5c3c:	80 b5       	in	r24, 0x20	; 32
    5c3e:	87 60       	ori	r24, 0x07	; 7
    5c40:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5c42:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5c44:	81 e0       	ldi	r24, 0x01	; 1
    5c46:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5c48:	1d bc       	out	0x2d, r1	; 45
    5c4a:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5c4c:	80 b5       	in	r24, 0x20	; 32
    5c4e:	81 60       	ori	r24, 0x01	; 1
    5c50:	80 bd       	out	0x20, r24	; 32
}

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5c52:	80 b5       	in	r24, 0x20	; 32
    5c54:	82 60       	ori	r24, 0x02	; 2
    5c56:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5c58:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    _nrk_prev_timer_val=0;
    5c5a:	10 92 7f 05 	sts	0x057F, r1
    //ASSR = 0;
}
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5c5e:	93 bf       	out	0x33, r25	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5c60:	87 b7       	in	r24, 0x37	; 55
    5c62:	83 60       	ori	r24, 0x03	; 3
    5c64:	87 bf       	out	0x37, r24	; 55
    TCNT1=0;  // 16 bit
    SFIOR |= BM(PSR321);              // reset prescaler

    _nrk_os_timer_reset();
    _nrk_os_timer_start();
    _nrk_time_trigger=0;
    5c66:	10 92 29 04 	sts	0x0429, r1
}
    5c6a:	08 95       	ret

00005c6c <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5c6c:	1e bc       	out	0x2e, r1	; 46
}
    5c6e:	08 95       	ret

00005c70 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5c70:	81 e0       	ldi	r24, 0x01	; 1
    5c72:	8e bd       	out	0x2e, r24	; 46
}
    5c74:	08 95       	ret

00005c76 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5c76:	80 b5       	in	r24, 0x20	; 32
    5c78:	81 60       	ori	r24, 0x01	; 1
    5c7a:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5c7c:	1d bc       	out	0x2d, r1	; 45
    5c7e:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5c80:	08 95       	ret

00005c82 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5c82:	df 93       	push	r29
    5c84:	cf 93       	push	r28
    5c86:	00 d0       	rcall	.+0      	; 0x5c88 <nrk_high_speed_timer_wait+0x6>
    5c88:	cd b7       	in	r28, 0x3d	; 61
    5c8a:	de b7       	in	r29, 0x3e	; 62
    5c8c:	fc 01       	movw	r30, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5c8e:	8f ef       	ldi	r24, 0xFF	; 255
    5c90:	e9 37       	cpi	r30, 0x79	; 121
    5c92:	f8 07       	cpc	r31, r24
    5c94:	10 f0       	brcs	.+4      	; 0x5c9a <nrk_high_speed_timer_wait+0x18>
    5c96:	e0 e0       	ldi	r30, 0x00	; 0
    5c98:	f0 e0       	ldi	r31, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5c9a:	9f 01       	movw	r18, r30
    5c9c:	40 e0       	ldi	r20, 0x00	; 0
    5c9e:	50 e0       	ldi	r21, 0x00	; 0
    5ca0:	cb 01       	movw	r24, r22
    5ca2:	a0 e0       	ldi	r26, 0x00	; 0
    5ca4:	b0 e0       	ldi	r27, 0x00	; 0
    5ca6:	28 0f       	add	r18, r24
    5ca8:	39 1f       	adc	r19, r25
    5caa:	4a 1f       	adc	r20, r26
    5cac:	5b 1f       	adc	r21, r27
    if(tmp>65536)
    5cae:	21 30       	cpi	r18, 0x01	; 1
    5cb0:	80 e0       	ldi	r24, 0x00	; 0
    5cb2:	38 07       	cpc	r19, r24
    5cb4:	81 e0       	ldi	r24, 0x01	; 1
    5cb6:	48 07       	cpc	r20, r24
    5cb8:	80 e0       	ldi	r24, 0x00	; 0
    5cba:	58 07       	cpc	r21, r24
    5cbc:	68 f0       	brcs	.+26     	; 0x5cd8 <nrk_high_speed_timer_wait+0x56>

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5cbe:	8c b5       	in	r24, 0x2c	; 44
    5cc0:	9d b5       	in	r25, 0x2d	; 45
    5cc2:	9a 83       	std	Y+2, r25	; 0x02
    5cc4:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5cc6:	89 81       	ldd	r24, Y+1	; 0x01
    5cc8:	9a 81       	ldd	r25, Y+2	; 0x02
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5cca:	e8 17       	cp	r30, r24
    5ccc:	f9 07       	cpc	r31, r25
    5cce:	b8 f3       	brcs	.-18     	; 0x5cbe <nrk_high_speed_timer_wait+0x3c>
    uint32_t tmp;
    if(start>65400) start=0;
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
    5cd0:	20 50       	subi	r18, 0x00	; 0
    5cd2:	30 40       	sbci	r19, 0x00	; 0
    5cd4:	41 40       	sbci	r20, 0x01	; 1
    5cd6:	50 40       	sbci	r21, 0x00	; 0

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5cd8:	8c b5       	in	r24, 0x2c	; 44
    5cda:	9d b5       	in	r25, 0x2d	; 45
    5cdc:	9a 83       	std	Y+2, r25	; 0x02
    5cde:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5ce0:	89 81       	ldd	r24, Y+1	; 0x01
    5ce2:	9a 81       	ldd	r25, Y+2	; 0x02
        while(_nrk_high_speed_timer_get()>start);
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5ce4:	82 17       	cp	r24, r18
    5ce6:	93 07       	cpc	r25, r19
    5ce8:	b8 f3       	brcs	.-18     	; 0x5cd8 <nrk_high_speed_timer_wait+0x56>
}
    5cea:	0f 90       	pop	r0
    5cec:	0f 90       	pop	r0
    5cee:	cf 91       	pop	r28
    5cf0:	df 91       	pop	r29
    5cf2:	08 95       	ret

00005cf4 <_nrk_high_speed_timer_get>:

inline uint16_t _nrk_high_speed_timer_get()
{
    5cf4:	df 93       	push	r29
    5cf6:	cf 93       	push	r28
    5cf8:	00 d0       	rcall	.+0      	; 0x5cfa <_nrk_high_speed_timer_get+0x6>
    5cfa:	cd b7       	in	r28, 0x3d	; 61
    5cfc:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5cfe:	8c b5       	in	r24, 0x2c	; 44
    5d00:	9d b5       	in	r25, 0x2d	; 45
    5d02:	9a 83       	std	Y+2, r25	; 0x02
    5d04:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5d06:	29 81       	ldd	r18, Y+1	; 0x01
    5d08:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5d0a:	c9 01       	movw	r24, r18
    5d0c:	0f 90       	pop	r0
    5d0e:	0f 90       	pop	r0
    5d10:	cf 91       	pop	r28
    5d12:	df 91       	pop	r29
    5d14:	08 95       	ret

00005d16 <_nrk_os_timer_set>:

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5d16:	82 bf       	out	0x32, r24	; 50
}
    5d18:	08 95       	ret

00005d1a <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5d1a:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5d1c:	87 b7       	in	r24, 0x37	; 55
    5d1e:	8d 7f       	andi	r24, 0xFD	; 253
    5d20:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5d22:	87 b7       	in	r24, 0x37	; 55
    5d24:	8e 7f       	andi	r24, 0xFE	; 254
    5d26:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5d28:	08 95       	ret

00005d2a <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5d2a:	8b e0       	ldi	r24, 0x0B	; 11
    5d2c:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5d2e:	87 b7       	in	r24, 0x37	; 55
    5d30:	83 60       	ori	r24, 0x03	; 3
    5d32:	87 bf       	out	0x37, r24	; 55
}
    5d34:	08 95       	ret

00005d36 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5d36:	80 b5       	in	r24, 0x20	; 32
    5d38:	82 60       	ori	r24, 0x02	; 2
    5d3a:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5d3c:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5d3e:	10 92 29 04 	sts	0x0429, r1
    _nrk_prev_timer_val=0;
    5d42:	10 92 7f 05 	sts	0x057F, r1
}
    5d46:	08 95       	ret

00005d48 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5d48:	81 b7       	in	r24, 0x31	; 49
}
    5d4a:	8f 5f       	subi	r24, 0xFF	; 255
    5d4c:	08 95       	ret

00005d4e <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5d4e:	81 50       	subi	r24, 0x01	; 1
    5d50:	81 bf       	out	0x31, r24	; 49
}
    5d52:	08 95       	ret

00005d54 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5d54:	82 b7       	in	r24, 0x32	; 50
}
    5d56:	08 95       	ret

00005d58 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5d58:	0f 92       	push	r0
    5d5a:	0f b6       	in	r0, 0x3f	; 63
    5d5c:	0f 92       	push	r0
    5d5e:	1f 92       	push	r1
    5d60:	2f 92       	push	r2
    5d62:	3f 92       	push	r3
    5d64:	4f 92       	push	r4
    5d66:	5f 92       	push	r5
    5d68:	6f 92       	push	r6
    5d6a:	7f 92       	push	r7
    5d6c:	8f 92       	push	r8
    5d6e:	9f 92       	push	r9
    5d70:	af 92       	push	r10
    5d72:	bf 92       	push	r11
    5d74:	cf 92       	push	r12
    5d76:	df 92       	push	r13
    5d78:	ef 92       	push	r14
    5d7a:	ff 92       	push	r15
    5d7c:	0f 93       	push	r16
    5d7e:	1f 93       	push	r17
    5d80:	2f 93       	push	r18
    5d82:	3f 93       	push	r19
    5d84:	4f 93       	push	r20
    5d86:	5f 93       	push	r21
    5d88:	6f 93       	push	r22
    5d8a:	7f 93       	push	r23
    5d8c:	8f 93       	push	r24
    5d8e:	9f 93       	push	r25
    5d90:	af 93       	push	r26
    5d92:	bf 93       	push	r27
    5d94:	cf 93       	push	r28
    5d96:	df 93       	push	r29
    5d98:	ef 93       	push	r30
    5d9a:	ff 93       	push	r31
    5d9c:	a0 91 12 08 	lds	r26, 0x0812
    5da0:	b0 91 13 08 	lds	r27, 0x0813
    5da4:	0d b6       	in	r0, 0x3d	; 61
    5da6:	0d 92       	st	X+, r0
    5da8:	0e b6       	in	r0, 0x3e	; 62
    5daa:	0d 92       	st	X+, r0
    5dac:	1f 92       	push	r1
    5dae:	a0 91 7c 05 	lds	r26, 0x057C
    5db2:	b0 91 7d 05 	lds	r27, 0x057D
    5db6:	1e 90       	ld	r1, -X
    5db8:	be bf       	out	0x3e, r27	; 62
    5dba:	ad bf       	out	0x3d, r26	; 61
    5dbc:	08 95       	ret

00005dbe <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5dbe:	88 23       	and	r24, r24
    5dc0:	19 f4       	brne	.+6      	; 0x5dc8 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5dc2:	87 b7       	in	r24, 0x37	; 55
    5dc4:	8f 77       	andi	r24, 0x7F	; 127
    5dc6:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5dc8:	8f ef       	ldi	r24, 0xFF	; 255
    5dca:	08 95       	ret

00005dcc <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5dcc:	88 23       	and	r24, r24
    5dce:	11 f0       	breq	.+4      	; 0x5dd4 <nrk_timer_int_reset+0x8>
    5dd0:	8f ef       	ldi	r24, 0xFF	; 255
    5dd2:	08 95       	ret
    {
        TCNT2=0;
    5dd4:	14 bc       	out	0x24, r1	; 36
    5dd6:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    5dd8:	08 95       	ret

00005dda <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5dda:	88 23       	and	r24, r24
    5ddc:	19 f0       	breq	.+6      	; 0x5de4 <nrk_timer_int_read+0xa>
    5dde:	20 e0       	ldi	r18, 0x00	; 0
    5de0:	30 e0       	ldi	r19, 0x00	; 0
    5de2:	03 c0       	rjmp	.+6      	; 0x5dea <nrk_timer_int_read+0x10>
    {
        return TCNT2;
    5de4:	84 b5       	in	r24, 0x24	; 36
    5de6:	28 2f       	mov	r18, r24
    5de8:	30 e0       	ldi	r19, 0x00	; 0
    }
    return 0;

}
    5dea:	c9 01       	movw	r24, r18
    5dec:	08 95       	ret

00005dee <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5dee:	88 23       	and	r24, r24
    5df0:	11 f0       	breq	.+4      	; 0x5df6 <nrk_timer_int_start+0x8>
    5df2:	8f ef       	ldi	r24, 0xFF	; 255
    5df4:	08 95       	ret
    {
        TIMSK |= BM(OCIE2);
    5df6:	87 b7       	in	r24, 0x37	; 55
    5df8:	80 68       	ori	r24, 0x80	; 128
    5dfa:	87 bf       	out	0x37, r24	; 55
    5dfc:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    5dfe:	08 95       	ret

00005e00 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    5e00:	88 23       	and	r24, r24
    5e02:	11 f0       	breq	.+4      	; 0x5e08 <nrk_timer_int_configure+0x8>
    5e04:	8f ef       	ldi	r24, 0xFF	; 255
    5e06:	08 95       	ret
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5e08:	cb 01       	movw	r24, r22
    5e0a:	01 97       	sbiw	r24, 0x01	; 1
    5e0c:	05 97       	sbiw	r24, 0x05	; 5
    5e0e:	10 f4       	brcc	.+4      	; 0x5e14 <nrk_timer_int_configure+0x14>
    5e10:	60 93 7e 05 	sts	0x057E, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    5e14:	88 e0       	ldi	r24, 0x08	; 8
    5e16:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    5e18:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    5e1a:	30 93 a7 03 	sts	0x03A7, r19
    5e1e:	20 93 a6 03 	sts	0x03A6, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    5e22:	80 91 7e 05 	lds	r24, 0x057E
    5e26:	81 30       	cpi	r24, 0x01	; 1
    5e28:	19 f4       	brne	.+6      	; 0x5e30 <nrk_timer_int_configure+0x30>
    5e2a:	85 b5       	in	r24, 0x25	; 37
    5e2c:	81 60       	ori	r24, 0x01	; 1
    5e2e:	09 c0       	rjmp	.+18     	; 0x5e42 <nrk_timer_int_configure+0x42>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    5e30:	82 30       	cpi	r24, 0x02	; 2
    5e32:	19 f4       	brne	.+6      	; 0x5e3a <nrk_timer_int_configure+0x3a>
    5e34:	85 b5       	in	r24, 0x25	; 37
    5e36:	82 60       	ori	r24, 0x02	; 2
    5e38:	04 c0       	rjmp	.+8      	; 0x5e42 <nrk_timer_int_configure+0x42>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    5e3a:	83 30       	cpi	r24, 0x03	; 3
    5e3c:	21 f4       	brne	.+8      	; 0x5e46 <nrk_timer_int_configure+0x46>
    5e3e:	85 b5       	in	r24, 0x25	; 37
    5e40:	83 60       	ori	r24, 0x03	; 3
    5e42:	85 bd       	out	0x25, r24	; 37
    5e44:	07 c0       	rjmp	.+14     	; 0x5e54 <nrk_timer_int_configure+0x54>
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    5e46:	84 30       	cpi	r24, 0x04	; 4
    5e48:	19 f4       	brne	.+6      	; 0x5e50 <nrk_timer_int_configure+0x50>
    5e4a:	85 b5       	in	r24, 0x25	; 37
    5e4c:	84 60       	ori	r24, 0x04	; 4
    5e4e:	f9 cf       	rjmp	.-14     	; 0x5e42 <nrk_timer_int_configure+0x42>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    5e50:	85 30       	cpi	r24, 0x05	; 5
    5e52:	11 f0       	breq	.+4      	; 0x5e58 <nrk_timer_int_configure+0x58>
    5e54:	81 e0       	ldi	r24, 0x01	; 1
    5e56:	08 95       	ret
    5e58:	85 b5       	in	r24, 0x25	; 37
    5e5a:	85 60       	ori	r24, 0x05	; 5
    5e5c:	85 bd       	out	0x25, r24	; 37
    5e5e:	81 e0       	ldi	r24, 0x01	; 1
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
}
    5e60:	08 95       	ret

00005e62 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    5e62:	1f 92       	push	r1
    5e64:	0f 92       	push	r0
    5e66:	0f b6       	in	r0, 0x3f	; 63
    5e68:	0f 92       	push	r0
    5e6a:	0b b6       	in	r0, 0x3b	; 59
    5e6c:	0f 92       	push	r0
    5e6e:	11 24       	eor	r1, r1
    5e70:	2f 93       	push	r18
    5e72:	3f 93       	push	r19
    5e74:	4f 93       	push	r20
    5e76:	5f 93       	push	r21
    5e78:	6f 93       	push	r22
    5e7a:	7f 93       	push	r23
    5e7c:	8f 93       	push	r24
    5e7e:	9f 93       	push	r25
    5e80:	af 93       	push	r26
    5e82:	bf 93       	push	r27
    5e84:	ef 93       	push	r30
    5e86:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    5e88:	e0 91 a6 03 	lds	r30, 0x03A6
    5e8c:	f0 91 a7 03 	lds	r31, 0x03A7
    5e90:	30 97       	sbiw	r30, 0x00	; 0
    5e92:	11 f0       	breq	.+4      	; 0x5e98 <__vector_9+0x36>
    5e94:	09 95       	icall
    5e96:	04 c0       	rjmp	.+8      	; 0x5ea0 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e98:	8a e0       	ldi	r24, 0x0A	; 10
    5e9a:	60 e0       	ldi	r22, 0x00	; 0
    5e9c:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
    return;
}
    5ea0:	ff 91       	pop	r31
    5ea2:	ef 91       	pop	r30
    5ea4:	bf 91       	pop	r27
    5ea6:	af 91       	pop	r26
    5ea8:	9f 91       	pop	r25
    5eaa:	8f 91       	pop	r24
    5eac:	7f 91       	pop	r23
    5eae:	6f 91       	pop	r22
    5eb0:	5f 91       	pop	r21
    5eb2:	4f 91       	pop	r20
    5eb4:	3f 91       	pop	r19
    5eb6:	2f 91       	pop	r18
    5eb8:	0f 90       	pop	r0
    5eba:	0b be       	out	0x3b, r0	; 59
    5ebc:	0f 90       	pop	r0
    5ebe:	0f be       	out	0x3f, r0	; 63
    5ec0:	0f 90       	pop	r0
    5ec2:	1f 90       	pop	r1
    5ec4:	18 95       	reti

00005ec6 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5ec6:	1f 92       	push	r1
    5ec8:	0f 92       	push	r0
    5eca:	0f b6       	in	r0, 0x3f	; 63
    5ecc:	0f 92       	push	r0
    5ece:	0b b6       	in	r0, 0x3b	; 59
    5ed0:	0f 92       	push	r0
    5ed2:	11 24       	eor	r1, r1
    5ed4:	2f 93       	push	r18
    5ed6:	3f 93       	push	r19
    5ed8:	4f 93       	push	r20
    5eda:	5f 93       	push	r21
    5edc:	6f 93       	push	r22
    5ede:	7f 93       	push	r23
    5ee0:	8f 93       	push	r24
    5ee2:	9f 93       	push	r25
    5ee4:	af 93       	push	r26
    5ee6:	bf 93       	push	r27
    5ee8:	ef 93       	push	r30
    5eea:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5eec:	8a e0       	ldi	r24, 0x0A	; 10
    5eee:	60 e0       	ldi	r22, 0x00	; 0
    5ef0:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
}
    5ef4:	ff 91       	pop	r31
    5ef6:	ef 91       	pop	r30
    5ef8:	bf 91       	pop	r27
    5efa:	af 91       	pop	r26
    5efc:	9f 91       	pop	r25
    5efe:	8f 91       	pop	r24
    5f00:	7f 91       	pop	r23
    5f02:	6f 91       	pop	r22
    5f04:	5f 91       	pop	r21
    5f06:	4f 91       	pop	r20
    5f08:	3f 91       	pop	r19
    5f0a:	2f 91       	pop	r18
    5f0c:	0f 90       	pop	r0
    5f0e:	0b be       	out	0x3b, r0	; 59
    5f10:	0f 90       	pop	r0
    5f12:	0f be       	out	0x3f, r0	; 63
    5f14:	0f 90       	pop	r0
    5f16:	1f 90       	pop	r1
    5f18:	18 95       	reti

00005f1a <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5f1a:	04 b6       	in	r0, 0x34	; 52
    5f1c:	03 fe       	sbrs	r0, 3
    5f1e:	02 c0       	rjmp	.+4      	; 0x5f24 <_nrk_startup_error+0xa>
    5f20:	90 e1       	ldi	r25, 0x10	; 16
    5f22:	01 c0       	rjmp	.+2      	; 0x5f26 <_nrk_startup_error+0xc>
    5f24:	90 e0       	ldi	r25, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5f26:	04 b6       	in	r0, 0x34	; 52
    5f28:	02 fe       	sbrs	r0, 2
    5f2a:	06 c0       	rjmp	.+12     	; 0x5f38 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5f2c:	84 b7       	in	r24, 0x34	; 52
    5f2e:	8b 7f       	andi	r24, 0xFB	; 251
    5f30:	84 bf       	out	0x34, r24	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5f32:	04 b6       	in	r0, 0x34	; 52
    5f34:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5f36:	94 60       	ori	r25, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5f38:	04 b6       	in	r0, 0x34	; 52
    5f3a:	01 fe       	sbrs	r0, 1
    5f3c:	04 c0       	rjmp	.+8      	; 0x5f46 <_nrk_startup_error+0x2c>
	{
	MCUSR &= ~(1<<EXTRF);	
    5f3e:	84 b7       	in	r24, 0x34	; 52
    5f40:	8d 7f       	andi	r24, 0xFD	; 253
    5f42:	84 bf       	out	0x34, r24	; 52
	error|=0x02;
    5f44:	92 60       	ori	r25, 0x02	; 2
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5f46:	99 23       	and	r25, r25
    5f48:	51 f4       	brne	.+20     	; 0x5f5e <_nrk_startup_error+0x44>

// Check if normal power up state is set and then clear it
 if( (MCUSR & (1<<PORF)) != 0 )
    5f4a:	04 b6       	in	r0, 0x34	; 52
    5f4c:	00 fe       	sbrs	r0, 0
    5f4e:	03 c0       	rjmp	.+6      	; 0x5f56 <_nrk_startup_error+0x3c>
   {
     MCUSR &= ~(1<<PORF);
    5f50:	84 b7       	in	r24, 0x34	; 52
    5f52:	8e 7f       	andi	r24, 0xFE	; 254
    5f54:	84 bf       	out	0x34, r24	; 52
 else {
   /* error|=0x01; */
 }

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    5f56:	83 b7       	in	r24, 0x33	; 51
    5f58:	81 11       	cpse	r24, r1
    5f5a:	81 e0       	ldi	r24, 0x01	; 1
    5f5c:	98 2f       	mov	r25, r24

return error;
}
    5f5e:	89 2f       	mov	r24, r25
    5f60:	08 95       	ret

00005f62 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    5f62:	8f ef       	ldi	r24, 0xFF	; 255
    5f64:	08 95       	ret

00005f66 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    5f66:	8f ef       	ldi	r24, 0xFF	; 255
    5f68:	08 95       	ret

00005f6a <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    5f6a:	8f ef       	ldi	r24, 0xFF	; 255
    5f6c:	08 95       	ret

00005f6e <__vector_1>:



SIGNAL(INT0_vect) {
    5f6e:	1f 92       	push	r1
    5f70:	0f 92       	push	r0
    5f72:	0f b6       	in	r0, 0x3f	; 63
    5f74:	0f 92       	push	r0
    5f76:	0b b6       	in	r0, 0x3b	; 59
    5f78:	0f 92       	push	r0
    5f7a:	11 24       	eor	r1, r1
    5f7c:	2f 93       	push	r18
    5f7e:	3f 93       	push	r19
    5f80:	4f 93       	push	r20
    5f82:	5f 93       	push	r21
    5f84:	6f 93       	push	r22
    5f86:	7f 93       	push	r23
    5f88:	8f 93       	push	r24
    5f8a:	9f 93       	push	r25
    5f8c:	af 93       	push	r26
    5f8e:	bf 93       	push	r27
    5f90:	ef 93       	push	r30
    5f92:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f94:	8a e0       	ldi	r24, 0x0A	; 10
    5f96:	60 e0       	ldi	r22, 0x00	; 0
    5f98:	0e 94 45 1f 	call	0x3e8a	; 0x3e8a <nrk_kernel_error_add>
	return;  	
}
    5f9c:	ff 91       	pop	r31
    5f9e:	ef 91       	pop	r30
    5fa0:	bf 91       	pop	r27
    5fa2:	af 91       	pop	r26
    5fa4:	9f 91       	pop	r25
    5fa6:	8f 91       	pop	r24
    5fa8:	7f 91       	pop	r23
    5faa:	6f 91       	pop	r22
    5fac:	5f 91       	pop	r21
    5fae:	4f 91       	pop	r20
    5fb0:	3f 91       	pop	r19
    5fb2:	2f 91       	pop	r18
    5fb4:	0f 90       	pop	r0
    5fb6:	0b be       	out	0x3b, r0	; 59
    5fb8:	0f 90       	pop	r0
    5fba:	0f be       	out	0x3f, r0	; 63
    5fbc:	0f 90       	pop	r0
    5fbe:	1f 90       	pop	r1
    5fc0:	18 95       	reti

00005fc2 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5fc2:	04 b6       	in	r0, 0x34	; 52
    5fc4:	03 fe       	sbrs	r0, 3
    5fc6:	02 c0       	rjmp	.+4      	; 0x5fcc <nrk_watchdog_check+0xa>
    5fc8:	8f ef       	ldi	r24, 0xFF	; 255
    5fca:	08 95       	ret
    5fcc:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_ERROR;
}
    5fce:	08 95       	ret

00005fd0 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5fd0:	a8 95       	wdr

}
    5fd2:	08 95       	ret

00005fd4 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    5fd4:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    5fd8:	84 b7       	in	r24, 0x34	; 52
    5fda:	87 7f       	andi	r24, 0xF7	; 247
    5fdc:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5fde:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5fe0:	81 b5       	in	r24, 0x21	; 33
    5fe2:	88 61       	ori	r24, 0x18	; 24
    5fe4:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    5fe6:	8f e0       	ldi	r24, 0x0F	; 15
    5fe8:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    5fea:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>

}
    5fee:	08 95       	ret

00005ff0 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    5ff0:	0e 94 76 14 	call	0x28ec	; 0x28ec <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5ff4:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    5ff6:	84 b7       	in	r24, 0x34	; 52
    5ff8:	87 7f       	andi	r24, 0xF7	; 247
    5ffa:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5ffc:	81 b5       	in	r24, 0x21	; 33
    5ffe:	88 61       	ori	r24, 0x18	; 24
    6000:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    6002:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    6004:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>
}
    6008:	08 95       	ret

0000600a <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    600a:	08 95       	ret

0000600c <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    600c:	fc 01       	movw	r30, r24
    600e:	76 83       	std	Z+6, r23	; 0x06
    6010:	65 83       	std	Z+5, r22	; 0x05
}
    6012:	08 95       	ret

00006014 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    6014:	85 b7       	in	r24, 0x35	; 53
    6016:	83 7e       	andi	r24, 0xE3	; 227
    6018:	88 61       	ori	r24, 0x18	; 24
    601a:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    601c:	85 b7       	in	r24, 0x35	; 53
    601e:	80 62       	ori	r24, 0x20	; 32
    6020:	85 bf       	out	0x35, r24	; 53
    6022:	88 95       	sleep
    6024:	85 b7       	in	r24, 0x35	; 53
    6026:	8f 7d       	andi	r24, 0xDF	; 223
    6028:	85 bf       	out	0x35, r24	; 53

}
    602a:	08 95       	ret

0000602c <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    602c:	85 b7       	in	r24, 0x35	; 53
    602e:	83 7e       	andi	r24, 0xE3	; 227
    6030:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    6032:	85 b7       	in	r24, 0x35	; 53
    6034:	80 62       	ori	r24, 0x20	; 32
    6036:	85 bf       	out	0x35, r24	; 53
    6038:	88 95       	sleep
    603a:	85 b7       	in	r24, 0x35	; 53
    603c:	8f 7d       	andi	r24, 0xDF	; 223
    603e:	85 bf       	out	0x35, r24	; 53

}
    6040:	08 95       	ret

00006042 <nrk_task_stk_init>:
void *nrk_task_stk_init (void (*task)(), void *ptos, void *pbos)
{
    6042:	fa 01       	movw	r30, r20
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    6044:	25 e5       	ldi	r18, 0x55	; 85
    6046:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    6048:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    604a:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    604c:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    604e:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    6050:	12 92       	st	-Z, r1
    6052:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6054:	12 92       	st	-Z, r1
    6056:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6058:	12 92       	st	-Z, r1
    605a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    605c:	12 92       	st	-Z, r1
    605e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6060:	12 92       	st	-Z, r1
    6062:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6064:	12 92       	st	-Z, r1
    6066:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6068:	12 92       	st	-Z, r1
    606a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    606c:	12 92       	st	-Z, r1
    606e:	12 92       	st	-Z, r1

    *(--stk) = 0;
    6070:	12 92       	st	-Z, r1
    6072:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6074:	12 92       	st	-Z, r1
    6076:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6078:	12 92       	st	-Z, r1
    607a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    607c:	12 92       	st	-Z, r1
    607e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6080:	12 92       	st	-Z, r1
    6082:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6084:	12 92       	st	-Z, r1
    6086:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6088:	12 92       	st	-Z, r1
    608a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    608c:	12 92       	st	-Z, r1
    608e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6090:	12 92       	st	-Z, r1
    6092:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    6094:	cf 01       	movw	r24, r30
    6096:	08 95       	ret

00006098 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6098:	8f e7       	ldi	r24, 0x7F	; 127
    609a:	94 e1       	ldi	r25, 0x14	; 20
    609c:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    60a0:	80 93 ff 10 	sts	0x10FF, r24
}
    60a4:	08 95       	ret

000060a6 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    60a6:	85 e5       	ldi	r24, 0x55	; 85
    60a8:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    60ac:	ee ef       	ldi	r30, 0xFE	; 254
    60ae:	f0 e1       	ldi	r31, 0x10	; 16
    60b0:	f0 93 7d 05 	sts	0x057D, r31
    60b4:	e0 93 7c 05 	sts	0x057C, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    60b8:	8f e7       	ldi	r24, 0x7F	; 127
    60ba:	94 e1       	ldi	r25, 0x14	; 20
    60bc:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    60be:	80 93 ff 10 	sts	0x10FF, r24

}
    60c2:	08 95       	ret

000060c4 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    60c4:	0e 94 16 2e 	call	0x5c2c	; 0x5c2c <_nrk_setup_timer>
    nrk_int_enable();
    60c8:	0e 94 78 14 	call	0x28f0	; 0x28f0 <nrk_int_enable>

}
    60cc:	08 95       	ret

000060ce <nrk_task_set_stk>:

    return ((void *)stk);
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    60ce:	ef 92       	push	r14
    60d0:	ff 92       	push	r15
    60d2:	0f 93       	push	r16
    60d4:	1f 93       	push	r17
    60d6:	cf 93       	push	r28
    60d8:	df 93       	push	r29
    60da:	7c 01       	movw	r14, r24
    60dc:	8b 01       	movw	r16, r22
    60de:	ea 01       	movw	r28, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    60e0:	40 32       	cpi	r20, 0x20	; 32
    60e2:	51 05       	cpc	r21, r1
    60e4:	18 f4       	brcc	.+6      	; 0x60ec <nrk_task_set_stk+0x1e>
    60e6:	81 e1       	ldi	r24, 0x11	; 17
    60e8:	0e 94 5c 1f 	call	0x3eb8	; 0x3eb8 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    60ec:	21 97       	sbiw	r28, 0x01	; 1
    60ee:	c0 0f       	add	r28, r16
    60f0:	d1 1f       	adc	r29, r17
    60f2:	f7 01       	movw	r30, r14
    60f4:	d2 83       	std	Z+2, r29	; 0x02
    60f6:	c1 83       	std	Z+1, r28	; 0x01
    task->Pbos = (void *) &stk_base[0];
    60f8:	14 83       	std	Z+4, r17	; 0x04
    60fa:	03 83       	std	Z+3, r16	; 0x03

}
    60fc:	df 91       	pop	r29
    60fe:	cf 91       	pop	r28
    6100:	1f 91       	pop	r17
    6102:	0f 91       	pop	r16
    6104:	ff 90       	pop	r15
    6106:	ef 90       	pop	r14
    6108:	08 95       	ret

0000610a <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    610a:	0f 93       	push	r16
    610c:	1f 93       	push	r17
    610e:	16 2f       	mov	r17, r22
    6110:	04 2f       	mov	r16, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
	
	i2c_controlByte_TX(address);
    6112:	83 70       	andi	r24, 0x03	; 3
    6114:	8c 62       	ori	r24, 0x2C	; 44
    6116:	0e 94 4b 31 	call	0x6296	; 0x6296 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    611a:	11 30       	cpi	r17, 0x01	; 1
    611c:	11 f4       	brne	.+4      	; 0x6122 <ad5242_set+0x18>
		i2c_send(0x00);		// Channel A (1)
    611e:	80 e0       	ldi	r24, 0x00	; 0
    6120:	01 c0       	rjmp	.+2      	; 0x6124 <ad5242_set+0x1a>
	else
		i2c_send(0x80);		// Channel B (2)
    6122:	80 e8       	ldi	r24, 0x80	; 128
    6124:	0e 94 0e 31 	call	0x621c	; 0x621c <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    6128:	80 2f       	mov	r24, r16
    612a:	0e 94 0e 31 	call	0x621c	; 0x621c <i2c_send>
		
	i2c_stop();
    612e:	0e 94 ff 30 	call	0x61fe	; 0x61fe <i2c_stop>
}
    6132:	1f 91       	pop	r17
    6134:	0f 91       	pop	r16
    6136:	08 95       	ret

00006138 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    6138:	0e 94 d5 30 	call	0x61aa	; 0x61aa <i2c_init>
}
    613c:	08 95       	ret

0000613e <adc_init>:
#include <util/delay.h>



void adc_init()
{
    613e:	df 93       	push	r29
    6140:	cf 93       	push	r28
    6142:	00 d0       	rcall	.+0      	; 0x6144 <adc_init+0x6>
    6144:	cd b7       	in	r28, 0x3d	; 61
    6146:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    6148:	80 e4       	ldi	r24, 0x40	; 64
    614a:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    614c:	86 e0       	ldi	r24, 0x06	; 6
    614e:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    6150:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    6152:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    6154:	36 99       	sbic	0x06, 6	; 6
    6156:	fe cf       	rjmp	.-4      	; 0x6154 <adc_init+0x16>
  dummy = ADCW;
    6158:	84 b1       	in	r24, 0x04	; 4
    615a:	95 b1       	in	r25, 0x05	; 5
    615c:	9a 83       	std	Y+2, r25	; 0x02
    615e:	89 83       	std	Y+1, r24	; 0x01
}
    6160:	0f 90       	pop	r0
    6162:	0f 90       	pop	r0
    6164:	cf 91       	pop	r28
    6166:	df 91       	pop	r29
    6168:	08 95       	ret

0000616a <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    616a:	37 98       	cbi	0x06, 7	; 6
}
    616c:	08 95       	ret

0000616e <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    616e:	97 b1       	in	r25, 0x07	; 7
    6170:	8f 71       	andi	r24, 0x1F	; 31
    6172:	90 7e       	andi	r25, 0xE0	; 224
    6174:	89 2b       	or	r24, r25
    6176:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6178:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    617a:	36 99       	sbic	0x06, 6	; 6
    617c:	fe cf       	rjmp	.-4      	; 0x617a <adc_GetChannel+0xc>
  return ADCW;
    617e:	24 b1       	in	r18, 0x04	; 4
    6180:	35 b1       	in	r19, 0x05	; 5
}
    6182:	c9 01       	movw	r24, r18
    6184:	08 95       	ret

00006186 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    6186:	8e e1       	ldi	r24, 0x1E	; 30
    6188:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
    618c:	a0 e0       	ldi	r26, 0x00	; 0
    618e:	b0 e0       	ldi	r27, 0x00	; 0
    6190:	bc 01       	movw	r22, r24
    6192:	cd 01       	movw	r24, r26
    6194:	0e 94 05 48 	call	0x900a	; 0x900a <__floatunsisf>
    6198:	9b 01       	movw	r18, r22
    619a:	ac 01       	movw	r20, r24
    619c:	64 ea       	ldi	r22, 0xA4	; 164
    619e:	70 e7       	ldi	r23, 0x70	; 112
    61a0:	8d e9       	ldi	r24, 0x9D	; 157
    61a2:	94 e4       	ldi	r25, 0x44	; 68
    61a4:	0e 94 71 47 	call	0x8ee2	; 0x8ee2 <__divsf3>

	return (1.23 * 1024.0 / (float)adValue);
}
    61a8:	08 95       	ret

000061aa <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    61aa:	e1 e7       	ldi	r30, 0x71	; 113
    61ac:	f0 e0       	ldi	r31, 0x00	; 0
    61ae:	80 81       	ld	r24, Z
    61b0:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    61b2:	81 e0       	ldi	r24, 0x01	; 1
    61b4:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    61b8:	84 e0       	ldi	r24, 0x04	; 4
    61ba:	80 93 74 00 	sts	0x0074, r24
}
    61be:	08 95       	ret

000061c0 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    61c0:	80 91 74 00 	lds	r24, 0x0074
    61c4:	87 ff       	sbrs	r24, 7
    61c6:	fc cf       	rjmp	.-8      	; 0x61c0 <i2c_waitForInterruptFlag>
}
    61c8:	08 95       	ret

000061ca <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    61ca:	e4 e7       	ldi	r30, 0x74	; 116
    61cc:	f0 e0       	ldi	r31, 0x00	; 0
    61ce:	80 81       	ld	r24, Z
    61d0:	80 68       	ori	r24, 0x80	; 128
    61d2:	80 83       	st	Z, r24
}
    61d4:	08 95       	ret

000061d6 <i2c_start>:



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    61d6:	80 91 74 00 	lds	r24, 0x0074
    61da:	80 62       	ori	r24, 0x20	; 32
    61dc:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    61e0:	80 91 74 00 	lds	r24, 0x0074
    61e4:	80 68       	ori	r24, 0x80	; 128
    61e6:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    61ea:	80 91 74 00 	lds	r24, 0x0074
    61ee:	87 ff       	sbrs	r24, 7
    61f0:	fc cf       	rjmp	.-8      	; 0x61ea <i2c_start+0x14>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    61f2:	80 91 74 00 	lds	r24, 0x0074
    61f6:	8f 7d       	andi	r24, 0xDF	; 223
    61f8:	80 93 74 00 	sts	0x0074, r24
}
    61fc:	08 95       	ret

000061fe <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    61fe:	80 91 74 00 	lds	r24, 0x0074
    6202:	80 61       	ori	r24, 0x10	; 16
    6204:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6208:	80 91 74 00 	lds	r24, 0x0074
    620c:	80 68       	ori	r24, 0x80	; 128
    620e:	80 93 74 00 	sts	0x0074, r24

void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
	i2c_actionStart();				// Send STOP
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    6212:	80 91 74 00 	lds	r24, 0x0074
    6216:	84 fd       	sbrc	r24, 4
    6218:	fc cf       	rjmp	.-8      	; 0x6212 <i2c_stop+0x14>
}
    621a:	08 95       	ret

0000621c <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    621c:	80 93 73 00 	sts	0x0073, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6220:	80 91 74 00 	lds	r24, 0x0074
    6224:	80 68       	ori	r24, 0x80	; 128
    6226:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    622a:	80 91 74 00 	lds	r24, 0x0074
    622e:	87 ff       	sbrs	r24, 7
    6230:	fc cf       	rjmp	.-8      	; 0x622a <i2c_send+0xe>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    6232:	80 91 71 00 	lds	r24, 0x0071
    6236:	88 7f       	andi	r24, 0xF8	; 248
    6238:	88 32       	cpi	r24, 0x28	; 40
    623a:	11 f4       	brne	.+4      	; 0x6240 <i2c_send+0x24>
    623c:	90 e0       	ldi	r25, 0x00	; 0
    623e:	07 c0       	rjmp	.+14     	; 0x624e <i2c_send+0x32>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    6240:	80 91 71 00 	lds	r24, 0x0071
    6244:	90 e0       	ldi	r25, 0x00	; 0
    6246:	88 7f       	andi	r24, 0xF8	; 248
    6248:	88 31       	cpi	r24, 0x18	; 24
    624a:	09 f0       	breq	.+2      	; 0x624e <i2c_send+0x32>
    624c:	91 e0       	ldi	r25, 0x01	; 1
	else return 1;
}
    624e:	89 2f       	mov	r24, r25
    6250:	08 95       	ret

00006252 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    6252:	89 2b       	or	r24, r25
    6254:	21 f0       	breq	.+8      	; 0x625e <i2c_receive+0xc>
    6256:	80 91 74 00 	lds	r24, 0x0074
    625a:	80 64       	ori	r24, 0x40	; 64
    625c:	03 c0       	rjmp	.+6      	; 0x6264 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    625e:	80 91 74 00 	lds	r24, 0x0074
    6262:	8f 7b       	andi	r24, 0xBF	; 191
    6264:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6268:	80 91 74 00 	lds	r24, 0x0074
    626c:	80 68       	ori	r24, 0x80	; 128
    626e:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    6272:	80 91 74 00 	lds	r24, 0x0074
    6276:	87 ff       	sbrs	r24, 7
    6278:	fc cf       	rjmp	.-8      	; 0x6272 <i2c_receive+0x20>
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
	else 		TWCR &= ~(1 << TWEA);	// no ACK
	i2c_actionStart();					// Start receiving
	i2c_waitForInterruptFlag();		// Wait until byte is received
	return TWDR;
    627a:	80 91 73 00 	lds	r24, 0x0073
}
    627e:	08 95       	ret

00006280 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    6280:	1f 93       	push	r17
    6282:	18 2f       	mov	r17, r24
	i2c_start();
    6284:	0e 94 eb 30 	call	0x61d6	; 0x61d6 <i2c_start>
	i2c_send((address << 1) | 0x01);
    6288:	11 0f       	add	r17, r17
    628a:	81 2f       	mov	r24, r17
    628c:	81 60       	ori	r24, 0x01	; 1
    628e:	0e 94 0e 31 	call	0x621c	; 0x621c <i2c_send>
}
    6292:	1f 91       	pop	r17
    6294:	08 95       	ret

00006296 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    6296:	1f 93       	push	r17
    6298:	18 2f       	mov	r17, r24
	i2c_start();
    629a:	0e 94 eb 30 	call	0x61d6	; 0x61d6 <i2c_start>
	i2c_send(address << 1);
    629e:	81 2f       	mov	r24, r17
    62a0:	88 0f       	add	r24, r24
    62a2:	0e 94 0e 31 	call	0x621c	; 0x621c <i2c_send>
}
    62a6:	1f 91       	pop	r17
    62a8:	08 95       	ret

000062aa <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    62aa:	0e 94 9f 30 	call	0x613e	; 0x613e <adc_init>
	mda100_initDone = 1;
    62ae:	81 e0       	ldi	r24, 0x01	; 1
    62b0:	80 93 74 03 	sts	0x0374, r24
}
    62b4:	08 95       	ret

000062b6 <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    62b6:	1f 93       	push	r17
    62b8:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    62ba:	80 91 74 03 	lds	r24, 0x0374
    62be:	88 23       	and	r24, r24
    62c0:	11 f4       	brne	.+4      	; 0x62c6 <mda100_TemperatureSensor_Power+0x10>
    62c2:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_init>
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    62c6:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    62c8:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    62ca:	11 30       	cpi	r17, 0x01	; 1
    62cc:	19 f4       	brne	.+6      	; 0x62d4 <mda100_TemperatureSensor_Power+0x1e>
	{
		PORTC |= (1 << 0);
    62ce:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    62d0:	a0 9a       	sbi	0x14, 0	; 20
    62d2:	02 c0       	rjmp	.+4      	; 0x62d8 <mda100_TemperatureSensor_Power+0x22>
	}
	else
	{
		PORTC &= ~(1 << 0);
    62d4:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    62d6:	a0 98       	cbi	0x14, 0	; 20
	}
}
    62d8:	1f 91       	pop	r17
    62da:	08 95       	ret

000062dc <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    62dc:	80 91 74 03 	lds	r24, 0x0374
    62e0:	88 23       	and	r24, r24
    62e2:	11 f4       	brne	.+4      	; 0x62e8 <mda100_TemperatureSensor_GetCounts+0xc>
    62e4:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    62e8:	81 e0       	ldi	r24, 0x01	; 1
    62ea:	0e 94 5b 31 	call	0x62b6	; 0x62b6 <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    62ee:	81 e0       	ldi	r24, 0x01	; 1
    62f0:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    62f4:	08 95       	ret

000062f6 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    62f6:	af 92       	push	r10
    62f8:	bf 92       	push	r11
    62fa:	cf 92       	push	r12
    62fc:	df 92       	push	r13
    62fe:	ef 92       	push	r14
    6300:	ff 92       	push	r15
    6302:	0f 93       	push	r16
    6304:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    6306:	0e 94 6e 31 	call	0x62dc	; 0x62dc <mda100_TemperatureSensor_GetCounts>
    630a:	a0 e0       	ldi	r26, 0x00	; 0
    630c:	b0 e0       	ldi	r27, 0x00	; 0
    630e:	bc 01       	movw	r22, r24
    6310:	cd 01       	movw	r24, r26
    6312:	0e 94 05 48 	call	0x900a	; 0x900a <__floatunsisf>
    6316:	7b 01       	movw	r14, r22
    6318:	8c 01       	movw	r16, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    631a:	60 e0       	ldi	r22, 0x00	; 0
    631c:	70 ec       	ldi	r23, 0xC0	; 192
    631e:	8f e7       	ldi	r24, 0x7F	; 127
    6320:	94 e4       	ldi	r25, 0x44	; 68
    6322:	a8 01       	movw	r20, r16
    6324:	97 01       	movw	r18, r14
    6326:	0e 94 0c 47 	call	0x8e18	; 0x8e18 <__subsf3>
    632a:	20 e0       	ldi	r18, 0x00	; 0
    632c:	30 e4       	ldi	r19, 0x40	; 64
    632e:	4c e1       	ldi	r20, 0x1C	; 28
    6330:	56 e4       	ldi	r21, 0x46	; 70
    6332:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    6336:	a8 01       	movw	r20, r16
    6338:	97 01       	movw	r18, r14
    633a:	0e 94 71 47 	call	0x8ee2	; 0x8ee2 <__divsf3>
    633e:	0e 94 9c 48 	call	0x9138	; 0x9138 <log>
    6342:	5b 01       	movw	r10, r22
    6344:	6c 01       	movw	r12, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    6346:	20 e0       	ldi	r18, 0x00	; 0
    6348:	30 e0       	ldi	r19, 0x00	; 0
    634a:	40 e4       	ldi	r20, 0x40	; 64
    634c:	50 e4       	ldi	r21, 0x40	; 64
    634e:	0e 94 3f 49 	call	0x927e	; 0x927e <pow>
    6352:	7b 01       	movw	r14, r22
    6354:	8c 01       	movw	r16, r24
    6356:	c6 01       	movw	r24, r12
    6358:	b5 01       	movw	r22, r10
    635a:	29 e7       	ldi	r18, 0x79	; 121
    635c:	33 ee       	ldi	r19, 0xE3	; 227
    635e:	4d e7       	ldi	r20, 0x7D	; 125
    6360:	59 e3       	ldi	r21, 0x39	; 57
    6362:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    6366:	28 ec       	ldi	r18, 0xC8	; 200
    6368:	32 e6       	ldi	r19, 0x62	; 98
    636a:	44 e8       	ldi	r20, 0x84	; 132
    636c:	5a e3       	ldi	r21, 0x3A	; 58
    636e:	0e 94 0d 47 	call	0x8e1a	; 0x8e1a <__addsf3>
    6372:	5b 01       	movw	r10, r22
    6374:	6c 01       	movw	r12, r24
    6376:	c8 01       	movw	r24, r16
    6378:	b7 01       	movw	r22, r14
    637a:	2d e2       	ldi	r18, 0x2D	; 45
    637c:	34 ec       	ldi	r19, 0xC4	; 196
    637e:	4c e1       	ldi	r20, 0x1C	; 28
    6380:	54 e3       	ldi	r21, 0x34	; 52
    6382:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    6386:	9b 01       	movw	r18, r22
    6388:	ac 01       	movw	r20, r24
    638a:	c6 01       	movw	r24, r12
    638c:	b5 01       	movw	r22, r10
    638e:	0e 94 0d 47 	call	0x8e1a	; 0x8e1a <__addsf3>
    6392:	9b 01       	movw	r18, r22
    6394:	ac 01       	movw	r20, r24
    6396:	60 e0       	ldi	r22, 0x00	; 0
    6398:	70 e0       	ldi	r23, 0x00	; 0
    639a:	80 e8       	ldi	r24, 0x80	; 128
    639c:	9f e3       	ldi	r25, 0x3F	; 63
    639e:	0e 94 71 47 	call	0x8ee2	; 0x8ee2 <__divsf3>
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
}
    63a2:	1f 91       	pop	r17
    63a4:	0f 91       	pop	r16
    63a6:	ff 90       	pop	r15
    63a8:	ef 90       	pop	r14
    63aa:	df 90       	pop	r13
    63ac:	cf 90       	pop	r12
    63ae:	bf 90       	pop	r11
    63b0:	af 90       	pop	r10
    63b2:	08 95       	ret

000063b4 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    63b4:	0e 94 7b 31 	call	0x62f6	; 0x62f6 <mda100_TemperatureSensor_GetKelvin>
    63b8:	23 e3       	ldi	r18, 0x33	; 51
    63ba:	33 e9       	ldi	r19, 0x93	; 147
    63bc:	48 e8       	ldi	r20, 0x88	; 136
    63be:	53 e4       	ldi	r21, 0x43	; 67
    63c0:	0e 94 0c 47 	call	0x8e18	; 0x8e18 <__subsf3>
}
    63c4:	08 95       	ret

000063c6 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    63c6:	1f 93       	push	r17
    63c8:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    63ca:	80 91 74 03 	lds	r24, 0x0374
    63ce:	88 23       	and	r24, r24
    63d0:	11 f4       	brne	.+4      	; 0x63d6 <mda100_LightSensor_Power+0x10>
    63d2:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_init>
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    63d6:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    63d8:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    63da:	11 30       	cpi	r17, 0x01	; 1
    63dc:	19 f4       	brne	.+6      	; 0x63e4 <mda100_LightSensor_Power+0x1e>
	{
		PORTE |= (1 << 5);
    63de:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    63e0:	15 9a       	sbi	0x02, 5	; 2
    63e2:	02 c0       	rjmp	.+4      	; 0x63e8 <mda100_LightSensor_Power+0x22>
	}
	else
	{
		PORTE &= ~(1 << 5);
    63e4:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    63e6:	15 98       	cbi	0x02, 5	; 2
	}
}
    63e8:	1f 91       	pop	r17
    63ea:	08 95       	ret

000063ec <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    63ec:	80 91 74 03 	lds	r24, 0x0374
    63f0:	88 23       	and	r24, r24
    63f2:	11 f4       	brne	.+4      	; 0x63f8 <mda100_LightSensor_GetCounts+0xc>
    63f4:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    63f8:	81 e0       	ldi	r24, 0x01	; 1
    63fa:	0e 94 e3 31 	call	0x63c6	; 0x63c6 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    63fe:	81 e0       	ldi	r24, 0x01	; 1
    6400:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    6404:	08 95       	ret

00006406 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    6406:	80 91 74 03 	lds	r24, 0x0374
    640a:	88 23       	and	r24, r24
    640c:	11 f4       	brne	.+4      	; 0x6412 <mda100_Powersave+0xc>
    640e:	0e 94 55 31 	call	0x62aa	; 0x62aa <mda100_init>
	adc_Powersave();
    6412:	0e 94 b5 30 	call	0x616a	; 0x616a <adc_Powersave>
}
    6416:	08 95       	ret

00006418 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    6418:	0e 94 9f 30 	call	0x613e	; 0x613e <adc_init>
	ad5242_init();
    641c:	0e 94 9c 30 	call	0x6138	; 0x6138 <ad5242_init>
	mts310cb_initDone = 1;
    6420:	81 e0       	ldi	r24, 0x01	; 1
    6422:	80 93 75 03 	sts	0x0375, r24
}
    6426:	08 95       	ret

00006428 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    6428:	80 91 75 03 	lds	r24, 0x0375
    642c:	88 23       	and	r24, r24
    642e:	11 f4       	brne	.+4      	; 0x6434 <mts310cb_Magnetometer_y_GetCounts+0xc>
    6430:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	return adc_GetChannel(6);
    6434:	86 e0       	ldi	r24, 0x06	; 6
    6436:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    643a:	08 95       	ret

0000643c <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    643c:	80 91 75 03 	lds	r24, 0x0375
    6440:	88 23       	and	r24, r24
    6442:	11 f4       	brne	.+4      	; 0x6448 <mts310cb_Magnetometer_x_GetCounts+0xc>
    6444:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	return adc_GetChannel(5);
    6448:	85 e0       	ldi	r24, 0x05	; 5
    644a:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    644e:	08 95       	ret

00006450 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    6450:	80 91 75 03 	lds	r24, 0x0375
    6454:	88 23       	and	r24, r24
    6456:	11 f4       	brne	.+4      	; 0x645c <mts310cb_Accelerometer_y_GetCounts+0xc>
    6458:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	return adc_GetChannel(4);
    645c:	84 e0       	ldi	r24, 0x04	; 4
    645e:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    6462:	08 95       	ret

00006464 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    6464:	80 91 75 03 	lds	r24, 0x0375
    6468:	88 23       	and	r24, r24
    646a:	11 f4       	brne	.+4      	; 0x6470 <mts310cb_Accelerometer_x_GetCounts+0xc>
    646c:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	return adc_GetChannel(3);
    6470:	83 e0       	ldi	r24, 0x03	; 3
    6472:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    6476:	08 95       	ret

00006478 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    6478:	80 91 75 03 	lds	r24, 0x0375
    647c:	88 23       	and	r24, r24
    647e:	11 f4       	brne	.+4      	; 0x6484 <mts310cb_Microphone_GetCounts+0xc>
    6480:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	return adc_GetChannel(2);
    6484:	82 e0       	ldi	r24, 0x02	; 2
    6486:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    648a:	08 95       	ret

0000648c <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    648c:	1f 93       	push	r17
    648e:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6490:	80 91 75 03 	lds	r24, 0x0375
    6494:	88 23       	and	r24, r24
    6496:	11 f4       	brne	.+4      	; 0x649c <mts310cb_Microphone_SetMode+0x10>
    6498:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    649c:	11 23       	and	r17, r17
    649e:	11 f4       	brne	.+4      	; 0x64a4 <mts310cb_Microphone_SetMode+0x18>
    64a0:	ae 9a       	sbi	0x15, 6	; 21
    64a2:	03 c0       	rjmp	.+6      	; 0x64aa <mts310cb_Microphone_SetMode+0x1e>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    64a4:	11 30       	cpi	r17, 0x01	; 1
    64a6:	09 f4       	brne	.+2      	; 0x64aa <mts310cb_Microphone_SetMode+0x1e>
    64a8:	ae 98       	cbi	0x15, 6	; 21
}
    64aa:	1f 91       	pop	r17
    64ac:	08 95       	ret

000064ae <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    64ae:	1f 93       	push	r17
    64b0:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64b2:	80 91 75 03 	lds	r24, 0x0375
    64b6:	88 23       	and	r24, r24
    64b8:	11 f4       	brne	.+4      	; 0x64be <mts310cb_Microphone_SetGain+0x10>
    64ba:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    64be:	81 e0       	ldi	r24, 0x01	; 1
    64c0:	61 e0       	ldi	r22, 0x01	; 1
    64c2:	41 2f       	mov	r20, r17
    64c4:	0e 94 85 30 	call	0x610a	; 0x610a <ad5242_set>
}
    64c8:	1f 91       	pop	r17
    64ca:	08 95       	ret

000064cc <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    64cc:	1f 93       	push	r17
    64ce:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64d0:	80 91 75 03 	lds	r24, 0x0375
    64d4:	88 23       	and	r24, r24
    64d6:	11 f4       	brne	.+4      	; 0x64dc <mts310cb_Magnetometer_y_SetOffset+0x10>
    64d8:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    64dc:	80 e0       	ldi	r24, 0x00	; 0
    64de:	62 e0       	ldi	r22, 0x02	; 2
    64e0:	41 2f       	mov	r20, r17
    64e2:	0e 94 85 30 	call	0x610a	; 0x610a <ad5242_set>
}
    64e6:	1f 91       	pop	r17
    64e8:	08 95       	ret

000064ea <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    64ea:	1f 93       	push	r17
    64ec:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64ee:	80 91 75 03 	lds	r24, 0x0375
    64f2:	88 23       	and	r24, r24
    64f4:	11 f4       	brne	.+4      	; 0x64fa <mts310cb_Magnetometer_x_SetOffset+0x10>
    64f6:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    64fa:	80 e0       	ldi	r24, 0x00	; 0
    64fc:	61 e0       	ldi	r22, 0x01	; 1
    64fe:	41 2f       	mov	r20, r17
    6500:	0e 94 85 30 	call	0x610a	; 0x610a <ad5242_set>
}
    6504:	1f 91       	pop	r17
    6506:	08 95       	ret

00006508 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    6508:	1f 93       	push	r17
    650a:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    650c:	80 91 75 03 	lds	r24, 0x0375
    6510:	88 23       	and	r24, r24
    6512:	11 f4       	brne	.+4      	; 0x6518 <mts310cb_Microphone_Power+0x10>
    6514:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    6518:	11 30       	cpi	r17, 0x01	; 1
    651a:	11 f4       	brne	.+4      	; 0x6520 <mts310cb_Microphone_Power+0x18>
    651c:	ab 9a       	sbi	0x15, 3	; 21
    651e:	01 c0       	rjmp	.+2      	; 0x6522 <mts310cb_Microphone_Power+0x1a>
	else									PORTC &= ~(1 << 3);
    6520:	ab 98       	cbi	0x15, 3	; 21
}
    6522:	1f 91       	pop	r17
    6524:	08 95       	ret

00006526 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    6526:	1f 93       	push	r17
    6528:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    652a:	80 91 75 03 	lds	r24, 0x0375
    652e:	88 23       	and	r24, r24
    6530:	11 f4       	brne	.+4      	; 0x6536 <mts310cb_Sounder_Power+0x10>
    6532:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    6536:	11 30       	cpi	r17, 0x01	; 1
    6538:	11 f4       	brne	.+4      	; 0x653e <mts310cb_Sounder_Power+0x18>
    653a:	aa 9a       	sbi	0x15, 2	; 21
    653c:	01 c0       	rjmp	.+2      	; 0x6540 <mts310cb_Sounder_Power+0x1a>
	else									PORTC &= ~(1 << 2);
    653e:	aa 98       	cbi	0x15, 2	; 21
}
    6540:	1f 91       	pop	r17
    6542:	08 95       	ret

00006544 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    6544:	1f 93       	push	r17
    6546:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6548:	80 91 75 03 	lds	r24, 0x0375
    654c:	88 23       	and	r24, r24
    654e:	11 f4       	brne	.+4      	; 0x6554 <mts310cb_TemperatureSensor_Power+0x10>
    6550:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    6554:	80 e0       	ldi	r24, 0x00	; 0
    6556:	0e 94 b6 32 	call	0x656c	; 0x656c <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    655a:	11 30       	cpi	r17, 0x01	; 1
    655c:	19 f4       	brne	.+6      	; 0x6564 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    655e:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6560:	a0 9a       	sbi	0x14, 0	; 20
    6562:	02 c0       	rjmp	.+4      	; 0x6568 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    6564:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    6566:	a0 98       	cbi	0x14, 0	; 20
	}
}
    6568:	1f 91       	pop	r17
    656a:	08 95       	ret

0000656c <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    656c:	1f 93       	push	r17
    656e:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6570:	80 91 75 03 	lds	r24, 0x0375
    6574:	88 23       	and	r24, r24
    6576:	11 f4       	brne	.+4      	; 0x657c <mts310cb_LightSensor_Power+0x10>
    6578:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    657c:	80 e0       	ldi	r24, 0x00	; 0
    657e:	0e 94 a2 32 	call	0x6544	; 0x6544 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    6582:	11 30       	cpi	r17, 0x01	; 1
    6584:	19 f4       	brne	.+6      	; 0x658c <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    6586:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6588:	15 9a       	sbi	0x02, 5	; 2
    658a:	02 c0       	rjmp	.+4      	; 0x6590 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    658c:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    658e:	15 98       	cbi	0x02, 5	; 2
	}
}
    6590:	1f 91       	pop	r17
    6592:	08 95       	ret

00006594 <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6594:	80 91 75 03 	lds	r24, 0x0375
    6598:	88 23       	and	r24, r24
    659a:	11 f4       	brne	.+4      	; 0x65a0 <mts310cb_LightSensor_GetCounts+0xc>
    659c:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    65a0:	81 e0       	ldi	r24, 0x01	; 1
    65a2:	0e 94 b6 32 	call	0x656c	; 0x656c <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    65a6:	81 e0       	ldi	r24, 0x01	; 1
    65a8:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    65ac:	08 95       	ret

000065ae <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    65ae:	80 91 75 03 	lds	r24, 0x0375
    65b2:	88 23       	and	r24, r24
    65b4:	11 f4       	brne	.+4      	; 0x65ba <mts310cb_TemperatureSensor_GetCounts+0xc>
    65b6:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    65ba:	81 e0       	ldi	r24, 0x01	; 1
    65bc:	0e 94 a2 32 	call	0x6544	; 0x6544 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    65c0:	81 e0       	ldi	r24, 0x01	; 1
    65c2:	0e 94 b7 30 	call	0x616e	; 0x616e <adc_GetChannel>
}
    65c6:	08 95       	ret

000065c8 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    65c8:	1f 93       	push	r17
    65ca:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    65cc:	80 91 75 03 	lds	r24, 0x0375
    65d0:	88 23       	and	r24, r24
    65d2:	11 f4       	brne	.+4      	; 0x65d8 <mts310cb_Magnetometer_Power+0x10>
    65d4:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    65d8:	11 30       	cpi	r17, 0x01	; 1
    65da:	11 f4       	brne	.+4      	; 0x65e0 <mts310cb_Magnetometer_Power+0x18>
    65dc:	ad 9a       	sbi	0x15, 5	; 21
    65de:	01 c0       	rjmp	.+2      	; 0x65e2 <mts310cb_Magnetometer_Power+0x1a>
	else									PORTC &= ~(1 << 5);
    65e0:	ad 98       	cbi	0x15, 5	; 21
}
    65e2:	1f 91       	pop	r17
    65e4:	08 95       	ret

000065e6 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    65e6:	1f 93       	push	r17
    65e8:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    65ea:	80 91 75 03 	lds	r24, 0x0375
    65ee:	88 23       	and	r24, r24
    65f0:	11 f4       	brne	.+4      	; 0x65f6 <mts310cb_Accelerometer_Power+0x10>
    65f2:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    65f6:	11 30       	cpi	r17, 0x01	; 1
    65f8:	11 f4       	brne	.+4      	; 0x65fe <mts310cb_Accelerometer_Power+0x18>
    65fa:	ac 9a       	sbi	0x15, 4	; 21
    65fc:	01 c0       	rjmp	.+2      	; 0x6600 <mts310cb_Accelerometer_Power+0x1a>
	else									PORTC &= ~(1 << 4);
    65fe:	ac 98       	cbi	0x15, 4	; 21
}
    6600:	1f 91       	pop	r17
    6602:	08 95       	ret

00006604 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    6604:	80 91 75 03 	lds	r24, 0x0375
    6608:	88 23       	and	r24, r24
    660a:	11 f4       	brne	.+4      	; 0x6610 <mts310cb_Powersave+0xc>
    660c:	0e 94 0c 32 	call	0x6418	; 0x6418 <mts310cb_init>
	adc_Powersave();
    6610:	0e 94 b5 30 	call	0x616a	; 0x616a <adc_Powersave>
}
    6614:	08 95       	ret

00006616 <Maxim_1Wire_ResetPulse>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    6616:	89 e9       	ldi	r24, 0x99	; 153
    6618:	93 e0       	ldi	r25, 0x03	; 3
    661a:	fc 01       	movw	r30, r24
    661c:	31 97       	sbiw	r30, 0x01	; 1
    661e:	f1 f7       	brne	.-4      	; 0x661c <Maxim_1Wire_ResetPulse+0x6>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    6620:	dc 98       	cbi	0x1b, 4	; 27
    6622:	d4 9a       	sbi	0x1a, 4	; 26
    6624:	01 97       	sbiw	r24, 0x01	; 1
    6626:	f1 f7       	brne	.-4      	; 0x6624 <Maxim_1Wire_ResetPulse+0xe>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    6628:	d4 98       	cbi	0x1a, 4	; 26
    662a:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    662c:	cc 9b       	sbis	0x19, 4	; 25
    662e:	fe cf       	rjmp	.-4      	; 0x662c <Maxim_1Wire_ResetPulse+0x16>
    6630:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    6632:	21 e3       	ldi	r18, 0x31	; 49
    6634:	08 c0       	rjmp	.+16     	; 0x6646 <Maxim_1Wire_ResetPulse+0x30>
    6636:	82 2f       	mov	r24, r18
    6638:	8a 95       	dec	r24
    663a:	f1 f7       	brne	.-4      	; 0x6638 <Maxim_1Wire_ResetPulse+0x22>

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    663c:	9f 5f       	subi	r25, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    663e:	9f 31       	cpi	r25, 0x1F	; 31
    6640:	11 f4       	brne	.+4      	; 0x6646 <Maxim_1Wire_ResetPulse+0x30>
    6642:	8f ef       	ldi	r24, 0xFF	; 255
    6644:	08 95       	ret

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    6646:	cc 99       	sbic	0x19, 4	; 25
    6648:	f6 cf       	rjmp	.-20     	; 0x6636 <Maxim_1Wire_ResetPulse+0x20>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    664a:	89 e9       	ldi	r24, 0x99	; 153
    664c:	93 e0       	ldi	r25, 0x03	; 3
    664e:	01 97       	sbiw	r24, 0x01	; 1
    6650:	f1 f7       	brne	.-4      	; 0x664e <Maxim_1Wire_ResetPulse+0x38>
    6652:	80 e0       	ldi	r24, 0x00	; 0

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    6654:	08 95       	ret

00006656 <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    6656:	88 23       	and	r24, r24
    6658:	49 f4       	brne	.+18     	; 0x666c <Maxim_1Wire_WriteBit+0x16>
   {
      DataPin_DriveLow;
    665a:	dc 98       	cbi	0x1b, 4	; 27
    665c:	d4 9a       	sbi	0x1a, 4	; 26
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    665e:	84 ec       	ldi	r24, 0xC4	; 196
    6660:	8a 95       	dec	r24
    6662:	f1 f7       	brne	.-4      	; 0x6660 <Maxim_1Wire_WriteBit+0xa>
      _delay_us(80);    //80
      DataPin_PullUp;
    6664:	d4 98       	cbi	0x1a, 4	; 26
    6666:	dc 9a       	sbi	0x1b, 4	; 27
    6668:	81 e3       	ldi	r24, 0x31	; 49
    666a:	08 c0       	rjmp	.+16     	; 0x667c <Maxim_1Wire_WriteBit+0x26>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    666c:	dc 98       	cbi	0x1b, 4	; 27
    666e:	d4 9a       	sbi	0x1a, 4	; 26
    6670:	88 e1       	ldi	r24, 0x18	; 24
    6672:	8a 95       	dec	r24
    6674:	f1 f7       	brne	.-4      	; 0x6672 <Maxim_1Wire_WriteBit+0x1c>
      _delay_us(10);    //10
      DataPin_PullUp;
    6676:	d4 98       	cbi	0x1a, 4	; 26
    6678:	dc 9a       	sbi	0x1b, 4	; 27
    667a:	8d ed       	ldi	r24, 0xDD	; 221
    667c:	8a 95       	dec	r24
    667e:	f1 f7       	brne	.-4      	; 0x667c <Maxim_1Wire_WriteBit+0x26>
    6680:	08 95       	ret

00006682 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    6682:	dc 98       	cbi	0x1b, 4	; 27
    6684:	d4 9a       	sbi	0x1a, 4	; 26
    6686:	82 e0       	ldi	r24, 0x02	; 2
    6688:	8a 95       	dec	r24
    668a:	f1 f7       	brne	.-4      	; 0x6688 <Maxim_1Wire_ReadBit+0x6>
   _delay_us(1);    //1
   DataPin_PullUp;
    668c:	d4 98       	cbi	0x1a, 4	; 26
    668e:	dc 9a       	sbi	0x1b, 4	; 27
    6690:	86 e1       	ldi	r24, 0x16	; 22
    6692:	8a 95       	dec	r24
    6694:	f1 f7       	brne	.-4      	; 0x6692 <Maxim_1Wire_ReadBit+0x10>
   _delay_us(9);   //9
   bit = DataPin_State;
    6696:	89 b3       	in	r24, 0x19	; 25
    6698:	94 ec       	ldi	r25, 0xC4	; 196
    669a:	9a 95       	dec	r25
    669c:	f1 f7       	brne	.-4      	; 0x669a <Maxim_1Wire_ReadBit+0x18>
    669e:	90 e0       	ldi	r25, 0x00	; 0
    66a0:	80 71       	andi	r24, 0x10	; 16
    66a2:	90 70       	andi	r25, 0x00	; 0
    66a4:	24 e0       	ldi	r18, 0x04	; 4
    66a6:	95 95       	asr	r25
    66a8:	87 95       	ror	r24
    66aa:	2a 95       	dec	r18
    66ac:	e1 f7       	brne	.-8      	; 0x66a6 <Maxim_1Wire_ReadBit+0x24>
   _delay_us(80);   //80

   return bit;
}
    66ae:	08 95       	ret

000066b0 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    66b0:	ff 92       	push	r15
    66b2:	0f 93       	push	r16
    66b4:	1f 93       	push	r17
    66b6:	cf 93       	push	r28
    66b8:	df 93       	push	r29
    66ba:	f8 2e       	mov	r15, r24
    66bc:	c0 e0       	ldi	r28, 0x00	; 0
    66be:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    66c0:	01 e0       	ldi	r16, 0x01	; 1
    66c2:	10 e0       	ldi	r17, 0x00	; 0
    66c4:	c8 01       	movw	r24, r16
    66c6:	0c 2e       	mov	r0, r28
    66c8:	02 c0       	rjmp	.+4      	; 0x66ce <Maxim_1Wire_WriteByte+0x1e>
    66ca:	88 0f       	add	r24, r24
    66cc:	99 1f       	adc	r25, r25
    66ce:	0a 94       	dec	r0
    66d0:	e2 f7       	brpl	.-8      	; 0x66ca <Maxim_1Wire_WriteByte+0x1a>
    66d2:	8f 21       	and	r24, r15
    66d4:	0e 94 2b 33 	call	0x6656	; 0x6656 <Maxim_1Wire_WriteBit>
    66d8:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    66da:	c8 30       	cpi	r28, 0x08	; 8
    66dc:	d1 05       	cpc	r29, r1
    66de:	91 f7       	brne	.-28     	; 0x66c4 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    66e0:	df 91       	pop	r29
    66e2:	cf 91       	pop	r28
    66e4:	1f 91       	pop	r17
    66e6:	0f 91       	pop	r16
    66e8:	ff 90       	pop	r15
    66ea:	08 95       	ret

000066ec <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    66ec:	1f 93       	push	r17
    66ee:	cf 93       	push	r28
    66f0:	df 93       	push	r29
    66f2:	10 e0       	ldi	r17, 0x00	; 0
    66f4:	c0 e0       	ldi	r28, 0x00	; 0
    66f6:	d0 e0       	ldi	r29, 0x00	; 0
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    66f8:	0e 94 41 33 	call	0x6682	; 0x6682 <Maxim_1Wire_ReadBit>
    66fc:	90 e0       	ldi	r25, 0x00	; 0
    66fe:	0c 2e       	mov	r0, r28
    6700:	02 c0       	rjmp	.+4      	; 0x6706 <Maxim_1Wire_ReadByte+0x1a>
    6702:	88 0f       	add	r24, r24
    6704:	99 1f       	adc	r25, r25
    6706:	0a 94       	dec	r0
    6708:	e2 f7       	brpl	.-8      	; 0x6702 <Maxim_1Wire_ReadByte+0x16>
    670a:	18 2b       	or	r17, r24
    670c:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    670e:	c8 30       	cpi	r28, 0x08	; 8
    6710:	d1 05       	cpc	r29, r1
    6712:	91 f7       	brne	.-28     	; 0x66f8 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    6714:	81 2f       	mov	r24, r17
    6716:	df 91       	pop	r29
    6718:	cf 91       	pop	r28
    671a:	1f 91       	pop	r17
    671c:	08 95       	ret

0000671e <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    671e:	8f e0       	ldi	r24, 0x0F	; 15
    6720:	0e 94 58 33 	call	0x66b0	; 0x66b0 <Maxim_1Wire_WriteByte>
}
    6724:	08 95       	ret

00006726 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    6726:	80 b5       	in	r24, 0x20	; 32
    6728:	8b 7f       	andi	r24, 0xFB	; 251
    672a:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    672c:	d4 98       	cbi	0x1a, 4	; 26
    672e:	dc 9a       	sbi	0x1b, 4	; 27
    6730:	85 ef       	ldi	r24, 0xF5	; 245
    6732:	8a 95       	dec	r24
    6734:	f1 f7       	brne	.-4      	; 0x6732 <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    6736:	08 95       	ret

00006738 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    6738:	ef 92       	push	r14
    673a:	ff 92       	push	r15
    673c:	0f 93       	push	r16
    673e:	1f 93       	push	r17
    6740:	df 93       	push	r29
    6742:	cf 93       	push	r28
    6744:	00 d0       	rcall	.+0      	; 0x6746 <DS2401_getSerialNumber+0xe>
    6746:	00 d0       	rcall	.+0      	; 0x6748 <DS2401_getSerialNumber+0x10>
    6748:	cd b7       	in	r28, 0x3d	; 61
    674a:	de b7       	in	r29, 0x3e	; 62
    674c:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    674e:	19 82       	std	Y+1, r1	; 0x01
    6750:	1a 82       	std	Y+2, r1	; 0x02
    6752:	1b 82       	std	Y+3, r1	; 0x03
    6754:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    6756:	0e 94 0b 33 	call	0x6616	; 0x6616 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    675a:	88 23       	and	r24, r24
    675c:	39 f0       	breq	.+14     	; 0x676c <DS2401_getSerialNumber+0x34>
    675e:	28 2f       	mov	r18, r24
    6760:	33 27       	eor	r19, r19
    6762:	27 fd       	sbrc	r18, 7
    6764:	30 95       	com	r19
    6766:	43 2f       	mov	r20, r19
    6768:	53 2f       	mov	r21, r19
    676a:	27 c0       	rjmp	.+78     	; 0x67ba <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    676c:	0e 94 8f 33 	call	0x671e	; 0x671e <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    6770:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    6774:	81 30       	cpi	r24, 0x01	; 1
    6776:	19 f0       	breq	.+6      	; 0x677e <DS2401_getSerialNumber+0x46>
    6778:	8e ef       	ldi	r24, 0xFE	; 254
    677a:	f7 01       	movw	r30, r14
    677c:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    677e:	8e 01       	movw	r16, r28
    6780:	0f 5f       	subi	r16, 0xFF	; 255
    6782:	1f 4f       	sbci	r17, 0xFF	; 255
    6784:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    6788:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    678a:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    678e:	f8 01       	movw	r30, r16
    6790:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    6792:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    6796:	f8 01       	movw	r30, r16
    6798:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    679a:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    679e:	f8 01       	movw	r30, r16
    67a0:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    67a2:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    67a6:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    67aa:	0e 94 76 33 	call	0x66ec	; 0x66ec <Maxim_1Wire_ReadByte>
    *valid = 0;
    67ae:	f7 01       	movw	r30, r14
    67b0:	10 82       	st	Z, r1
    return serialNumber;
    67b2:	29 81       	ldd	r18, Y+1	; 0x01
    67b4:	3a 81       	ldd	r19, Y+2	; 0x02
    67b6:	4b 81       	ldd	r20, Y+3	; 0x03
    67b8:	5c 81       	ldd	r21, Y+4	; 0x04
}
    67ba:	b9 01       	movw	r22, r18
    67bc:	ca 01       	movw	r24, r20
    67be:	0f 90       	pop	r0
    67c0:	0f 90       	pop	r0
    67c2:	0f 90       	pop	r0
    67c4:	0f 90       	pop	r0
    67c6:	cf 91       	pop	r28
    67c8:	df 91       	pop	r29
    67ca:	1f 91       	pop	r17
    67cc:	0f 91       	pop	r16
    67ce:	ff 90       	pop	r15
    67d0:	ef 90       	pop	r14
    67d2:	08 95       	ret

000067d4 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    67d4:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    67d6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    67d8:	87 ff       	sbrs	r24, 7
    67da:	02 c0       	rjmp	.+4      	; 0x67e0 <DOGM128_6_usart1_sendByte+0xc>
    67dc:	93 9a       	sbi	0x12, 3	; 18
    67de:	01 c0       	rjmp	.+2      	; 0x67e2 <DOGM128_6_usart1_sendByte+0xe>
    67e0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67e2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    67e4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    67e6:	86 ff       	sbrs	r24, 6
    67e8:	02 c0       	rjmp	.+4      	; 0x67ee <DOGM128_6_usart1_sendByte+0x1a>
    67ea:	93 9a       	sbi	0x12, 3	; 18
    67ec:	01 c0       	rjmp	.+2      	; 0x67f0 <DOGM128_6_usart1_sendByte+0x1c>
    67ee:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67f0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    67f2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    67f4:	85 ff       	sbrs	r24, 5
    67f6:	02 c0       	rjmp	.+4      	; 0x67fc <DOGM128_6_usart1_sendByte+0x28>
    67f8:	93 9a       	sbi	0x12, 3	; 18
    67fa:	01 c0       	rjmp	.+2      	; 0x67fe <DOGM128_6_usart1_sendByte+0x2a>
    67fc:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67fe:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6800:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    6802:	84 ff       	sbrs	r24, 4
    6804:	02 c0       	rjmp	.+4      	; 0x680a <DOGM128_6_usart1_sendByte+0x36>
    6806:	93 9a       	sbi	0x12, 3	; 18
    6808:	01 c0       	rjmp	.+2      	; 0x680c <DOGM128_6_usart1_sendByte+0x38>
    680a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    680c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    680e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    6810:	83 ff       	sbrs	r24, 3
    6812:	02 c0       	rjmp	.+4      	; 0x6818 <DOGM128_6_usart1_sendByte+0x44>
    6814:	93 9a       	sbi	0x12, 3	; 18
    6816:	01 c0       	rjmp	.+2      	; 0x681a <DOGM128_6_usart1_sendByte+0x46>
    6818:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    681a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    681c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    681e:	82 ff       	sbrs	r24, 2
    6820:	02 c0       	rjmp	.+4      	; 0x6826 <DOGM128_6_usart1_sendByte+0x52>
    6822:	93 9a       	sbi	0x12, 3	; 18
    6824:	01 c0       	rjmp	.+2      	; 0x6828 <DOGM128_6_usart1_sendByte+0x54>
    6826:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6828:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    682a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    682c:	81 ff       	sbrs	r24, 1
    682e:	02 c0       	rjmp	.+4      	; 0x6834 <DOGM128_6_usart1_sendByte+0x60>
    6830:	93 9a       	sbi	0x12, 3	; 18
    6832:	01 c0       	rjmp	.+2      	; 0x6836 <DOGM128_6_usart1_sendByte+0x62>
    6834:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6836:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6838:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    683a:	80 ff       	sbrs	r24, 0
    683c:	02 c0       	rjmp	.+4      	; 0x6842 <DOGM128_6_usart1_sendByte+0x6e>
    683e:	93 9a       	sbi	0x12, 3	; 18
    6840:	01 c0       	rjmp	.+2      	; 0x6844 <DOGM128_6_usart1_sendByte+0x70>
    6842:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6844:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    6846:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    6848:	aa 9a       	sbi	0x15, 2	; 21
}
    684a:	08 95       	ret

0000684c <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    684c:	df 93       	push	r29
    684e:	cf 93       	push	r28
    6850:	00 d0       	rcall	.+0      	; 0x6852 <DOGM128_6_clear_display+0x6>
    6852:	0f 92       	push	r0
    6854:	cd b7       	in	r28, 0x3d	; 61
    6856:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    6858:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    685a:	19 82       	std	Y+1, r1	; 0x01
    685c:	1f c0       	rjmp	.+62     	; 0x689c <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    685e:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    6860:	89 81       	ldd	r24, Y+1	; 0x01
    6862:	80 55       	subi	r24, 0x50	; 80
    6864:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6868:	80 e1       	ldi	r24, 0x10	; 16
    686a:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    686e:	80 e0       	ldi	r24, 0x00	; 0
    6870:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
    DisA0high;
    6874:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6876:	1b 82       	std	Y+3, r1	; 0x03
    6878:	1a 82       	std	Y+2, r1	; 0x02
    687a:	08 c0       	rjmp	.+16     	; 0x688c <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    687c:	80 e0       	ldi	r24, 0x00	; 0
    687e:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    6882:	8a 81       	ldd	r24, Y+2	; 0x02
    6884:	9b 81       	ldd	r25, Y+3	; 0x03
    6886:	01 96       	adiw	r24, 0x01	; 1
    6888:	9b 83       	std	Y+3, r25	; 0x03
    688a:	8a 83       	std	Y+2, r24	; 0x02
    688c:	8a 81       	ldd	r24, Y+2	; 0x02
    688e:	9b 81       	ldd	r25, Y+3	; 0x03
    6890:	80 38       	cpi	r24, 0x80	; 128
    6892:	91 05       	cpc	r25, r1
    6894:	9c f3       	brlt	.-26     	; 0x687c <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6896:	89 81       	ldd	r24, Y+1	; 0x01
    6898:	8f 5f       	subi	r24, 0xFF	; 255
    689a:	89 83       	std	Y+1, r24	; 0x01
    689c:	89 81       	ldd	r24, Y+1	; 0x01
    689e:	88 30       	cpi	r24, 0x08	; 8
    68a0:	f0 f2       	brcs	.-68     	; 0x685e <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    68a2:	0f 90       	pop	r0
    68a4:	0f 90       	pop	r0
    68a6:	0f 90       	pop	r0
    68a8:	cf 91       	pop	r28
    68aa:	df 91       	pop	r29
    68ac:	08 95       	ret

000068ae <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    68ae:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    68b0:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    68b2:	85 b3       	in	r24, 0x15	; 21
    68b4:	87 60       	ori	r24, 0x07	; 7
    68b6:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    68b8:	84 b3       	in	r24, 0x14	; 20
    68ba:	87 60       	ori	r24, 0x07	; 7
    68bc:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    68be:	81 b3       	in	r24, 0x11	; 17
    68c0:	88 62       	ori	r24, 0x28	; 40
    68c2:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    68c4:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    68c6:	88 e7       	ldi	r24, 0x78	; 120
    68c8:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    68ca:	84 b3       	in	r24, 0x14	; 20
    68cc:	87 78       	andi	r24, 0x87	; 135
    68ce:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    68d0:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    68d2:	a9 98       	cbi	0x15, 1	; 21
    68d4:	88 ee       	ldi	r24, 0xE8	; 232
    68d6:	93 e0       	ldi	r25, 0x03	; 3
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    68d8:	28 eb       	ldi	r18, 0xB8	; 184
    68da:	30 e0       	ldi	r19, 0x00	; 0
    68dc:	f9 01       	movw	r30, r18
    68de:	31 97       	sbiw	r30, 0x01	; 1
    68e0:	f1 f7       	brne	.-4      	; 0x68de <DOGM128_6_display_init+0x30>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    68e2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    68e4:	d9 f7       	brne	.-10     	; 0x68dc <DOGM128_6_display_init+0x2e>
  	_delay_ms(100);
  	DisRESEThigh;
    68e6:	a9 9a       	sbi	0x15, 1	; 21
    68e8:	88 ee       	ldi	r24, 0xE8	; 232
    68ea:	93 e0       	ldi	r25, 0x03	; 3
    68ec:	28 eb       	ldi	r18, 0xB8	; 184
    68ee:	30 e0       	ldi	r19, 0x00	; 0
    68f0:	f9 01       	movw	r30, r18
    68f2:	31 97       	sbiw	r30, 0x01	; 1
    68f4:	f1 f7       	brne	.-4      	; 0x68f2 <DOGM128_6_display_init+0x44>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    68f6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    68f8:	d9 f7       	brne	.-10     	; 0x68f0 <DOGM128_6_display_init+0x42>
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    68fa:	80 e4       	ldi	r24, 0x40	; 64
    68fc:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    6900:	81 ea       	ldi	r24, 0xA1	; 161
    6902:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    6906:	80 ec       	ldi	r24, 0xC0	; 192
    6908:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    690c:	86 ea       	ldi	r24, 0xA6	; 166
    690e:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    6912:	82 ea       	ldi	r24, 0xA2	; 162
    6914:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6918:	8f e2       	ldi	r24, 0x2F	; 47
    691a:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    691e:	88 ef       	ldi	r24, 0xF8	; 248
    6920:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6924:	80 e0       	ldi	r24, 0x00	; 0
    6926:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    692a:	87 e2       	ldi	r24, 0x27	; 39
    692c:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    6930:	81 e8       	ldi	r24, 0x81	; 129
    6932:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    6936:	80 e1       	ldi	r24, 0x10	; 16
    6938:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    693c:	8c ea       	ldi	r24, 0xAC	; 172
    693e:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6942:	80 e0       	ldi	r24, 0x00	; 0
    6944:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    6948:	8f ea       	ldi	r24, 0xAF	; 175
    694a:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    694e:	0e 94 26 34 	call	0x684c	; 0x684c <DOGM128_6_clear_display>
}
    6952:	08 95       	ret

00006954 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    6954:	81 30       	cpi	r24, 0x01	; 1
    6956:	11 f4       	brne	.+4      	; 0x695c <DOGM128_6_display_backlight+0x8>
    6958:	c4 9a       	sbi	0x18, 4	; 24
    695a:	08 95       	ret
	else DisBLIGHToff;
    695c:	c4 98       	cbi	0x18, 4	; 24
    695e:	08 95       	ret

00006960 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    6960:	ff 92       	push	r15
    6962:	0f 93       	push	r16
    6964:	1f 93       	push	r17
    6966:	cf 93       	push	r28
    6968:	df 93       	push	r29
    696a:	08 2f       	mov	r16, r24
    696c:	f9 2e       	mov	r15, r25
    696e:	16 2f       	mov	r17, r22
    6970:	84 2f       	mov	r24, r20
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6972:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6974:	80 55       	subi	r24, 0x50	; 80
    6976:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    697a:	81 2f       	mov	r24, r17
    697c:	82 95       	swap	r24
    697e:	8f 70       	andi	r24, 0x0F	; 15
    6980:	80 61       	ori	r24, 0x10	; 16
    6982:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    6986:	81 2f       	mov	r24, r17
    6988:	8f 70       	andi	r24, 0x0F	; 15
    698a:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>

	DisA0high;
    698e:	a8 9a       	sbi	0x15, 0	; 21
    6990:	20 2f       	mov	r18, r16
    6992:	3f 2d       	mov	r19, r15
    6994:	c9 01       	movw	r24, r18
    6996:	ec 01       	movw	r28, r24

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6998:	85 e0       	ldi	r24, 0x05	; 5
    699a:	f8 2e       	mov	r15, r24
    699c:	17 c0       	rjmp	.+46     	; 0x69cc <DOGM128_6_LCD_print+0x6c>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    699e:	00 e0       	ldi	r16, 0x00	; 0
    69a0:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    69a2:	e8 81       	ld	r30, Y
    69a4:	ef 9d       	mul	r30, r15
    69a6:	f0 01       	movw	r30, r0
    69a8:	11 24       	eor	r1, r1
    69aa:	e0 0f       	add	r30, r16
    69ac:	f1 1f       	adc	r31, r17
    69ae:	e3 59       	subi	r30, 0x93	; 147
    69b0:	fb 4f       	sbci	r31, 0xFB	; 251
    69b2:	e4 91       	lpm	r30, Z+
    69b4:	8e 2f       	mov	r24, r30
    69b6:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    69ba:	0f 5f       	subi	r16, 0xFF	; 255
    69bc:	1f 4f       	sbci	r17, 0xFF	; 255
    69be:	05 30       	cpi	r16, 0x05	; 5
    69c0:	11 05       	cpc	r17, r1
    69c2:	79 f7       	brne	.-34     	; 0x69a2 <DOGM128_6_LCD_print+0x42>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    69c4:	80 e0       	ldi	r24, 0x00	; 0
    69c6:	0e 94 ea 33 	call	0x67d4	; 0x67d4 <DOGM128_6_usart1_sendByte>
    69ca:	21 96       	adiw	r28, 0x01	; 1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    69cc:	88 81       	ld	r24, Y
    69ce:	88 23       	and	r24, r24
    69d0:	31 f7       	brne	.-52     	; 0x699e <DOGM128_6_LCD_print+0x3e>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    69d2:	df 91       	pop	r29
    69d4:	cf 91       	pop	r28
    69d6:	1f 91       	pop	r17
    69d8:	0f 91       	pop	r16
    69da:	ff 90       	pop	r15
    69dc:	08 95       	ret

000069de <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    69de:	80 e0       	ldi	r24, 0x00	; 0
    69e0:	0e 94 41 11 	call	0x2282	; 0x2282 <nrk_uart_data_ready>
    69e4:	88 23       	and	r24, r24
    69e6:	19 f4       	brne	.+6      	; 0x69ee <USART0_getchar+0x10>
    69e8:	2f ef       	ldi	r18, 0xFF	; 255
    69ea:	3f ef       	ldi	r19, 0xFF	; 255
    69ec:	08 c0       	rjmp	.+16     	; 0x69fe <USART0_getchar+0x20>
		return (signed int)(unsigned char)getchar();
    69ee:	80 91 bd 08 	lds	r24, 0x08BD
    69f2:	90 91 be 08 	lds	r25, 0x08BE
    69f6:	0e 94 49 4c 	call	0x9892	; 0x9892 <fgetc>
    69fa:	28 2f       	mov	r18, r24
    69fc:	30 e0       	ldi	r19, 0x00	; 0
	else return -1;
}
    69fe:	c9 01       	movw	r24, r18
    6a00:	08 95       	ret

00006a02 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6a02:	60 91 bf 08 	lds	r22, 0x08BF
    6a06:	70 91 c0 08 	lds	r23, 0x08C0
    6a0a:	90 e0       	ldi	r25, 0x00	; 0
    6a0c:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
}
    6a10:	08 95       	ret

00006a12 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    6a12:	1f 93       	push	r17
    6a14:	df 93       	push	r29
    6a16:	cf 93       	push	r28
    6a18:	00 d0       	rcall	.+0      	; 0x6a1a <eDIP240_7_Display_deselect+0x8>
    6a1a:	00 d0       	rcall	.+0      	; 0x6a1c <eDIP240_7_Display_deselect+0xa>
    6a1c:	cd b7       	in	r28, 0x3d	; 61
    6a1e:	de b7       	in	r29, 0x3e	; 62
    6a20:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6a22:	80 e4       	ldi	r24, 0x40	; 64
    6a24:	92 e4       	ldi	r25, 0x42	; 66
    6a26:	af e0       	ldi	r26, 0x0F	; 15
    6a28:	b0 e0       	ldi	r27, 0x00	; 0
    6a2a:	89 83       	std	Y+1, r24	; 0x01
    6a2c:	9a 83       	std	Y+2, r25	; 0x02
    6a2e:	ab 83       	std	Y+3, r26	; 0x03
    6a30:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6a32:	60 91 bf 08 	lds	r22, 0x08BF
    6a36:	70 91 c0 08 	lds	r23, 0x08C0
    6a3a:	82 e1       	ldi	r24, 0x12	; 18
    6a3c:	90 e0       	ldi	r25, 0x00	; 0
    6a3e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar('D');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6a42:	60 91 bf 08 	lds	r22, 0x08BF
    6a46:	70 91 c0 08 	lds	r23, 0x08C0
    6a4a:	83 e0       	ldi	r24, 0x03	; 3
    6a4c:	90 e0       	ldi	r25, 0x00	; 0
    6a4e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6a52:	60 91 bf 08 	lds	r22, 0x08BF
    6a56:	70 91 c0 08 	lds	r23, 0x08C0
    6a5a:	81 e4       	ldi	r24, 0x41	; 65
    6a5c:	90 e0       	ldi	r25, 0x00	; 0
    6a5e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6a62:	60 91 bf 08 	lds	r22, 0x08BF
    6a66:	70 91 c0 08 	lds	r23, 0x08C0
    6a6a:	84 e4       	ldi	r24, 0x44	; 68
    6a6c:	90 e0       	ldi	r25, 0x00	; 0
    6a6e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6a72:	60 91 bf 08 	lds	r22, 0x08BF
    6a76:	70 91 c0 08 	lds	r23, 0x08C0
    6a7a:	81 2f       	mov	r24, r17
    6a7c:	90 e0       	ldi	r25, 0x00	; 0
    6a7e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6a82:	60 91 bf 08 	lds	r22, 0x08BF
    6a86:	70 91 c0 08 	lds	r23, 0x08C0
    6a8a:	81 2f       	mov	r24, r17
    6a8c:	86 56       	subi	r24, 0x66	; 102
    6a8e:	90 e0       	ldi	r25, 0x00	; 0
    6a90:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6a94:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6a98:	29 81       	ldd	r18, Y+1	; 0x01
    6a9a:	3a 81       	ldd	r19, Y+2	; 0x02
    6a9c:	4b 81       	ldd	r20, Y+3	; 0x03
    6a9e:	5c 81       	ldd	r21, Y+4	; 0x04
    6aa0:	21 50       	subi	r18, 0x01	; 1
    6aa2:	30 40       	sbci	r19, 0x00	; 0
    6aa4:	40 40       	sbci	r20, 0x00	; 0
    6aa6:	50 40       	sbci	r21, 0x00	; 0
    6aa8:	29 83       	std	Y+1, r18	; 0x01
    6aaa:	3a 83       	std	Y+2, r19	; 0x02
    6aac:	4b 83       	std	Y+3, r20	; 0x03
    6aae:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6ab0:	86 30       	cpi	r24, 0x06	; 6
    6ab2:	51 f0       	breq	.+20     	; 0x6ac8 <eDIP240_7_Display_deselect+0xb6>
    6ab4:	89 81       	ldd	r24, Y+1	; 0x01
    6ab6:	9a 81       	ldd	r25, Y+2	; 0x02
    6ab8:	ab 81       	ldd	r26, Y+3	; 0x03
    6aba:	bc 81       	ldd	r27, Y+4	; 0x04
    6abc:	00 97       	sbiw	r24, 0x00	; 0
    6abe:	a1 05       	cpc	r26, r1
    6ac0:	b1 05       	cpc	r27, r1
    6ac2:	41 f7       	brne	.-48     	; 0x6a94 <eDIP240_7_Display_deselect+0x82>
 if (ack != 0x06) return (-1);
    6ac4:	8f ef       	ldi	r24, 0xFF	; 255
    6ac6:	01 c0       	rjmp	.+2      	; 0x6aca <eDIP240_7_Display_deselect+0xb8>
    6ac8:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6aca:	0f 90       	pop	r0
    6acc:	0f 90       	pop	r0
    6ace:	0f 90       	pop	r0
    6ad0:	0f 90       	pop	r0
    6ad2:	cf 91       	pop	r28
    6ad4:	df 91       	pop	r29
    6ad6:	1f 91       	pop	r17
    6ad8:	08 95       	ret

00006ada <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    6ada:	1f 93       	push	r17
    6adc:	df 93       	push	r29
    6ade:	cf 93       	push	r28
    6ae0:	00 d0       	rcall	.+0      	; 0x6ae2 <eDIP240_7_Display_select+0x8>
    6ae2:	00 d0       	rcall	.+0      	; 0x6ae4 <eDIP240_7_Display_select+0xa>
    6ae4:	cd b7       	in	r28, 0x3d	; 61
    6ae6:	de b7       	in	r29, 0x3e	; 62
    6ae8:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6aea:	80 e4       	ldi	r24, 0x40	; 64
    6aec:	92 e4       	ldi	r25, 0x42	; 66
    6aee:	af e0       	ldi	r26, 0x0F	; 15
    6af0:	b0 e0       	ldi	r27, 0x00	; 0
    6af2:	89 83       	std	Y+1, r24	; 0x01
    6af4:	9a 83       	std	Y+2, r25	; 0x02
    6af6:	ab 83       	std	Y+3, r26	; 0x03
    6af8:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6afa:	60 91 bf 08 	lds	r22, 0x08BF
    6afe:	70 91 c0 08 	lds	r23, 0x08C0
    6b02:	82 e1       	ldi	r24, 0x12	; 18
    6b04:	90 e0       	ldi	r25, 0x00	; 0
    6b06:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar('S');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6b0a:	60 91 bf 08 	lds	r22, 0x08BF
    6b0e:	70 91 c0 08 	lds	r23, 0x08C0
    6b12:	83 e0       	ldi	r24, 0x03	; 3
    6b14:	90 e0       	ldi	r25, 0x00	; 0
    6b16:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6b1a:	60 91 bf 08 	lds	r22, 0x08BF
    6b1e:	70 91 c0 08 	lds	r23, 0x08C0
    6b22:	81 e4       	ldi	r24, 0x41	; 65
    6b24:	90 e0       	ldi	r25, 0x00	; 0
    6b26:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6b2a:	60 91 bf 08 	lds	r22, 0x08BF
    6b2e:	70 91 c0 08 	lds	r23, 0x08C0
    6b32:	83 e5       	ldi	r24, 0x53	; 83
    6b34:	90 e0       	ldi	r25, 0x00	; 0
    6b36:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6b3a:	60 91 bf 08 	lds	r22, 0x08BF
    6b3e:	70 91 c0 08 	lds	r23, 0x08C0
    6b42:	81 2f       	mov	r24, r17
    6b44:	90 e0       	ldi	r25, 0x00	; 0
    6b46:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6b4a:	60 91 bf 08 	lds	r22, 0x08BF
    6b4e:	70 91 c0 08 	lds	r23, 0x08C0
    6b52:	81 2f       	mov	r24, r17
    6b54:	87 55       	subi	r24, 0x57	; 87
    6b56:	90 e0       	ldi	r25, 0x00	; 0
    6b58:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6b5c:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6b60:	29 81       	ldd	r18, Y+1	; 0x01
    6b62:	3a 81       	ldd	r19, Y+2	; 0x02
    6b64:	4b 81       	ldd	r20, Y+3	; 0x03
    6b66:	5c 81       	ldd	r21, Y+4	; 0x04
    6b68:	21 50       	subi	r18, 0x01	; 1
    6b6a:	30 40       	sbci	r19, 0x00	; 0
    6b6c:	40 40       	sbci	r20, 0x00	; 0
    6b6e:	50 40       	sbci	r21, 0x00	; 0
    6b70:	29 83       	std	Y+1, r18	; 0x01
    6b72:	3a 83       	std	Y+2, r19	; 0x02
    6b74:	4b 83       	std	Y+3, r20	; 0x03
    6b76:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6b78:	86 30       	cpi	r24, 0x06	; 6
    6b7a:	51 f0       	breq	.+20     	; 0x6b90 <eDIP240_7_Display_select+0xb6>
    6b7c:	89 81       	ldd	r24, Y+1	; 0x01
    6b7e:	9a 81       	ldd	r25, Y+2	; 0x02
    6b80:	ab 81       	ldd	r26, Y+3	; 0x03
    6b82:	bc 81       	ldd	r27, Y+4	; 0x04
    6b84:	00 97       	sbiw	r24, 0x00	; 0
    6b86:	a1 05       	cpc	r26, r1
    6b88:	b1 05       	cpc	r27, r1
    6b8a:	41 f7       	brne	.-48     	; 0x6b5c <eDIP240_7_Display_select+0x82>
 if (ack != 0x06) return (-1);
    6b8c:	8f ef       	ldi	r24, 0xFF	; 255
    6b8e:	01 c0       	rjmp	.+2      	; 0x6b92 <eDIP240_7_Display_select+0xb8>
    6b90:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6b92:	0f 90       	pop	r0
    6b94:	0f 90       	pop	r0
    6b96:	0f 90       	pop	r0
    6b98:	0f 90       	pop	r0
    6b9a:	cf 91       	pop	r28
    6b9c:	df 91       	pop	r29
    6b9e:	1f 91       	pop	r17
    6ba0:	08 95       	ret

00006ba2 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    6ba2:	ef 92       	push	r14
    6ba4:	ff 92       	push	r15
    6ba6:	0f 93       	push	r16
    6ba8:	1f 93       	push	r17
    6baa:	df 93       	push	r29
    6bac:	cf 93       	push	r28
    6bae:	00 d0       	rcall	.+0      	; 0x6bb0 <eDIP240_7_Display_repeat_last_packet+0xe>
    6bb0:	00 d0       	rcall	.+0      	; 0x6bb2 <eDIP240_7_Display_repeat_last_packet+0x10>
    6bb2:	cd b7       	in	r28, 0x3d	; 61
    6bb4:	de b7       	in	r29, 0x3e	; 62
    6bb6:	18 2f       	mov	r17, r24
    6bb8:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6bba:	80 e4       	ldi	r24, 0x40	; 64
    6bbc:	92 e4       	ldi	r25, 0x42	; 66
    6bbe:	af e0       	ldi	r26, 0x0F	; 15
    6bc0:	b0 e0       	ldi	r27, 0x00	; 0
    6bc2:	89 83       	std	Y+1, r24	; 0x01
    6bc4:	9a 83       	std	Y+2, r25	; 0x02
    6bc6:	ab 83       	std	Y+3, r26	; 0x03
    6bc8:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6bca:	60 91 bf 08 	lds	r22, 0x08BF
    6bce:	70 91 c0 08 	lds	r23, 0x08C0
    6bd2:	82 e1       	ldi	r24, 0x12	; 18
    6bd4:	90 e0       	ldi	r25, 0x00	; 0
    6bd6:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(1);
 USART0_putchar('R');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6bda:	60 91 bf 08 	lds	r22, 0x08BF
    6bde:	70 91 c0 08 	lds	r23, 0x08C0
    6be2:	81 e0       	ldi	r24, 0x01	; 1
    6be4:	90 e0       	ldi	r25, 0x00	; 0
    6be6:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6bea:	60 91 bf 08 	lds	r22, 0x08BF
    6bee:	70 91 c0 08 	lds	r23, 0x08C0
    6bf2:	82 e5       	ldi	r24, 0x52	; 82
    6bf4:	90 e0       	ldi	r25, 0x00	; 0
    6bf6:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6bfa:	60 91 bf 08 	lds	r22, 0x08BF
    6bfe:	70 91 c0 08 	lds	r23, 0x08C0
    6c02:	85 e6       	ldi	r24, 0x65	; 101
    6c04:	90 e0       	ldi	r25, 0x00	; 0
    6c06:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6c0a:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6c0e:	29 81       	ldd	r18, Y+1	; 0x01
    6c10:	3a 81       	ldd	r19, Y+2	; 0x02
    6c12:	4b 81       	ldd	r20, Y+3	; 0x03
    6c14:	5c 81       	ldd	r21, Y+4	; 0x04
    6c16:	21 50       	subi	r18, 0x01	; 1
    6c18:	30 40       	sbci	r19, 0x00	; 0
    6c1a:	40 40       	sbci	r20, 0x00	; 0
    6c1c:	50 40       	sbci	r21, 0x00	; 0
    6c1e:	29 83       	std	Y+1, r18	; 0x01
    6c20:	3a 83       	std	Y+2, r19	; 0x02
    6c22:	4b 83       	std	Y+3, r20	; 0x03
    6c24:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6c26:	86 30       	cpi	r24, 0x06	; 6
    6c28:	51 f0       	breq	.+20     	; 0x6c3e <eDIP240_7_Display_repeat_last_packet+0x9c>
    6c2a:	89 81       	ldd	r24, Y+1	; 0x01
    6c2c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c2e:	ab 81       	ldd	r26, Y+3	; 0x03
    6c30:	bc 81       	ldd	r27, Y+4	; 0x04
    6c32:	00 97       	sbiw	r24, 0x00	; 0
    6c34:	a1 05       	cpc	r26, r1
    6c36:	b1 05       	cpc	r27, r1
    6c38:	41 f7       	brne	.-48     	; 0x6c0a <eDIP240_7_Display_repeat_last_packet+0x68>
 if (ack != 0x06) return (-1);
    6c3a:	8f ef       	ldi	r24, 0xFF	; 255
    6c3c:	27 c0       	rjmp	.+78     	; 0x6c8c <eDIP240_7_Display_repeat_last_packet+0xea>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6c3e:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6c42:	2f ef       	ldi	r18, 0xFF	; 255
    6c44:	8f 3f       	cpi	r24, 0xFF	; 255
    6c46:	92 07       	cpc	r25, r18
    6c48:	d1 f3       	breq	.-12     	; 0x6c3e <eDIP240_7_Display_repeat_last_packet+0x9c>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6c4a:	41 97       	sbiw	r24, 0x11	; 17
    6c4c:	f1 f4       	brne	.+60     	; 0x6c8a <eDIP240_7_Display_repeat_last_packet+0xe8>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6c4e:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6c52:	ef ef       	ldi	r30, 0xFF	; 255
    6c54:	8f 3f       	cpi	r24, 0xFF	; 255
    6c56:	9e 07       	cpc	r25, r30
    6c58:	d1 f3       	breq	.-12     	; 0x6c4e <eDIP240_7_Display_repeat_last_packet+0xac>
	length = ch;
    6c5a:	08 2f       	mov	r16, r24
    6c5c:	81 2f       	mov	r24, r17
    6c5e:	9f 2d       	mov	r25, r15
    6c60:	9c 01       	movw	r18, r24
    6c62:	79 01       	movw	r14, r18
    6c64:	10 e0       	ldi	r17, 0x00	; 0
    6c66:	0a c0       	rjmp	.+20     	; 0x6c7c <eDIP240_7_Display_repeat_last_packet+0xda>
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6c68:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6c6c:	ff ef       	ldi	r31, 0xFF	; 255
    6c6e:	8f 3f       	cpi	r24, 0xFF	; 255
    6c70:	9f 07       	cpc	r25, r31
    6c72:	d1 f3       	breq	.-12     	; 0x6c68 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
    6c74:	f7 01       	movw	r30, r14
    6c76:	81 93       	st	Z+, r24
    6c78:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
	  i++;
    6c7a:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6c7c:	10 17       	cp	r17, r16
    6c7e:	a0 f3       	brcs	.-24     	; 0x6c68 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6c80:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6c84:	8f 5f       	subi	r24, 0xFF	; 255
    6c86:	9f 4f       	sbci	r25, 0xFF	; 255
    6c88:	d9 f3       	breq	.-10     	; 0x6c80 <eDIP240_7_Display_repeat_last_packet+0xde>
    6c8a:	80 e0       	ldi	r24, 0x00	; 0
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
}
    6c8c:	0f 90       	pop	r0
    6c8e:	0f 90       	pop	r0
    6c90:	0f 90       	pop	r0
    6c92:	0f 90       	pop	r0
    6c94:	cf 91       	pop	r28
    6c96:	df 91       	pop	r29
    6c98:	1f 91       	pop	r17
    6c9a:	0f 91       	pop	r16
    6c9c:	ff 90       	pop	r15
    6c9e:	ef 90       	pop	r14
    6ca0:	08 95       	ret

00006ca2 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6ca2:	af 92       	push	r10
    6ca4:	bf 92       	push	r11
    6ca6:	cf 92       	push	r12
    6ca8:	df 92       	push	r13
    6caa:	ef 92       	push	r14
    6cac:	ff 92       	push	r15
    6cae:	0f 93       	push	r16
    6cb0:	1f 93       	push	r17
    6cb2:	df 93       	push	r29
    6cb4:	cf 93       	push	r28
    6cb6:	00 d0       	rcall	.+0      	; 0x6cb8 <eDIP240_7_Display_get_protocoll_info+0x16>
    6cb8:	00 d0       	rcall	.+0      	; 0x6cba <eDIP240_7_Display_get_protocoll_info+0x18>
    6cba:	cd b7       	in	r28, 0x3d	; 61
    6cbc:	de b7       	in	r29, 0x3e	; 62
    6cbe:	7c 01       	movw	r14, r24
    6cc0:	6b 01       	movw	r12, r22
    6cc2:	5a 01       	movw	r10, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6cc4:	80 e4       	ldi	r24, 0x40	; 64
    6cc6:	92 e4       	ldi	r25, 0x42	; 66
    6cc8:	af e0       	ldi	r26, 0x0F	; 15
    6cca:	b0 e0       	ldi	r27, 0x00	; 0
    6ccc:	89 83       	std	Y+1, r24	; 0x01
    6cce:	9a 83       	std	Y+2, r25	; 0x02
    6cd0:	ab 83       	std	Y+3, r26	; 0x03
    6cd2:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6cd4:	60 91 bf 08 	lds	r22, 0x08BF
    6cd8:	70 91 c0 08 	lds	r23, 0x08C0
    6cdc:	82 e1       	ldi	r24, 0x12	; 18
    6cde:	90 e0       	ldi	r25, 0x00	; 0
    6ce0:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(1);
 USART0_putchar('P');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6ce4:	60 91 bf 08 	lds	r22, 0x08BF
    6ce8:	70 91 c0 08 	lds	r23, 0x08C0
    6cec:	81 e0       	ldi	r24, 0x01	; 1
    6cee:	90 e0       	ldi	r25, 0x00	; 0
    6cf0:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6cf4:	60 91 bf 08 	lds	r22, 0x08BF
    6cf8:	70 91 c0 08 	lds	r23, 0x08C0
    6cfc:	80 e5       	ldi	r24, 0x50	; 80
    6cfe:	90 e0       	ldi	r25, 0x00	; 0
    6d00:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6d04:	60 91 bf 08 	lds	r22, 0x08BF
    6d08:	70 91 c0 08 	lds	r23, 0x08C0
    6d0c:	83 e6       	ldi	r24, 0x63	; 99
    6d0e:	90 e0       	ldi	r25, 0x00	; 0
    6d10:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6d14:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6d18:	29 81       	ldd	r18, Y+1	; 0x01
    6d1a:	3a 81       	ldd	r19, Y+2	; 0x02
    6d1c:	4b 81       	ldd	r20, Y+3	; 0x03
    6d1e:	5c 81       	ldd	r21, Y+4	; 0x04
    6d20:	21 50       	subi	r18, 0x01	; 1
    6d22:	30 40       	sbci	r19, 0x00	; 0
    6d24:	40 40       	sbci	r20, 0x00	; 0
    6d26:	50 40       	sbci	r21, 0x00	; 0
    6d28:	29 83       	std	Y+1, r18	; 0x01
    6d2a:	3a 83       	std	Y+2, r19	; 0x02
    6d2c:	4b 83       	std	Y+3, r20	; 0x03
    6d2e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6d30:	86 30       	cpi	r24, 0x06	; 6
    6d32:	49 f0       	breq	.+18     	; 0x6d46 <eDIP240_7_Display_get_protocoll_info+0xa4>
    6d34:	89 81       	ldd	r24, Y+1	; 0x01
    6d36:	9a 81       	ldd	r25, Y+2	; 0x02
    6d38:	ab 81       	ldd	r26, Y+3	; 0x03
    6d3a:	bc 81       	ldd	r27, Y+4	; 0x04
    6d3c:	00 97       	sbiw	r24, 0x00	; 0
    6d3e:	a1 05       	cpc	r26, r1
    6d40:	b1 05       	cpc	r27, r1
    6d42:	41 f7       	brne	.-48     	; 0x6d14 <eDIP240_7_Display_get_protocoll_info+0x72>
    6d44:	3c c0       	rjmp	.+120    	; 0x6dbe <eDIP240_7_Display_get_protocoll_info+0x11c>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6d46:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6d4a:	2f ef       	ldi	r18, 0xFF	; 255
    6d4c:	8f 3f       	cpi	r24, 0xFF	; 255
    6d4e:	92 07       	cpc	r25, r18
    6d50:	d1 f3       	breq	.-12     	; 0x6d46 <eDIP240_7_Display_get_protocoll_info+0xa4>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6d52:	42 97       	sbiw	r24, 0x12	; 18
    6d54:	a1 f5       	brne	.+104    	; 0x6dbe <eDIP240_7_Display_get_protocoll_info+0x11c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6d56:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6d5a:	ef ef       	ldi	r30, 0xFF	; 255
    6d5c:	8f 3f       	cpi	r24, 0xFF	; 255
    6d5e:	9e 07       	cpc	r25, r30
    6d60:	d1 f3       	breq	.-12     	; 0x6d56 <eDIP240_7_Display_get_protocoll_info+0xb4>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6d62:	83 30       	cpi	r24, 0x03	; 3
    6d64:	61 f5       	brne	.+88     	; 0x6dbe <eDIP240_7_Display_get_protocoll_info+0x11c>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d66:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6d6a:	ff ef       	ldi	r31, 0xFF	; 255
    6d6c:	8f 3f       	cpi	r24, 0xFF	; 255
    6d6e:	9f 07       	cpc	r25, r31
    6d70:	d1 f3       	breq	.-12     	; 0x6d66 <eDIP240_7_Display_get_protocoll_info+0xc4>
	  checksum += ch;                                 // Calculate checksum
    6d72:	18 2f       	mov	r17, r24
	  *sendbuffer_size = ch;
    6d74:	f7 01       	movw	r30, r14
    6d76:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d78:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6d7c:	ff ef       	ldi	r31, 0xFF	; 255
    6d7e:	8f 3f       	cpi	r24, 0xFF	; 255
    6d80:	9f 07       	cpc	r25, r31
    6d82:	d1 f3       	breq	.-12     	; 0x6d78 <eDIP240_7_Display_get_protocoll_info+0xd6>
	  checksum += ch;                                 // Calculate checksum
    6d84:	f8 2e       	mov	r15, r24
	  *sendbuffer_level = ch;
    6d86:	f6 01       	movw	r30, r12
    6d88:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d8a:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6d8e:	ff ef       	ldi	r31, 0xFF	; 255
    6d90:	8f 3f       	cpi	r24, 0xFF	; 255
    6d92:	9f 07       	cpc	r25, r31
    6d94:	d1 f3       	breq	.-12     	; 0x6d8a <eDIP240_7_Display_get_protocoll_info+0xe8>
	  checksum += ch;                                 // Calculate checksum
    6d96:	08 2f       	mov	r16, r24
	  *timeout = ch;
    6d98:	f5 01       	movw	r30, r10
    6d9a:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6d9c:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6da0:	9c 01       	movw	r18, r24
    6da2:	ff ef       	ldi	r31, 0xFF	; 255
    6da4:	8f 3f       	cpi	r24, 0xFF	; 255
    6da6:	9f 07       	cpc	r25, r31
    6da8:	c9 f3       	breq	.-14     	; 0x6d9c <eDIP240_7_Display_get_protocoll_info+0xfa>
	if (length == 3)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6daa:	1b 5e       	subi	r17, 0xEB	; 235
	  *sendbuffer_size = ch;

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6dac:	1f 0d       	add	r17, r15
	  *timeout = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6dae:	10 0f       	add	r17, r16
    6db0:	81 2f       	mov	r24, r17
    6db2:	90 e0       	ldi	r25, 0x00	; 0
    6db4:	28 17       	cp	r18, r24
    6db6:	39 07       	cpc	r19, r25
    6db8:	11 f4       	brne	.+4      	; 0x6dbe <eDIP240_7_Display_get_protocoll_info+0x11c>
    6dba:	80 e0       	ldi	r24, 0x00	; 0
    6dbc:	01 c0       	rjmp	.+2      	; 0x6dc0 <eDIP240_7_Display_get_protocoll_info+0x11e>
    6dbe:	8f ef       	ldi	r24, 0xFF	; 255
 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    6dc0:	0f 90       	pop	r0
    6dc2:	0f 90       	pop	r0
    6dc4:	0f 90       	pop	r0
    6dc6:	0f 90       	pop	r0
    6dc8:	cf 91       	pop	r28
    6dca:	df 91       	pop	r29
    6dcc:	1f 91       	pop	r17
    6dce:	0f 91       	pop	r16
    6dd0:	ff 90       	pop	r15
    6dd2:	ef 90       	pop	r14
    6dd4:	df 90       	pop	r13
    6dd6:	cf 90       	pop	r12
    6dd8:	bf 90       	pop	r11
    6dda:	af 90       	pop	r10
    6ddc:	08 95       	ret

00006dde <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6dde:	0f 93       	push	r16
    6de0:	1f 93       	push	r17
    6de2:	df 93       	push	r29
    6de4:	cf 93       	push	r28
    6de6:	00 d0       	rcall	.+0      	; 0x6de8 <eDIP240_7_Display_set_protocol+0xa>
    6de8:	00 d0       	rcall	.+0      	; 0x6dea <eDIP240_7_Display_set_protocol+0xc>
    6dea:	cd b7       	in	r28, 0x3d	; 61
    6dec:	de b7       	in	r29, 0x3e	; 62
    6dee:	18 2f       	mov	r17, r24
    6df0:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6df2:	80 e4       	ldi	r24, 0x40	; 64
    6df4:	92 e4       	ldi	r25, 0x42	; 66
    6df6:	af e0       	ldi	r26, 0x0F	; 15
    6df8:	b0 e0       	ldi	r27, 0x00	; 0
    6dfa:	89 83       	std	Y+1, r24	; 0x01
    6dfc:	9a 83       	std	Y+2, r25	; 0x02
    6dfe:	ab 83       	std	Y+3, r26	; 0x03
    6e00:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6e02:	60 91 bf 08 	lds	r22, 0x08BF
    6e06:	70 91 c0 08 	lds	r23, 0x08C0
    6e0a:	82 e1       	ldi	r24, 0x12	; 18
    6e0c:	90 e0       	ldi	r25, 0x00	; 0
    6e0e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(sendbuffer_size);
 USART0_putchar(timeout);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6e12:	60 91 bf 08 	lds	r22, 0x08BF
    6e16:	70 91 c0 08 	lds	r23, 0x08C0
    6e1a:	83 e0       	ldi	r24, 0x03	; 3
    6e1c:	90 e0       	ldi	r25, 0x00	; 0
    6e1e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6e22:	60 91 bf 08 	lds	r22, 0x08BF
    6e26:	70 91 c0 08 	lds	r23, 0x08C0
    6e2a:	84 e4       	ldi	r24, 0x44	; 68
    6e2c:	90 e0       	ldi	r25, 0x00	; 0
    6e2e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6e32:	60 91 bf 08 	lds	r22, 0x08BF
    6e36:	70 91 c0 08 	lds	r23, 0x08C0
    6e3a:	81 2f       	mov	r24, r17
    6e3c:	90 e0       	ldi	r25, 0x00	; 0
    6e3e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6e42:	60 91 bf 08 	lds	r22, 0x08BF
    6e46:	70 91 c0 08 	lds	r23, 0x08C0
    6e4a:	80 2f       	mov	r24, r16
    6e4c:	90 e0       	ldi	r25, 0x00	; 0
    6e4e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6e52:	17 5a       	subi	r17, 0xA7	; 167
    6e54:	60 91 bf 08 	lds	r22, 0x08BF
    6e58:	70 91 c0 08 	lds	r23, 0x08C0
    6e5c:	81 2f       	mov	r24, r17
    6e5e:	80 0f       	add	r24, r16
    6e60:	90 e0       	ldi	r25, 0x00	; 0
    6e62:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6e66:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6e6a:	29 81       	ldd	r18, Y+1	; 0x01
    6e6c:	3a 81       	ldd	r19, Y+2	; 0x02
    6e6e:	4b 81       	ldd	r20, Y+3	; 0x03
    6e70:	5c 81       	ldd	r21, Y+4	; 0x04
    6e72:	21 50       	subi	r18, 0x01	; 1
    6e74:	30 40       	sbci	r19, 0x00	; 0
    6e76:	40 40       	sbci	r20, 0x00	; 0
    6e78:	50 40       	sbci	r21, 0x00	; 0
    6e7a:	29 83       	std	Y+1, r18	; 0x01
    6e7c:	3a 83       	std	Y+2, r19	; 0x02
    6e7e:	4b 83       	std	Y+3, r20	; 0x03
    6e80:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6e82:	86 30       	cpi	r24, 0x06	; 6
    6e84:	51 f0       	breq	.+20     	; 0x6e9a <eDIP240_7_Display_set_protocol+0xbc>
    6e86:	89 81       	ldd	r24, Y+1	; 0x01
    6e88:	9a 81       	ldd	r25, Y+2	; 0x02
    6e8a:	ab 81       	ldd	r26, Y+3	; 0x03
    6e8c:	bc 81       	ldd	r27, Y+4	; 0x04
    6e8e:	00 97       	sbiw	r24, 0x00	; 0
    6e90:	a1 05       	cpc	r26, r1
    6e92:	b1 05       	cpc	r27, r1
    6e94:	41 f7       	brne	.-48     	; 0x6e66 <eDIP240_7_Display_set_protocol+0x88>
 if (ack != 0x06) return (-1);
    6e96:	8f ef       	ldi	r24, 0xFF	; 255
    6e98:	01 c0       	rjmp	.+2      	; 0x6e9c <eDIP240_7_Display_set_protocol+0xbe>
    6e9a:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6e9c:	0f 90       	pop	r0
    6e9e:	0f 90       	pop	r0
    6ea0:	0f 90       	pop	r0
    6ea2:	0f 90       	pop	r0
    6ea4:	cf 91       	pop	r28
    6ea6:	df 91       	pop	r29
    6ea8:	1f 91       	pop	r17
    6eaa:	0f 91       	pop	r16
    6eac:	08 95       	ret

00006eae <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    6eae:	af 92       	push	r10
    6eb0:	bf 92       	push	r11
    6eb2:	cf 92       	push	r12
    6eb4:	df 92       	push	r13
    6eb6:	ff 92       	push	r15
    6eb8:	0f 93       	push	r16
    6eba:	1f 93       	push	r17
    6ebc:	df 93       	push	r29
    6ebe:	cf 93       	push	r28
    6ec0:	00 d0       	rcall	.+0      	; 0x6ec2 <eDIP240_7_Display_request_buffer_info+0x14>
    6ec2:	00 d0       	rcall	.+0      	; 0x6ec4 <eDIP240_7_Display_request_buffer_info+0x16>
    6ec4:	cd b7       	in	r28, 0x3d	; 61
    6ec6:	de b7       	in	r29, 0x3e	; 62
    6ec8:	6c 01       	movw	r12, r24
    6eca:	5b 01       	movw	r10, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6ecc:	80 e4       	ldi	r24, 0x40	; 64
    6ece:	92 e4       	ldi	r25, 0x42	; 66
    6ed0:	af e0       	ldi	r26, 0x0F	; 15
    6ed2:	b0 e0       	ldi	r27, 0x00	; 0
    6ed4:	89 83       	std	Y+1, r24	; 0x01
    6ed6:	9a 83       	std	Y+2, r25	; 0x02
    6ed8:	ab 83       	std	Y+3, r26	; 0x03
    6eda:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6edc:	60 91 bf 08 	lds	r22, 0x08BF
    6ee0:	70 91 c0 08 	lds	r23, 0x08C0
    6ee4:	82 e1       	ldi	r24, 0x12	; 18
    6ee6:	90 e0       	ldi	r25, 0x00	; 0
    6ee8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(0x01);                 // Send payload size to the display
 USART0_putchar(0x49);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6eec:	60 91 bf 08 	lds	r22, 0x08BF
    6ef0:	70 91 c0 08 	lds	r23, 0x08C0
    6ef4:	81 e0       	ldi	r24, 0x01	; 1
    6ef6:	90 e0       	ldi	r25, 0x00	; 0
    6ef8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6efc:	60 91 bf 08 	lds	r22, 0x08BF
    6f00:	70 91 c0 08 	lds	r23, 0x08C0
    6f04:	89 e4       	ldi	r24, 0x49	; 73
    6f06:	90 e0       	ldi	r25, 0x00	; 0
    6f08:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6f0c:	60 91 bf 08 	lds	r22, 0x08BF
    6f10:	70 91 c0 08 	lds	r23, 0x08C0
    6f14:	8c e5       	ldi	r24, 0x5C	; 92
    6f16:	90 e0       	ldi	r25, 0x00	; 0
    6f18:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    6f1c:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    6f20:	29 81       	ldd	r18, Y+1	; 0x01
    6f22:	3a 81       	ldd	r19, Y+2	; 0x02
    6f24:	4b 81       	ldd	r20, Y+3	; 0x03
    6f26:	5c 81       	ldd	r21, Y+4	; 0x04
    6f28:	21 50       	subi	r18, 0x01	; 1
    6f2a:	30 40       	sbci	r19, 0x00	; 0
    6f2c:	40 40       	sbci	r20, 0x00	; 0
    6f2e:	50 40       	sbci	r21, 0x00	; 0
    6f30:	29 83       	std	Y+1, r18	; 0x01
    6f32:	3a 83       	std	Y+2, r19	; 0x02
    6f34:	4b 83       	std	Y+3, r20	; 0x03
    6f36:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6f38:	86 30       	cpi	r24, 0x06	; 6
    6f3a:	11 f4       	brne	.+4      	; 0x6f40 <eDIP240_7_Display_request_buffer_info+0x92>
    6f3c:	ff 24       	eor	r15, r15
    6f3e:	0a c0       	rjmp	.+20     	; 0x6f54 <eDIP240_7_Display_request_buffer_info+0xa6>
    6f40:	89 81       	ldd	r24, Y+1	; 0x01
    6f42:	9a 81       	ldd	r25, Y+2	; 0x02
    6f44:	ab 81       	ldd	r26, Y+3	; 0x03
    6f46:	bc 81       	ldd	r27, Y+4	; 0x04
    6f48:	00 97       	sbiw	r24, 0x00	; 0
    6f4a:	a1 05       	cpc	r26, r1
    6f4c:	b1 05       	cpc	r27, r1
    6f4e:	31 f7       	brne	.-52     	; 0x6f1c <eDIP240_7_Display_request_buffer_info+0x6e>
    6f50:	ff 24       	eor	r15, r15
    6f52:	f3 94       	inc	r15
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6f54:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6f58:	2f ef       	ldi	r18, 0xFF	; 255
    6f5a:	8f 3f       	cpi	r24, 0xFF	; 255
    6f5c:	92 07       	cpc	r25, r18
    6f5e:	d1 f3       	breq	.-12     	; 0x6f54 <eDIP240_7_Display_request_buffer_info+0xa6>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6f60:	42 97       	sbiw	r24, 0x12	; 18
    6f62:	61 f5       	brne	.+88     	; 0x6fbc <eDIP240_7_Display_request_buffer_info+0x10e>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6f64:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6f68:	ef ef       	ldi	r30, 0xFF	; 255
    6f6a:	8f 3f       	cpi	r24, 0xFF	; 255
    6f6c:	9e 07       	cpc	r25, r30
    6f6e:	d1 f3       	breq	.-12     	; 0x6f64 <eDIP240_7_Display_request_buffer_info+0xb6>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6f70:	82 30       	cpi	r24, 0x02	; 2
    6f72:	21 f5       	brne	.+72     	; 0x6fbc <eDIP240_7_Display_request_buffer_info+0x10e>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f74:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6f78:	ff ef       	ldi	r31, 0xFF	; 255
    6f7a:	8f 3f       	cpi	r24, 0xFF	; 255
    6f7c:	9f 07       	cpc	r25, r31
    6f7e:	d1 f3       	breq	.-12     	; 0x6f74 <eDIP240_7_Display_request_buffer_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    6f80:	18 2f       	mov	r17, r24
	  *bytes_ready = ch;
    6f82:	f6 01       	movw	r30, r12
    6f84:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f86:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6f8a:	ff ef       	ldi	r31, 0xFF	; 255
    6f8c:	8f 3f       	cpi	r24, 0xFF	; 255
    6f8e:	9f 07       	cpc	r25, r31
    6f90:	d1 f3       	breq	.-12     	; 0x6f86 <eDIP240_7_Display_request_buffer_info+0xd8>
	  checksum += ch;                                 // Calculate checksum
    6f92:	08 2f       	mov	r16, r24
	  *bytes_free = ch;
    6f94:	f5 01       	movw	r30, r10
    6f96:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6f98:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    6f9c:	9c 01       	movw	r18, r24
    6f9e:	ff ef       	ldi	r31, 0xFF	; 255
    6fa0:	8f 3f       	cpi	r24, 0xFF	; 255
    6fa2:	9f 07       	cpc	r25, r31
    6fa4:	c9 f3       	breq	.-14     	; 0x6f98 <eDIP240_7_Display_request_buffer_info+0xea>
	if (length == 2)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6fa6:	1c 5e       	subi	r17, 0xEC	; 236
	  *bytes_free = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6fa8:	10 0f       	add	r17, r16
    6faa:	81 2f       	mov	r24, r17
    6fac:	90 e0       	ldi	r25, 0x00	; 0
    6fae:	28 17       	cp	r18, r24
    6fb0:	39 07       	cpc	r19, r25
    6fb2:	21 f4       	brne	.+8      	; 0x6fbc <eDIP240_7_Display_request_buffer_info+0x10e>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6fb4:	ff 20       	and	r15, r15
    6fb6:	11 f4       	brne	.+4      	; 0x6fbc <eDIP240_7_Display_request_buffer_info+0x10e>
    6fb8:	80 e0       	ldi	r24, 0x00	; 0
    6fba:	01 c0       	rjmp	.+2      	; 0x6fbe <eDIP240_7_Display_request_buffer_info+0x110>
    6fbc:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;             // No success! User has to repeat the packet
}
    6fbe:	0f 90       	pop	r0
    6fc0:	0f 90       	pop	r0
    6fc2:	0f 90       	pop	r0
    6fc4:	0f 90       	pop	r0
    6fc6:	cf 91       	pop	r28
    6fc8:	df 91       	pop	r29
    6fca:	1f 91       	pop	r17
    6fcc:	0f 91       	pop	r16
    6fce:	ff 90       	pop	r15
    6fd0:	df 90       	pop	r13
    6fd2:	cf 90       	pop	r12
    6fd4:	bf 90       	pop	r11
    6fd6:	af 90       	pop	r10
    6fd8:	08 95       	ret

00006fda <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    6fda:	cf 92       	push	r12
    6fdc:	df 92       	push	r13
    6fde:	ef 92       	push	r14
    6fe0:	ff 92       	push	r15
    6fe2:	0f 93       	push	r16
    6fe4:	1f 93       	push	r17
    6fe6:	df 93       	push	r29
    6fe8:	cf 93       	push	r28
    6fea:	00 d0       	rcall	.+0      	; 0x6fec <eDIP240_7_Display_get_buffer+0x12>
    6fec:	00 d0       	rcall	.+0      	; 0x6fee <eDIP240_7_Display_get_buffer+0x14>
    6fee:	cd b7       	in	r28, 0x3d	; 61
    6ff0:	de b7       	in	r29, 0x3e	; 62
    6ff2:	18 2f       	mov	r17, r24
    6ff4:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    6ff6:	80 ea       	ldi	r24, 0xA0	; 160
    6ff8:	96 e8       	ldi	r25, 0x86	; 134
    6ffa:	a1 e0       	ldi	r26, 0x01	; 1
    6ffc:	b0 e0       	ldi	r27, 0x00	; 0
    6ffe:	89 83       	std	Y+1, r24	; 0x01
    7000:	9a 83       	std	Y+2, r25	; 0x02
    7002:	ab 83       	std	Y+3, r26	; 0x03
    7004:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7006:	60 91 bf 08 	lds	r22, 0x08BF
    700a:	70 91 c0 08 	lds	r23, 0x08C0
    700e:	82 e1       	ldi	r24, 0x12	; 18
    7010:	90 e0       	ldi	r25, 0x00	; 0
    7012:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(0x53);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7016:	60 91 bf 08 	lds	r22, 0x08BF
    701a:	70 91 c0 08 	lds	r23, 0x08C0
    701e:	81 e0       	ldi	r24, 0x01	; 1
    7020:	90 e0       	ldi	r25, 0x00	; 0
    7022:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    7026:	60 91 bf 08 	lds	r22, 0x08BF
    702a:	70 91 c0 08 	lds	r23, 0x08C0
    702e:	83 e5       	ldi	r24, 0x53	; 83
    7030:	90 e0       	ldi	r25, 0x00	; 0
    7032:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    7036:	60 91 bf 08 	lds	r22, 0x08BF
    703a:	70 91 c0 08 	lds	r23, 0x08C0
    703e:	86 e6       	ldi	r24, 0x66	; 102
    7040:	90 e0       	ldi	r25, 0x00	; 0
    7042:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    7046:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    704a:	29 81       	ldd	r18, Y+1	; 0x01
    704c:	3a 81       	ldd	r19, Y+2	; 0x02
    704e:	4b 81       	ldd	r20, Y+3	; 0x03
    7050:	5c 81       	ldd	r21, Y+4	; 0x04
    7052:	21 50       	subi	r18, 0x01	; 1
    7054:	30 40       	sbci	r19, 0x00	; 0
    7056:	40 40       	sbci	r20, 0x00	; 0
    7058:	50 40       	sbci	r21, 0x00	; 0
    705a:	29 83       	std	Y+1, r18	; 0x01
    705c:	3a 83       	std	Y+2, r19	; 0x02
    705e:	4b 83       	std	Y+3, r20	; 0x03
    7060:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7062:	86 30       	cpi	r24, 0x06	; 6
    7064:	11 f4       	brne	.+4      	; 0x706a <eDIP240_7_Display_get_buffer+0x90>
    7066:	cc 24       	eor	r12, r12
    7068:	0a c0       	rjmp	.+20     	; 0x707e <eDIP240_7_Display_get_buffer+0xa4>
    706a:	89 81       	ldd	r24, Y+1	; 0x01
    706c:	9a 81       	ldd	r25, Y+2	; 0x02
    706e:	ab 81       	ldd	r26, Y+3	; 0x03
    7070:	bc 81       	ldd	r27, Y+4	; 0x04
    7072:	00 97       	sbiw	r24, 0x00	; 0
    7074:	a1 05       	cpc	r26, r1
    7076:	b1 05       	cpc	r27, r1
    7078:	31 f7       	brne	.-52     	; 0x7046 <eDIP240_7_Display_get_buffer+0x6c>
    707a:	cc 24       	eor	r12, r12
    707c:	c3 94       	inc	r12
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    707e:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    7082:	2f ef       	ldi	r18, 0xFF	; 255
    7084:	8f 3f       	cpi	r24, 0xFF	; 255
    7086:	92 07       	cpc	r25, r18
    7088:	d1 f3       	breq	.-12     	; 0x707e <eDIP240_7_Display_get_buffer+0xa4>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    708a:	41 97       	sbiw	r24, 0x11	; 17
    708c:	61 f5       	brne	.+88     	; 0x70e6 <eDIP240_7_Display_get_buffer+0x10c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    708e:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    7092:	ef ef       	ldi	r30, 0xFF	; 255
    7094:	8f 3f       	cpi	r24, 0xFF	; 255
    7096:	9e 07       	cpc	r25, r30
    7098:	d1 f3       	breq	.-12     	; 0x708e <eDIP240_7_Display_get_buffer+0xb4>
	length = ch;
    709a:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    709c:	08 2f       	mov	r16, r24
    709e:	0f 5e       	subi	r16, 0xEF	; 239
    70a0:	81 2f       	mov	r24, r17
    70a2:	9f 2d       	mov	r25, r15
    70a4:	9c 01       	movw	r18, r24
    70a6:	79 01       	movw	r14, r18
    70a8:	10 e0       	ldi	r17, 0x00	; 0
    70aa:	0b c0       	rjmp	.+22     	; 0x70c2 <eDIP240_7_Display_get_buffer+0xe8>
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    70ac:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    70b0:	ff ef       	ldi	r31, 0xFF	; 255
    70b2:	8f 3f       	cpi	r24, 0xFF	; 255
    70b4:	9f 07       	cpc	r25, r31
    70b6:	d1 f3       	breq	.-12     	; 0x70ac <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
    70b8:	f7 01       	movw	r30, r14
    70ba:	81 93       	st	Z+, r24
    70bc:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
    70be:	08 0f       	add	r16, r24
	  i++;
    70c0:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    70c2:	1d 15       	cp	r17, r13
    70c4:	98 f3       	brcs	.-26     	; 0x70ac <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    70c6:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
    70ca:	9c 01       	movw	r18, r24
    70cc:	ff ef       	ldi	r31, 0xFF	; 255
    70ce:	8f 3f       	cpi	r24, 0xFF	; 255
    70d0:	9f 07       	cpc	r25, r31
    70d2:	c9 f3       	breq	.-14     	; 0x70c6 <eDIP240_7_Display_get_buffer+0xec>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    70d4:	80 2f       	mov	r24, r16
    70d6:	90 e0       	ldi	r25, 0x00	; 0
    70d8:	28 17       	cp	r18, r24
    70da:	39 07       	cpc	r19, r25
    70dc:	21 f4       	brne	.+8      	; 0x70e6 <eDIP240_7_Display_get_buffer+0x10c>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    70de:	cc 20       	and	r12, r12
    70e0:	11 f4       	brne	.+4      	; 0x70e6 <eDIP240_7_Display_get_buffer+0x10c>
    70e2:	8d 2d       	mov	r24, r13
    70e4:	01 c0       	rjmp	.+2      	; 0x70e8 <eDIP240_7_Display_get_buffer+0x10e>
    70e6:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;                   // No success! User has to repeat the packet
}
    70e8:	0f 90       	pop	r0
    70ea:	0f 90       	pop	r0
    70ec:	0f 90       	pop	r0
    70ee:	0f 90       	pop	r0
    70f0:	cf 91       	pop	r28
    70f2:	df 91       	pop	r29
    70f4:	1f 91       	pop	r17
    70f6:	0f 91       	pop	r16
    70f8:	ff 90       	pop	r15
    70fa:	ef 90       	pop	r14
    70fc:	df 90       	pop	r13
    70fe:	cf 90       	pop	r12
    7100:	08 95       	ret

00007102 <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    7102:	df 92       	push	r13
    7104:	ef 92       	push	r14
    7106:	ff 92       	push	r15
    7108:	0f 93       	push	r16
    710a:	1f 93       	push	r17
    710c:	df 93       	push	r29
    710e:	cf 93       	push	r28
    7110:	00 d0       	rcall	.+0      	; 0x7112 <eDIP240_7_Display_send_packet+0x10>
    7112:	00 d0       	rcall	.+0      	; 0x7114 <eDIP240_7_Display_send_packet+0x12>
    7114:	cd b7       	in	r28, 0x3d	; 61
    7116:	de b7       	in	r29, 0x3e	; 62
    7118:	18 2f       	mov	r17, r24
    711a:	09 2f       	mov	r16, r25
    711c:	d6 2e       	mov	r13, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    711e:	80 ea       	ldi	r24, 0xA0	; 160
    7120:	96 e8       	ldi	r25, 0x86	; 134
    7122:	a1 e0       	ldi	r26, 0x01	; 1
    7124:	b0 e0       	ldi	r27, 0x00	; 0
    7126:	89 83       	std	Y+1, r24	; 0x01
    7128:	9a 83       	std	Y+2, r25	; 0x02
    712a:	ab 83       	std	Y+3, r26	; 0x03
    712c:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    712e:	60 91 bf 08 	lds	r22, 0x08BF
    7132:	70 91 c0 08 	lds	r23, 0x08C0
    7136:	81 e1       	ldi	r24, 0x11	; 17
    7138:	90 e0       	ldi	r25, 0x00	; 0
    713a:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
    713e:	60 91 bf 08 	lds	r22, 0x08BF
    7142:	70 91 c0 08 	lds	r23, 0x08C0
    7146:	8d 2d       	mov	r24, r13
    7148:	90 e0       	ldi	r25, 0x00	; 0
    714a:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    714e:	81 e1       	ldi	r24, 0x11	; 17
    7150:	e8 2e       	mov	r14, r24
    7152:	ed 0c       	add	r14, r13
    7154:	21 2f       	mov	r18, r17
    7156:	30 2f       	mov	r19, r16
    7158:	c9 01       	movw	r24, r18
    715a:	8c 01       	movw	r16, r24
    715c:	ff 24       	eor	r15, r15
    715e:	0e c0       	rjmp	.+28     	; 0x717c <eDIP240_7_Display_send_packet+0x7a>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7160:	60 91 bf 08 	lds	r22, 0x08BF
    7164:	70 91 c0 08 	lds	r23, 0x08C0
    7168:	f8 01       	movw	r30, r16
    716a:	80 81       	ld	r24, Z
    716c:	90 e0       	ldi	r25, 0x00	; 0
    716e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
    7172:	f8 01       	movw	r30, r16
    7174:	81 91       	ld	r24, Z+
    7176:	8f 01       	movw	r16, r30
    7178:	e8 0e       	add	r14, r24
	i++;
    717a:	f3 94       	inc	r15
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    717c:	fd 14       	cp	r15, r13
    717e:	80 f3       	brcs	.-32     	; 0x7160 <eDIP240_7_Display_send_packet+0x5e>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7180:	60 91 bf 08 	lds	r22, 0x08BF
    7184:	70 91 c0 08 	lds	r23, 0x08C0
    7188:	8e 2d       	mov	r24, r14
    718a:	90 e0       	ldi	r25, 0x00	; 0
    718c:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
 }
 USART0_putchar(checksum);   // Send checksum to the display
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7190:	0e 94 ef 34 	call	0x69de	; 0x69de <USART0_getchar>
	ack_timeout--;
    7194:	29 81       	ldd	r18, Y+1	; 0x01
    7196:	3a 81       	ldd	r19, Y+2	; 0x02
    7198:	4b 81       	ldd	r20, Y+3	; 0x03
    719a:	5c 81       	ldd	r21, Y+4	; 0x04
    719c:	21 50       	subi	r18, 0x01	; 1
    719e:	30 40       	sbci	r19, 0x00	; 0
    71a0:	40 40       	sbci	r20, 0x00	; 0
    71a2:	50 40       	sbci	r21, 0x00	; 0
    71a4:	29 83       	std	Y+1, r18	; 0x01
    71a6:	3a 83       	std	Y+2, r19	; 0x02
    71a8:	4b 83       	std	Y+3, r20	; 0x03
    71aa:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    71ac:	86 30       	cpi	r24, 0x06	; 6
    71ae:	51 f0       	breq	.+20     	; 0x71c4 <eDIP240_7_Display_send_packet+0xc2>
    71b0:	89 81       	ldd	r24, Y+1	; 0x01
    71b2:	9a 81       	ldd	r25, Y+2	; 0x02
    71b4:	ab 81       	ldd	r26, Y+3	; 0x03
    71b6:	bc 81       	ldd	r27, Y+4	; 0x04
    71b8:	00 97       	sbiw	r24, 0x00	; 0
    71ba:	a1 05       	cpc	r26, r1
    71bc:	b1 05       	cpc	r27, r1
    71be:	41 f7       	brne	.-48     	; 0x7190 <eDIP240_7_Display_send_packet+0x8e>

 if (ack == 0x06) return 0;  // Success!
    71c0:	8f ef       	ldi	r24, 0xFF	; 255
    71c2:	01 c0       	rjmp	.+2      	; 0x71c6 <eDIP240_7_Display_send_packet+0xc4>
    71c4:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    71c6:	0f 90       	pop	r0
    71c8:	0f 90       	pop	r0
    71ca:	0f 90       	pop	r0
    71cc:	0f 90       	pop	r0
    71ce:	cf 91       	pop	r28
    71d0:	df 91       	pop	r29
    71d2:	1f 91       	pop	r17
    71d4:	0f 91       	pop	r16
    71d6:	ff 90       	pop	r15
    71d8:	ef 90       	pop	r14
    71da:	df 90       	pop	r13
    71dc:	08 95       	ret

000071de <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    71de:	dc 01       	movw	r26, r24
    71e0:	0d 90       	ld	r0, X+
    71e2:	00 20       	and	r0, r0
    71e4:	e9 f7       	brne	.-6      	; 0x71e0 <eDIP240_7_Display_send_string_with_NULL+0x2>
    71e6:	a8 1b       	sub	r26, r24
    71e8:	6a 2f       	mov	r22, r26
    71ea:	0e 94 81 38 	call	0x7102	; 0x7102 <eDIP240_7_Display_send_packet>
}
    71ee:	08 95       	ret

000071f0 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    71f0:	dc 01       	movw	r26, r24
    71f2:	0d 90       	ld	r0, X+
    71f4:	00 20       	and	r0, r0
    71f6:	e9 f7       	brne	.-6      	; 0x71f2 <eDIP240_7_Display_send_string+0x2>
    71f8:	11 97       	sbiw	r26, 0x01	; 1
    71fa:	a8 1b       	sub	r26, r24
    71fc:	b9 0b       	sbc	r27, r25
    71fe:	6a 2f       	mov	r22, r26
    7200:	0e 94 81 38 	call	0x7102	; 0x7102 <eDIP240_7_Display_send_packet>
}
    7204:	08 95       	ret

00007206 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    7206:	83 70       	andi	r24, 0x03	; 3
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    7208:	88 0f       	add	r24, r24
    720a:	23 e0       	ldi	r18, 0x03	; 3
    720c:	30 e0       	ldi	r19, 0x00	; 0
    720e:	08 2e       	mov	r0, r24
    7210:	01 c0       	rjmp	.+2      	; 0x7214 <setLedMode+0xe>
    7212:	22 0f       	add	r18, r18
    7214:	0a 94       	dec	r0
    7216:	ea f7       	brpl	.-6      	; 0x7212 <setLedMode+0xc>
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7218:	92 2f       	mov	r25, r18
    721a:	90 95       	com	r25
    721c:	40 91 80 03 	lds	r20, 0x0380
    7220:	94 23       	and	r25, r20
    7222:	01 c0       	rjmp	.+2      	; 0x7226 <setLedMode+0x20>
    7224:	66 0f       	add	r22, r22
    7226:	8a 95       	dec	r24
    7228:	ea f7       	brpl	.-6      	; 0x7224 <setLedMode+0x1e>
    722a:	26 23       	and	r18, r22
    722c:	92 2b       	or	r25, r18
    722e:	90 93 80 03 	sts	0x0380, r25
}
    7232:	08 95       	ret

00007234 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    7234:	83 70       	andi	r24, 0x03	; 3
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    7236:	88 0f       	add	r24, r24
    7238:	23 e0       	ldi	r18, 0x03	; 3
    723a:	30 e0       	ldi	r19, 0x00	; 0
    723c:	08 2e       	mov	r0, r24
    723e:	02 c0       	rjmp	.+4      	; 0x7244 <getLedMode+0x10>
    7240:	22 0f       	add	r18, r18
    7242:	33 1f       	adc	r19, r19
    7244:	0a 94       	dec	r0
    7246:	e2 f7       	brpl	.-8      	; 0x7240 <getLedMode+0xc>
    7248:	40 91 80 03 	lds	r20, 0x0380
    724c:	50 e0       	ldi	r21, 0x00	; 0
    724e:	24 23       	and	r18, r20
    7250:	35 23       	and	r19, r21
    7252:	02 c0       	rjmp	.+4      	; 0x7258 <getLedMode+0x24>
    7254:	35 95       	asr	r19
    7256:	27 95       	ror	r18
    7258:	8a 95       	dec	r24
    725a:	e2 f7       	brpl	.-8      	; 0x7254 <getLedMode+0x20>
}
    725c:	82 2f       	mov	r24, r18
    725e:	08 95       	ret

00007260 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    7260:	90 e0       	ldi	r25, 0x00	; 0
    7262:	a0 e0       	ldi	r26, 0x00	; 0
    7264:	b0 e0       	ldi	r27, 0x00	; 0
    7266:	bc 01       	movw	r22, r24
    7268:	cd 01       	movw	r24, r26
    726a:	0e 94 05 48 	call	0x900a	; 0x900a <__floatunsisf>
    726e:	20 91 65 02 	lds	r18, 0x0265
    7272:	30 91 66 02 	lds	r19, 0x0266
    7276:	40 91 67 02 	lds	r20, 0x0267
    727a:	50 91 68 02 	lds	r21, 0x0268
    727e:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    7282:	20 e0       	ldi	r18, 0x00	; 0
    7284:	30 e0       	ldi	r19, 0x00	; 0
    7286:	40 e8       	ldi	r20, 0x80	; 128
    7288:	5b e3       	ldi	r21, 0x3B	; 59
    728a:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    728e:	08 95       	ret

00007290 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    7290:	20 e0       	ldi	r18, 0x00	; 0
    7292:	30 e0       	ldi	r19, 0x00	; 0
    7294:	40 e8       	ldi	r20, 0x80	; 128
    7296:	53 e4       	ldi	r21, 0x43	; 67
    7298:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    729c:	20 91 65 02 	lds	r18, 0x0265
    72a0:	30 91 66 02 	lds	r19, 0x0266
    72a4:	40 91 67 02 	lds	r20, 0x0267
    72a8:	50 91 68 02 	lds	r21, 0x0268
    72ac:	0e 94 71 47 	call	0x8ee2	; 0x8ee2 <__divsf3>
    72b0:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>
    72b4:	dc 01       	movw	r26, r24
    72b6:	cb 01       	movw	r24, r22
    72b8:	08 95       	ret

000072ba <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    72ba:	68 23       	and	r22, r24
    72bc:	84 2f       	mov	r24, r20
    72be:	86 2b       	or	r24, r22
    72c0:	08 95       	ret

000072c2 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    72c2:	ef 92       	push	r14
    72c4:	ff 92       	push	r15
    72c6:	0f 93       	push	r16
    72c8:	1f 93       	push	r17
    72ca:	7b 01       	movw	r14, r22
    72cc:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    72ce:	20 e0       	ldi	r18, 0x00	; 0
    72d0:	38 e6       	ldi	r19, 0x68	; 104
    72d2:	47 e1       	ldi	r20, 0x17	; 23
    72d4:	57 e4       	ldi	r21, 0x47	; 71
    72d6:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    72da:	18 16       	cp	r1, r24
    72dc:	14 f4       	brge	.+4      	; 0x72e2 <prescalerSec2Hex+0x20>
    72de:	8f ef       	ldi	r24, 0xFF	; 255
    72e0:	1d c0       	rjmp	.+58     	; 0x731c <prescalerSec2Hex+0x5a>
		return( 0xFF );
	else if (t >= 1./152.0)
    72e2:	c8 01       	movw	r24, r16
    72e4:	b7 01       	movw	r22, r14
    72e6:	26 e3       	ldi	r18, 0x36	; 54
    72e8:	34 e9       	ldi	r19, 0x94	; 148
    72ea:	47 ed       	ldi	r20, 0xD7	; 215
    72ec:	5b e3       	ldi	r21, 0x3B	; 59
    72ee:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    72f2:	87 ff       	sbrs	r24, 7
    72f4:	02 c0       	rjmp	.+4      	; 0x72fa <prescalerSec2Hex+0x38>
    72f6:	80 e0       	ldi	r24, 0x00	; 0
    72f8:	11 c0       	rjmp	.+34     	; 0x731c <prescalerSec2Hex+0x5a>
		return( (uint8_t) (t * 152 - 1) );
    72fa:	c8 01       	movw	r24, r16
    72fc:	b7 01       	movw	r22, r14
    72fe:	20 e0       	ldi	r18, 0x00	; 0
    7300:	30 e0       	ldi	r19, 0x00	; 0
    7302:	48 e1       	ldi	r20, 0x18	; 24
    7304:	53 e4       	ldi	r21, 0x43	; 67
    7306:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    730a:	20 e0       	ldi	r18, 0x00	; 0
    730c:	30 e0       	ldi	r19, 0x00	; 0
    730e:	40 e8       	ldi	r20, 0x80	; 128
    7310:	5f e3       	ldi	r21, 0x3F	; 63
    7312:	0e 94 0c 47 	call	0x8e18	; 0x8e18 <__subsf3>
    7316:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>
    731a:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    731c:	1f 91       	pop	r17
    731e:	0f 91       	pop	r16
    7320:	ff 90       	pop	r15
    7322:	ef 90       	pop	r14
    7324:	08 95       	ret

00007326 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    7326:	ef 92       	push	r14
    7328:	ff 92       	push	r15
    732a:	0f 93       	push	r16
    732c:	1f 93       	push	r17
    732e:	7b 01       	movw	r14, r22
    7330:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    7332:	20 e0       	ldi	r18, 0x00	; 0
    7334:	30 e0       	ldi	r19, 0x00	; 0
    7336:	40 e8       	ldi	r20, 0x80	; 128
    7338:	5f e3       	ldi	r21, 0x3F	; 63
    733a:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    733e:	88 23       	and	r24, r24
    7340:	14 f0       	brlt	.+4      	; 0x7346 <pwmFrac2Hex+0x20>
    7342:	8f ef       	ldi	r24, 0xFF	; 255
    7344:	17 c0       	rjmp	.+46     	; 0x7374 <pwmFrac2Hex+0x4e>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7346:	c8 01       	movw	r24, r16
    7348:	b7 01       	movw	r22, r14
    734a:	20 e0       	ldi	r18, 0x00	; 0
    734c:	30 e0       	ldi	r19, 0x00	; 0
    734e:	40 e8       	ldi	r20, 0x80	; 128
    7350:	5b e3       	ldi	r21, 0x3B	; 59
    7352:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    7356:	87 ff       	sbrs	r24, 7
    7358:	02 c0       	rjmp	.+4      	; 0x735e <pwmFrac2Hex+0x38>
    735a:	80 e0       	ldi	r24, 0x00	; 0
    735c:	0b c0       	rjmp	.+22     	; 0x7374 <pwmFrac2Hex+0x4e>
		return( (uint8_t) (fraction * 256) );
    735e:	c8 01       	movw	r24, r16
    7360:	b7 01       	movw	r22, r14
    7362:	20 e0       	ldi	r18, 0x00	; 0
    7364:	30 e0       	ldi	r19, 0x00	; 0
    7366:	40 e8       	ldi	r20, 0x80	; 128
    7368:	53 e4       	ldi	r21, 0x43	; 67
    736a:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    736e:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>
    7372:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    7374:	1f 91       	pop	r17
    7376:	0f 91       	pop	r16
    7378:	ff 90       	pop	r15
    737a:	ef 90       	pop	r14
    737c:	08 95       	ret

0000737e <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    737e:	80 91 76 03 	lds	r24, 0x0376
    7382:	08 95       	ret

00007384 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    7384:	ef 92       	push	r14
    7386:	ff 92       	push	r15
    7388:	0f 93       	push	r16
    738a:	1f 93       	push	r17
    738c:	79 01       	movw	r14, r18
    738e:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    7390:	0e 94 61 39 	call	0x72c2	; 0x72c2 <prescalerSec2Hex>
    7394:	80 93 81 03 	sts	0x0381, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7398:	c8 01       	movw	r24, r16
    739a:	b7 01       	movw	r22, r14
    739c:	20 e0       	ldi	r18, 0x00	; 0
    739e:	30 e0       	ldi	r19, 0x00	; 0
    73a0:	40 e8       	ldi	r20, 0x80	; 128
    73a2:	5f e3       	ldi	r21, 0x3F	; 63
    73a4:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    73a8:	88 23       	and	r24, r24
    73aa:	14 f0       	brlt	.+4      	; 0x73b0 <TUM_LKN_Sensorboard_setControl0+0x2c>
    73ac:	6f ef       	ldi	r22, 0xFF	; 255
    73ae:	16 c0       	rjmp	.+44     	; 0x73dc <TUM_LKN_Sensorboard_setControl0+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    73b0:	c8 01       	movw	r24, r16
    73b2:	b7 01       	movw	r22, r14
    73b4:	20 e0       	ldi	r18, 0x00	; 0
    73b6:	30 e0       	ldi	r19, 0x00	; 0
    73b8:	40 e8       	ldi	r20, 0x80	; 128
    73ba:	5b e3       	ldi	r21, 0x3B	; 59
    73bc:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    73c0:	87 ff       	sbrs	r24, 7
    73c2:	02 c0       	rjmp	.+4      	; 0x73c8 <TUM_LKN_Sensorboard_setControl0+0x44>
    73c4:	60 e0       	ldi	r22, 0x00	; 0
    73c6:	0a c0       	rjmp	.+20     	; 0x73dc <TUM_LKN_Sensorboard_setControl0+0x58>
		return( (uint8_t) (fraction * 256) );
    73c8:	c8 01       	movw	r24, r16
    73ca:	b7 01       	movw	r22, r14
    73cc:	20 e0       	ldi	r18, 0x00	; 0
    73ce:	30 e0       	ldi	r19, 0x00	; 0
    73d0:	40 e8       	ldi	r20, 0x80	; 128
    73d2:	53 e4       	ldi	r21, 0x43	; 67
    73d4:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    73d8:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>
// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    73dc:	60 93 69 02 	sts	0x0269, r22
}
    73e0:	1f 91       	pop	r17
    73e2:	0f 91       	pop	r16
    73e4:	ff 90       	pop	r15
    73e6:	ef 90       	pop	r14
    73e8:	08 95       	ret

000073ea <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    73ea:	ef 92       	push	r14
    73ec:	ff 92       	push	r15
    73ee:	0f 93       	push	r16
    73f0:	1f 93       	push	r17
    73f2:	79 01       	movw	r14, r18
    73f4:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    73f6:	0e 94 61 39 	call	0x72c2	; 0x72c2 <prescalerSec2Hex>
    73fa:	80 93 82 03 	sts	0x0382, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    73fe:	c8 01       	movw	r24, r16
    7400:	b7 01       	movw	r22, r14
    7402:	20 e0       	ldi	r18, 0x00	; 0
    7404:	30 e0       	ldi	r19, 0x00	; 0
    7406:	40 e8       	ldi	r20, 0x80	; 128
    7408:	5f e3       	ldi	r21, 0x3F	; 63
    740a:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    740e:	88 23       	and	r24, r24
    7410:	14 f0       	brlt	.+4      	; 0x7416 <TUM_LKN_Sensorboard_setControl1+0x2c>
    7412:	6f ef       	ldi	r22, 0xFF	; 255
    7414:	16 c0       	rjmp	.+44     	; 0x7442 <TUM_LKN_Sensorboard_setControl1+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7416:	c8 01       	movw	r24, r16
    7418:	b7 01       	movw	r22, r14
    741a:	20 e0       	ldi	r18, 0x00	; 0
    741c:	30 e0       	ldi	r19, 0x00	; 0
    741e:	40 e8       	ldi	r20, 0x80	; 128
    7420:	5b e3       	ldi	r21, 0x3B	; 59
    7422:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    7426:	87 ff       	sbrs	r24, 7
    7428:	02 c0       	rjmp	.+4      	; 0x742e <TUM_LKN_Sensorboard_setControl1+0x44>
    742a:	60 e0       	ldi	r22, 0x00	; 0
    742c:	0a c0       	rjmp	.+20     	; 0x7442 <TUM_LKN_Sensorboard_setControl1+0x58>
		return( (uint8_t) (fraction * 256) );
    742e:	c8 01       	movw	r24, r16
    7430:	b7 01       	movw	r22, r14
    7432:	20 e0       	ldi	r18, 0x00	; 0
    7434:	30 e0       	ldi	r19, 0x00	; 0
    7436:	40 e8       	ldi	r20, 0x80	; 128
    7438:	53 e4       	ldi	r21, 0x43	; 67
    743a:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    743e:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>


void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7442:	60 93 6a 02 	sts	0x026A, r22
}
    7446:	1f 91       	pop	r17
    7448:	0f 91       	pop	r16
    744a:	ff 90       	pop	r15
    744c:	ef 90       	pop	r14
    744e:	08 95       	ret

00007450 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
    7450:	ef 92       	push	r14
    7452:	ff 92       	push	r15
    7454:	0f 93       	push	r16
    7456:	1f 93       	push	r17
    7458:	7b 01       	movw	r14, r22
    745a:	8c 01       	movw	r16, r24
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    745c:	10 92 81 03 	sts	0x0381, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7460:	20 e0       	ldi	r18, 0x00	; 0
    7462:	30 e0       	ldi	r19, 0x00	; 0
    7464:	40 e8       	ldi	r20, 0x80	; 128
    7466:	5f e3       	ldi	r21, 0x3F	; 63
    7468:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    746c:	88 23       	and	r24, r24
    746e:	14 f0       	brlt	.+4      	; 0x7474 <TUM_LKN_Sensorboard_setBrightness0+0x24>
    7470:	6f ef       	ldi	r22, 0xFF	; 255
    7472:	16 c0       	rjmp	.+44     	; 0x74a0 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7474:	c8 01       	movw	r24, r16
    7476:	b7 01       	movw	r22, r14
    7478:	20 e0       	ldi	r18, 0x00	; 0
    747a:	30 e0       	ldi	r19, 0x00	; 0
    747c:	40 e8       	ldi	r20, 0x80	; 128
    747e:	5b e3       	ldi	r21, 0x3B	; 59
    7480:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    7484:	87 ff       	sbrs	r24, 7
    7486:	02 c0       	rjmp	.+4      	; 0x748c <TUM_LKN_Sensorboard_setBrightness0+0x3c>
    7488:	60 e0       	ldi	r22, 0x00	; 0
    748a:	0a c0       	rjmp	.+20     	; 0x74a0 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( (uint8_t) (fraction * 256) );
    748c:	c8 01       	movw	r24, r16
    748e:	b7 01       	movw	r22, r14
    7490:	20 e0       	ldi	r18, 0x00	; 0
    7492:	30 e0       	ldi	r19, 0x00	; 0
    7494:	40 e8       	ldi	r20, 0x80	; 128
    7496:	53 e4       	ldi	r21, 0x43	; 67
    7498:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    749c:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    74a0:	60 93 69 02 	sts	0x0269, r22
}
    74a4:	1f 91       	pop	r17
    74a6:	0f 91       	pop	r16
    74a8:	ff 90       	pop	r15
    74aa:	ef 90       	pop	r14
    74ac:	08 95       	ret

000074ae <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
    74ae:	ef 92       	push	r14
    74b0:	ff 92       	push	r15
    74b2:	0f 93       	push	r16
    74b4:	1f 93       	push	r17
    74b6:	7b 01       	movw	r14, r22
    74b8:	8c 01       	movw	r16, r24
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    74ba:	10 92 82 03 	sts	0x0382, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    74be:	20 e0       	ldi	r18, 0x00	; 0
    74c0:	30 e0       	ldi	r19, 0x00	; 0
    74c2:	40 e8       	ldi	r20, 0x80	; 128
    74c4:	5f e3       	ldi	r21, 0x3F	; 63
    74c6:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    74ca:	88 23       	and	r24, r24
    74cc:	14 f0       	brlt	.+4      	; 0x74d2 <TUM_LKN_Sensorboard_setBrightness1+0x24>
    74ce:	6f ef       	ldi	r22, 0xFF	; 255
    74d0:	16 c0       	rjmp	.+44     	; 0x74fe <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    74d2:	c8 01       	movw	r24, r16
    74d4:	b7 01       	movw	r22, r14
    74d6:	20 e0       	ldi	r18, 0x00	; 0
    74d8:	30 e0       	ldi	r19, 0x00	; 0
    74da:	40 e8       	ldi	r20, 0x80	; 128
    74dc:	5b e3       	ldi	r21, 0x3B	; 59
    74de:	0e 94 93 48 	call	0x9126	; 0x9126 <__gesf2>
    74e2:	87 ff       	sbrs	r24, 7
    74e4:	02 c0       	rjmp	.+4      	; 0x74ea <TUM_LKN_Sensorboard_setBrightness1+0x3c>
    74e6:	60 e0       	ldi	r22, 0x00	; 0
    74e8:	0a c0       	rjmp	.+20     	; 0x74fe <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( (uint8_t) (fraction * 256) );
    74ea:	c8 01       	movw	r24, r16
    74ec:	b7 01       	movw	r22, r14
    74ee:	20 e0       	ldi	r18, 0x00	; 0
    74f0:	30 e0       	ldi	r19, 0x00	; 0
    74f2:	40 e8       	ldi	r20, 0x80	; 128
    74f4:	53 e4       	ldi	r21, 0x43	; 67
    74f6:	0e 94 dc 48 	call	0x91b8	; 0x91b8 <__mulsf3>
    74fa:	0e 94 d9 47 	call	0x8fb2	; 0x8fb2 <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    74fe:	60 93 6a 02 	sts	0x026A, r22
}
    7502:	1f 91       	pop	r17
    7504:	0f 91       	pop	r16
    7506:	ff 90       	pop	r15
    7508:	ef 90       	pop	r14
    750a:	08 95       	ret

0000750c <TWI_write>:
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }



void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
    750c:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    750e:	82 b3       	in	r24, 0x12	; 18
    7510:	83 60       	ori	r24, 0x03	; 3
    7512:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             // set prescaler == 0
    7514:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    7518:	8e e3       	ldi	r24, 0x3E	; 62
    751a:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    751e:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7522:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    7526:	84 ea       	ldi	r24, 0xA4	; 164
    7528:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    752c:	80 91 74 00 	lds	r24, 0x0074
    7530:	87 ff       	sbrs	r24, 7
    7532:	fc cf       	rjmp	.-8      	; 0x752c <TWI_write+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    7534:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    7538:	84 e8       	ldi	r24, 0x84	; 132
    753a:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    753e:	80 91 74 00 	lds	r24, 0x0074
    7542:	87 ff       	sbrs	r24, 7
    7544:	fc cf       	rjmp	.-8      	; 0x753e <TWI_write+0x32>
    7546:	fa 01       	movw	r30, r20
    7548:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    754a:	24 e8       	ldi	r18, 0x84	; 132
    754c:	0b c0       	rjmp	.+22     	; 0x7564 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    754e:	80 81       	ld	r24, Z
    7550:	80 93 73 00 	sts	0x0073, r24
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7554:	20 93 74 00 	sts	0x0074, r18
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7558:	80 91 74 00 	lds	r24, 0x0074
    755c:	87 ff       	sbrs	r24, 7
    755e:	fc cf       	rjmp	.-8      	; 0x7558 <TWI_write+0x4c>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7560:	9f 5f       	subi	r25, 0xFF	; 255
    7562:	31 96       	adiw	r30, 0x01	; 1
    7564:	96 17       	cp	r25, r22
    7566:	98 f3       	brcs	.-26     	; 0x754e <TWI_write+0x42>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    7568:	84 e9       	ldi	r24, 0x94	; 148
    756a:	80 93 74 00 	sts	0x0074, r24
}
    756e:	08 95       	ret

00007570 <TWI_read>:



void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
    7570:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c

	PORTD |= 0x03;		//enable Portpin pullups
    7572:	82 b3       	in	r24, 0x12	; 18
    7574:	83 60       	ori	r24, 0x03	; 3
    7576:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             				// set prescaler == 0
    7578:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    757c:	8e e3       	ldi	r24, 0x3E	; 62
    757e:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    7582:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7586:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    758a:	84 ea       	ldi	r24, 0xA4	; 164
    758c:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    7590:	80 91 74 00 	lds	r24, 0x0074
    7594:	87 ff       	sbrs	r24, 7
    7596:	fc cf       	rjmp	.-8      	; 0x7590 <TWI_read+0x20>

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    7598:	91 60       	ori	r25, 0x01	; 1
	TWCR = 0;

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
	while (!(TWCR & (1<<TWINT)));
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    759a:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    759e:	84 e8       	ldi	r24, 0x84	; 132
    75a0:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    75a4:	80 91 74 00 	lds	r24, 0x0074
    75a8:	87 ff       	sbrs	r24, 7
    75aa:	fc cf       	rjmp	.-8      	; 0x75a4 <TWI_read+0x34>
    75ac:	fa 01       	movw	r30, r20
    75ae:	40 e0       	ldi	r20, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75b0:	26 2f       	mov	r18, r22
    75b2:	30 e0       	ldi	r19, 0x00	; 0
    75b4:	21 50       	subi	r18, 0x01	; 1
    75b6:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75b8:	74 e8       	ldi	r23, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75ba:	54 ec       	ldi	r21, 0xC4	; 196
    75bc:	12 c0       	rjmp	.+36     	; 0x75e2 <TWI_read+0x72>
    75be:	84 2f       	mov	r24, r20
    75c0:	90 e0       	ldi	r25, 0x00	; 0
    75c2:	82 17       	cp	r24, r18
    75c4:	93 07       	cpc	r25, r19
    75c6:	1c f4       	brge	.+6      	; 0x75ce <TWI_read+0x5e>
    75c8:	50 93 74 00 	sts	0x0074, r21
    75cc:	02 c0       	rjmp	.+4      	; 0x75d2 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75ce:	70 93 74 00 	sts	0x0074, r23
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    75d2:	80 91 74 00 	lds	r24, 0x0074
    75d6:	87 ff       	sbrs	r24, 7
    75d8:	fc cf       	rjmp	.-8      	; 0x75d2 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    75da:	80 91 73 00 	lds	r24, 0x0073
    75de:	81 93       	st	Z+, r24
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    75e0:	4f 5f       	subi	r20, 0xFF	; 255
    75e2:	46 17       	cp	r20, r22
    75e4:	60 f3       	brcs	.-40     	; 0x75be <TWI_read+0x4e>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    75e6:	84 e9       	ldi	r24, 0x94	; 148
    75e8:	80 93 74 00 	sts	0x0074, r24
}
    75ec:	08 95       	ret

000075ee <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    75ee:	80 91 b9 08 	lds	r24, 0x08B9
    75f2:	88 23       	and	r24, r24
    75f4:	49 f4       	brne	.+18     	; 0x7608 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    75f6:	80 91 bb 08 	lds	r24, 0x08BB
    75fa:	60 91 b8 08 	lds	r22, 0x08B8
    75fe:	47 e7       	ldi	r20, 0x77	; 119
    7600:	53 e0       	ldi	r21, 0x03	; 3
    7602:	0e 94 86 3a 	call	0x750c	; 0x750c <TWI_write>
    7606:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    7608:	80 91 bb 08 	lds	r24, 0x08BB
    760c:	60 91 b8 08 	lds	r22, 0x08B8
    7610:	47 e7       	ldi	r20, 0x77	; 119
    7612:	53 e0       	ldi	r21, 0x03	; 3
    7614:	0e 94 b8 3a 	call	0x7570	; 0x7570 <TWI_read>
    7618:	08 95       	ret

0000761a <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    761a:	86 e0       	ldi	r24, 0x06	; 6
    761c:	80 93 b8 08 	sts	0x08B8, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    7620:	81 e1       	ldi	r24, 0x11	; 17
    7622:	80 93 77 03 	sts	0x0377, r24
	i2cData[1] = m_prescaler[ 0 ];
    7626:	80 91 81 03 	lds	r24, 0x0381
    762a:	80 93 78 03 	sts	0x0378, r24
	i2cData[2] = m_pwm[ 0 ];
    762e:	80 91 69 02 	lds	r24, 0x0269
    7632:	80 93 79 03 	sts	0x0379, r24
	i2cData[3] = m_prescaler[ 1 ];
    7636:	80 91 82 03 	lds	r24, 0x0382
    763a:	80 93 7a 03 	sts	0x037A, r24
	i2cData[4] = m_pwm[ 1 ];
    763e:	80 91 6a 02 	lds	r24, 0x026A
    7642:	80 93 7b 03 	sts	0x037B, r24
	i2cData[5] = m_ledstate;
    7646:	80 91 80 03 	lds	r24, 0x0380
    764a:	80 93 7c 03 	sts	0x037C, r24
	i2cDataDirection = i2cWrite;
    764e:	10 92 b9 08 	sts	0x08B9, r1
	i2cDestination = PCA9533;
    7652:	86 ec       	ldi	r24, 0xC6	; 198
    7654:	90 e0       	ldi	r25, 0x00	; 0
    7656:	90 93 bc 08 	sts	0x08BC, r25
    765a:	80 93 bb 08 	sts	0x08BB, r24

	i2cAction();
    765e:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>
}
    7662:	08 95       	ret

00007664 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    7664:	68 2f       	mov	r22, r24
    7666:	61 70       	andi	r22, 0x01	; 1
    7668:	62 60       	ori	r22, 0x02	; 2
    766a:	82 e0       	ldi	r24, 0x02	; 2
    766c:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7670:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7674:	08 95       	ret

00007676 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    7676:	80 91 80 03 	lds	r24, 0x0380
    767a:	90 e0       	ldi	r25, 0x00	; 0
    767c:	80 73       	andi	r24, 0x30	; 48
    767e:	90 70       	andi	r25, 0x00	; 0
    7680:	24 e0       	ldi	r18, 0x04	; 4
    7682:	95 95       	asr	r25
    7684:	87 95       	ror	r24
    7686:	2a 95       	dec	r18
    7688:	e1 f7       	brne	.-8      	; 0x7682 <TUM_LKN_Sensorboard_greenToggle+0xc>
    768a:	61 e0       	ldi	r22, 0x01	; 1
    768c:	68 27       	eor	r22, r24
    768e:	82 e0       	ldi	r24, 0x02	; 2
    7690:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7694:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7698:	08 95       	ret

0000769a <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    769a:	82 e0       	ldi	r24, 0x02	; 2
    769c:	60 e0       	ldi	r22, 0x00	; 0
    769e:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    76a2:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    76a6:	08 95       	ret

000076a8 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    76a8:	82 e0       	ldi	r24, 0x02	; 2
    76aa:	61 e0       	ldi	r22, 0x01	; 1
    76ac:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    76b0:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    76b4:	08 95       	ret

000076b6 <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    76b6:	68 2f       	mov	r22, r24
    76b8:	61 70       	andi	r22, 0x01	; 1
    76ba:	62 60       	ori	r22, 0x02	; 2
    76bc:	81 e0       	ldi	r24, 0x01	; 1
    76be:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    76c2:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    76c6:	08 95       	ret

000076c8 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    76c8:	80 91 80 03 	lds	r24, 0x0380
    76cc:	90 e0       	ldi	r25, 0x00	; 0
    76ce:	8c 70       	andi	r24, 0x0C	; 12
    76d0:	90 70       	andi	r25, 0x00	; 0
    76d2:	95 95       	asr	r25
    76d4:	87 95       	ror	r24
    76d6:	95 95       	asr	r25
    76d8:	87 95       	ror	r24
    76da:	61 e0       	ldi	r22, 0x01	; 1
    76dc:	68 27       	eor	r22, r24
    76de:	81 e0       	ldi	r24, 0x01	; 1
    76e0:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    76e4:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    76e8:	08 95       	ret

000076ea <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    76ea:	81 e0       	ldi	r24, 0x01	; 1
    76ec:	60 e0       	ldi	r22, 0x00	; 0
    76ee:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    76f2:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    76f6:	08 95       	ret

000076f8 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    76f8:	81 e0       	ldi	r24, 0x01	; 1
    76fa:	61 e0       	ldi	r22, 0x01	; 1
    76fc:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7700:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7704:	08 95       	ret

00007706 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    7706:	68 2f       	mov	r22, r24
    7708:	61 70       	andi	r22, 0x01	; 1
    770a:	62 60       	ori	r22, 0x02	; 2
    770c:	80 e0       	ldi	r24, 0x00	; 0
    770e:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7712:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7716:	08 95       	ret

00007718 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7718:	60 91 80 03 	lds	r22, 0x0380
    771c:	63 70       	andi	r22, 0x03	; 3
    771e:	81 e0       	ldi	r24, 0x01	; 1
    7720:	68 27       	eor	r22, r24
    7722:	80 e0       	ldi	r24, 0x00	; 0
    7724:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7728:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    772c:	08 95       	ret

0000772e <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    772e:	80 e0       	ldi	r24, 0x00	; 0
    7730:	60 e0       	ldi	r22, 0x00	; 0
    7732:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7736:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    773a:	08 95       	ret

0000773c <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    773c:	80 e0       	ldi	r24, 0x00	; 0
    773e:	61 e0       	ldi	r22, 0x01	; 1
    7740:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7744:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7748:	08 95       	ret

0000774a <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    774a:	68 2f       	mov	r22, r24
    774c:	61 70       	andi	r22, 0x01	; 1
    774e:	62 60       	ori	r22, 0x02	; 2
    7750:	83 e0       	ldi	r24, 0x03	; 3
    7752:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7756:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    775a:	08 95       	ret

0000775c <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    775c:	60 91 80 03 	lds	r22, 0x0380
    7760:	62 95       	swap	r22
    7762:	66 95       	lsr	r22
    7764:	66 95       	lsr	r22
    7766:	63 70       	andi	r22, 0x03	; 3
    7768:	81 e0       	ldi	r24, 0x01	; 1
    776a:	68 27       	eor	r22, r24
    776c:	83 e0       	ldi	r24, 0x03	; 3
    776e:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7772:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7776:	08 95       	ret

00007778 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    7778:	83 e0       	ldi	r24, 0x03	; 3
    777a:	60 e0       	ldi	r22, 0x00	; 0
    777c:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    7780:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7784:	08 95       	ret

00007786 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    7786:	83 e0       	ldi	r24, 0x03	; 3
    7788:	61 e0       	ldi	r22, 0x01	; 1
    778a:	0e 94 03 39 	call	0x7206	; 0x7206 <setLedMode>
    778e:	0e 94 0d 3b 	call	0x761a	; 0x761a <setLeds>
    7792:	08 95       	ret

00007794 <readADC>:
}



void readADC( uint8_t channel )
{
    7794:	ff 92       	push	r15
    7796:	0f 93       	push	r16
    7798:	1f 93       	push	r17
	//set the correct channel first
	channel &= 0x03;
    779a:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    779c:	80 93 ba 08 	sts	0x08BA, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    77a0:	10 92 b9 08 	sts	0x08B9, r1
	i2cDataLen = 1;
    77a4:	ff 24       	eor	r15, r15
    77a6:	f3 94       	inc	r15
    77a8:	f0 92 b8 08 	sts	0x08B8, r15
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    77ac:	80 64       	ori	r24, 0x40	; 64
    77ae:	80 93 77 03 	sts	0x0377, r24
	i2cDestination = PCF8591;
    77b2:	00 e9       	ldi	r16, 0x90	; 144
    77b4:	10 e0       	ldi	r17, 0x00	; 0
    77b6:	10 93 bc 08 	sts	0x08BC, r17
    77ba:	00 93 bb 08 	sts	0x08BB, r16

	i2cAction();
    77be:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    77c2:	f0 92 b9 08 	sts	0x08B9, r15
	i2cDataLen = 2;
    77c6:	82 e0       	ldi	r24, 0x02	; 2
    77c8:	80 93 b8 08 	sts	0x08B8, r24
	i2cDestination = PCF8591;
    77cc:	10 93 bc 08 	sts	0x08BC, r17
    77d0:	00 93 bb 08 	sts	0x08BB, r16

	i2cAction();
    77d4:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>
}
    77d8:	1f 91       	pop	r17
    77da:	0f 91       	pop	r16
    77dc:	ff 90       	pop	r15
    77de:	08 95       	ret

000077e0 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    77e0:	0e 94 ca 3b 	call	0x7794	; 0x7794 <readADC>
    77e4:	08 95       	ret

000077e6 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    77e6:	83 e0       	ldi	r24, 0x03	; 3
    77e8:	0e 94 ca 3b 	call	0x7794	; 0x7794 <readADC>
    77ec:	08 95       	ret

000077ee <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    77ee:	82 e0       	ldi	r24, 0x02	; 2
    77f0:	0e 94 ca 3b 	call	0x7794	; 0x7794 <readADC>
    77f4:	08 95       	ret

000077f6 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    77f6:	81 e0       	ldi	r24, 0x01	; 1
    77f8:	0e 94 ca 3b 	call	0x7794	; 0x7794 <readADC>
    77fc:	08 95       	ret

000077fe <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    77fe:	80 e0       	ldi	r24, 0x00	; 0
    7800:	0e 94 ca 3b 	call	0x7794	; 0x7794 <readADC>
    7804:	08 95       	ret

00007806 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    7806:	10 92 b9 08 	sts	0x08B9, r1
	i2cDataLen = 2;
    780a:	92 e0       	ldi	r25, 0x02	; 2
    780c:	90 93 b8 08 	sts	0x08B8, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    7810:	90 e4       	ldi	r25, 0x40	; 64
    7812:	90 93 77 03 	sts	0x0377, r25
	i2cData[ 1 ] = value;
    7816:	80 93 78 03 	sts	0x0378, r24
	i2cDestination = PCF8591;
    781a:	80 e9       	ldi	r24, 0x90	; 144
    781c:	90 e0       	ldi	r25, 0x00	; 0
    781e:	90 93 bc 08 	sts	0x08BC, r25
    7822:	80 93 bb 08 	sts	0x08BB, r24

	i2cAction();
    7826:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>
}
    782a:	08 95       	ret

0000782c <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    782c:	0e 94 48 39 	call	0x7290	; 0x7290 <V2S>
    7830:	0e 94 03 3c 	call	0x7806	; 0x7806 <writeDAC>
    7834:	08 95       	ret

00007836 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    7836:	81 e0       	ldi	r24, 0x01	; 1
    7838:	80 93 b9 08 	sts	0x08B9, r24
	i2cDataLen = 1;
    783c:	80 93 b8 08 	sts	0x08B8, r24
	i2cDestination = PCF8574;
    7840:	80 e4       	ldi	r24, 0x40	; 64
    7842:	90 e0       	ldi	r25, 0x00	; 0
    7844:	90 93 bc 08 	sts	0x08BC, r25
    7848:	80 93 bb 08 	sts	0x08BB, r24

	i2cAction();
    784c:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>
}
    7850:	08 95       	ret

00007852 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7852:	80 93 7f 03 	sts	0x037F, r24
    7856:	80 93 77 03 	sts	0x0377, r24
	i2cDataLen = 1;
    785a:	81 e0       	ldi	r24, 0x01	; 1
    785c:	80 93 b8 08 	sts	0x08B8, r24
	i2cDataDirection = i2cWrite;
    7860:	10 92 b9 08 	sts	0x08B9, r1
	i2cDestination = PCF8574;
    7864:	80 e4       	ldi	r24, 0x40	; 64
    7866:	90 e0       	ldi	r25, 0x00	; 0
    7868:	90 93 bc 08 	sts	0x08BC, r25
    786c:	80 93 bb 08 	sts	0x08BB, r24

	i2cAction();
    7870:	0e 94 f7 3a 	call	0x75ee	; 0x75ee <i2cAction>
}
    7874:	08 95       	ret

00007876 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7876:	80 91 76 03 	lds	r24, 0x0376
    787a:	ed e5       	ldi	r30, 0x5D	; 93
    787c:	f2 e0       	ldi	r31, 0x02	; 2
    787e:	e8 0f       	add	r30, r24
    7880:	f1 1d       	adc	r31, r1
    7882:	80 91 7f 03 	lds	r24, 0x037F
    7886:	8f 70       	andi	r24, 0x0F	; 15
    7888:	90 81       	ld	r25, Z
    788a:	89 2b       	or	r24, r25
    788c:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7890:	80 91 76 03 	lds	r24, 0x0376
    7894:	89 5f       	subi	r24, 0xF9	; 249
    7896:	87 70       	andi	r24, 0x07	; 7
    7898:	80 93 76 03 	sts	0x0376, r24
}
    789c:	08 95       	ret

0000789e <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    789e:	80 91 76 03 	lds	r24, 0x0376
    78a2:	ed e5       	ldi	r30, 0x5D	; 93
    78a4:	f2 e0       	ldi	r31, 0x02	; 2
    78a6:	e8 0f       	add	r30, r24
    78a8:	f1 1d       	adc	r31, r1
    78aa:	80 91 7f 03 	lds	r24, 0x037F
    78ae:	8f 70       	andi	r24, 0x0F	; 15
    78b0:	90 81       	ld	r25, Z
    78b2:	89 2b       	or	r24, r25
    78b4:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    78b8:	80 91 76 03 	lds	r24, 0x0376
    78bc:	8f 5f       	subi	r24, 0xFF	; 255
    78be:	87 70       	andi	r24, 0x07	; 7
    78c0:	80 93 76 03 	sts	0x0376, r24
}
    78c4:	08 95       	ret

000078c6 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78c6:	80 91 76 03 	lds	r24, 0x0376
    78ca:	ed e5       	ldi	r30, 0x5D	; 93
    78cc:	f2 e0       	ldi	r31, 0x02	; 2
    78ce:	e8 0f       	add	r30, r24
    78d0:	f1 1d       	adc	r31, r1
    78d2:	80 91 7f 03 	lds	r24, 0x037F
    78d6:	8f 70       	andi	r24, 0x0F	; 15
    78d8:	90 81       	ld	r25, Z
    78da:	89 2b       	or	r24, r25
    78dc:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    78e0:	80 91 76 03 	lds	r24, 0x0376
    78e4:	8a 5f       	subi	r24, 0xFA	; 250
    78e6:	86 70       	andi	r24, 0x06	; 6
    78e8:	80 93 76 03 	sts	0x0376, r24
}
    78ec:	08 95       	ret

000078ee <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78ee:	80 91 76 03 	lds	r24, 0x0376
    78f2:	ed e5       	ldi	r30, 0x5D	; 93
    78f4:	f2 e0       	ldi	r31, 0x02	; 2
    78f6:	e8 0f       	add	r30, r24
    78f8:	f1 1d       	adc	r31, r1
    78fa:	80 91 7f 03 	lds	r24, 0x037F
    78fe:	8f 70       	andi	r24, 0x0F	; 15
    7900:	90 81       	ld	r25, Z
    7902:	89 2b       	or	r24, r25
    7904:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    7908:	80 91 76 03 	lds	r24, 0x0376
    790c:	8e 5f       	subi	r24, 0xFE	; 254
    790e:	86 70       	andi	r24, 0x06	; 6
    7910:	80 93 76 03 	sts	0x0376, r24
}
    7914:	08 95       	ret

00007916 <TUM_LKN_Sensorboard_StepperIdle>:
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    7916:	80 91 7f 03 	lds	r24, 0x037F
    791a:	80 6f       	ori	r24, 0xF0	; 240
    791c:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
}
    7920:	08 95       	ret

00007922 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7922:	90 91 7f 03 	lds	r25, 0x037F
    7926:	88 23       	and	r24, r24
    7928:	11 f0       	breq	.+4      	; 0x792e <TUM_LKN_Sensorboard_setBeeper+0xc>
    792a:	80 e0       	ldi	r24, 0x00	; 0
    792c:	01 c0       	rjmp	.+2      	; 0x7930 <TUM_LKN_Sensorboard_setBeeper+0xe>
    792e:	88 e0       	ldi	r24, 0x08	; 8
    7930:	97 7f       	andi	r25, 0xF7	; 247
    7932:	89 2b       	or	r24, r25
    7934:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
    7938:	08 95       	ret

0000793a <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    793a:	40 91 7f 03 	lds	r20, 0x037F
    793e:	21 e0       	ldi	r18, 0x01	; 1
    7940:	30 e0       	ldi	r19, 0x00	; 0
    7942:	02 c0       	rjmp	.+4      	; 0x7948 <TUM_LKN_Sensorboard_writeIO+0xe>
    7944:	22 0f       	add	r18, r18
    7946:	33 1f       	adc	r19, r19
    7948:	8a 95       	dec	r24
    794a:	e2 f7       	brpl	.-8      	; 0x7944 <TUM_LKN_Sensorboard_writeIO+0xa>
    794c:	66 23       	and	r22, r22
    794e:	11 f4       	brne	.+4      	; 0x7954 <TUM_LKN_Sensorboard_writeIO+0x1a>
    7950:	90 e0       	ldi	r25, 0x00	; 0
    7952:	01 c0       	rjmp	.+2      	; 0x7956 <TUM_LKN_Sensorboard_writeIO+0x1c>
    7954:	92 2f       	mov	r25, r18
    7956:	82 2f       	mov	r24, r18
    7958:	80 95       	com	r24
    795a:	84 23       	and	r24, r20
    795c:	89 2b       	or	r24, r25
    795e:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
    7962:	08 95       	ret

00007964 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7964:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
    7968:	08 95       	ret

0000796a <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    796a:	8f ef       	ldi	r24, 0xFF	; 255
    796c:	0e 94 29 3c 	call	0x7852	; 0x7852 <writeIOs>
    7970:	80 e0       	ldi	r24, 0x00	; 0
    7972:	0e 94 03 3c 	call	0x7806	; 0x7806 <writeDAC>
    7976:	08 95       	ret

00007978 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    7978:	a0 91 03 08 	lds	r26, 0x0803
	lds r27,nrk_high_ready_TCB+1
    797c:	b0 91 04 08 	lds	r27, 0x0804

    	;x points to &OSTCB[x]
    
	ld r28,x+
    7980:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7982:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7984:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    7986:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    7988:	ff 91       	pop	r31
	pop r30
    798a:	ef 91       	pop	r30
	pop r29
    798c:	df 91       	pop	r29
	pop r28
    798e:	cf 91       	pop	r28
	pop r27
    7990:	bf 91       	pop	r27
	pop r26
    7992:	af 91       	pop	r26
	pop r25
    7994:	9f 91       	pop	r25
	pop r24			
    7996:	8f 91       	pop	r24
	pop r23
    7998:	7f 91       	pop	r23
	pop r22
    799a:	6f 91       	pop	r22
	pop r21
    799c:	5f 91       	pop	r21
	pop r20	
    799e:	4f 91       	pop	r20
	pop r19
    79a0:	3f 91       	pop	r19
	pop r18	
    79a2:	2f 91       	pop	r18
	pop r17
    79a4:	1f 91       	pop	r17
	pop r16
    79a6:	0f 91       	pop	r16
	pop r15
    79a8:	ff 90       	pop	r15
	pop r14
    79aa:	ef 90       	pop	r14
	pop r13
    79ac:	df 90       	pop	r13
	pop r12
    79ae:	cf 90       	pop	r12
	pop r11
    79b0:	bf 90       	pop	r11
	pop r10
    79b2:	af 90       	pop	r10
	pop r9
    79b4:	9f 90       	pop	r9
	pop r8
    79b6:	8f 90       	pop	r8
	pop r7
    79b8:	7f 90       	pop	r7
	pop r6
    79ba:	6f 90       	pop	r6
	pop r5
    79bc:	5f 90       	pop	r5
	pop r4
    79be:	4f 90       	pop	r4
	pop r3
    79c0:	3f 90       	pop	r3
	pop r2
    79c2:	2f 90       	pop	r2
	pop r1
    79c4:	1f 90       	pop	r1
	pop r0
    79c6:	0f 90       	pop	r0
	out __SREG__, r0
    79c8:	0f be       	out	0x3f, r0	; 63
	pop r0	
    79ca:	0f 90       	pop	r0
	   
    	reti 
    79cc:	18 95       	reti

000079ce <__udivdi3>:
    79ce:	ae e5       	ldi	r26, 0x5E	; 94
    79d0:	b0 e0       	ldi	r27, 0x00	; 0
    79d2:	ed ee       	ldi	r30, 0xED	; 237
    79d4:	fc e3       	ldi	r31, 0x3C	; 60
    79d6:	0c 94 d8 4a 	jmp	0x95b0	; 0x95b0 <__prologue_saves__>
    79da:	a8 e0       	ldi	r26, 0x08	; 8
    79dc:	4e 01       	movw	r8, r28
    79de:	08 94       	sec
    79e0:	81 1c       	adc	r8, r1
    79e2:	91 1c       	adc	r9, r1
    79e4:	f4 01       	movw	r30, r8
    79e6:	6a 2e       	mov	r6, r26
    79e8:	11 92       	st	Z+, r1
    79ea:	6a 94       	dec	r6
    79ec:	e9 f7       	brne	.-6      	; 0x79e8 <__udivdi3+0x1a>
    79ee:	29 83       	std	Y+1, r18	; 0x01
    79f0:	3a 83       	std	Y+2, r19	; 0x02
    79f2:	4b 83       	std	Y+3, r20	; 0x03
    79f4:	5c 83       	std	Y+4, r21	; 0x04
    79f6:	6d 83       	std	Y+5, r22	; 0x05
    79f8:	7e 83       	std	Y+6, r23	; 0x06
    79fa:	8f 83       	std	Y+7, r24	; 0x07
    79fc:	98 87       	std	Y+8, r25	; 0x08
    79fe:	ce 01       	movw	r24, r28
    7a00:	09 96       	adiw	r24, 0x09	; 9
    7a02:	fc 01       	movw	r30, r24
    7a04:	11 92       	st	Z+, r1
    7a06:	aa 95       	dec	r26
    7a08:	e9 f7       	brne	.-6      	; 0x7a04 <__udivdi3+0x36>
    7a0a:	a9 86       	std	Y+9, r10	; 0x09
    7a0c:	ba 86       	std	Y+10, r11	; 0x0a
    7a0e:	cb 86       	std	Y+11, r12	; 0x0b
    7a10:	dc 86       	std	Y+12, r13	; 0x0c
    7a12:	ed 86       	std	Y+13, r14	; 0x0d
    7a14:	fe 86       	std	Y+14, r15	; 0x0e
    7a16:	0f 87       	std	Y+15, r16	; 0x0f
    7a18:	18 8b       	std	Y+16, r17	; 0x10
    7a1a:	29 84       	ldd	r2, Y+9	; 0x09
    7a1c:	3a 84       	ldd	r3, Y+10	; 0x0a
    7a1e:	4b 84       	ldd	r4, Y+11	; 0x0b
    7a20:	5c 84       	ldd	r5, Y+12	; 0x0c
    7a22:	ed 84       	ldd	r14, Y+13	; 0x0d
    7a24:	fe 84       	ldd	r15, Y+14	; 0x0e
    7a26:	0f 85       	ldd	r16, Y+15	; 0x0f
    7a28:	18 89       	ldd	r17, Y+16	; 0x10
    7a2a:	69 80       	ldd	r6, Y+1	; 0x01
    7a2c:	7a 80       	ldd	r7, Y+2	; 0x02
    7a2e:	8b 80       	ldd	r8, Y+3	; 0x03
    7a30:	9c 80       	ldd	r9, Y+4	; 0x04
    7a32:	6d a6       	std	Y+45, r6	; 0x2d
    7a34:	7e a6       	std	Y+46, r7	; 0x2e
    7a36:	8f a6       	std	Y+47, r8	; 0x2f
    7a38:	98 aa       	std	Y+48, r9	; 0x30
    7a3a:	6d 80       	ldd	r6, Y+5	; 0x05
    7a3c:	7e 80       	ldd	r7, Y+6	; 0x06
    7a3e:	8f 80       	ldd	r8, Y+7	; 0x07
    7a40:	98 84       	ldd	r9, Y+8	; 0x08
    7a42:	e1 14       	cp	r14, r1
    7a44:	f1 04       	cpc	r15, r1
    7a46:	01 05       	cpc	r16, r1
    7a48:	11 05       	cpc	r17, r1
    7a4a:	09 f0       	breq	.+2      	; 0x7a4e <__udivdi3+0x80>
    7a4c:	b3 c3       	rjmp	.+1894   	; 0x81b4 <__udivdi3+0x7e6>
    7a4e:	62 14       	cp	r6, r2
    7a50:	73 04       	cpc	r7, r3
    7a52:	84 04       	cpc	r8, r4
    7a54:	95 04       	cpc	r9, r5
    7a56:	08 f0       	brcs	.+2      	; 0x7a5a <__udivdi3+0x8c>
    7a58:	3d c1       	rjmp	.+634    	; 0x7cd4 <__udivdi3+0x306>
    7a5a:	00 e0       	ldi	r16, 0x00	; 0
    7a5c:	20 16       	cp	r2, r16
    7a5e:	00 e0       	ldi	r16, 0x00	; 0
    7a60:	30 06       	cpc	r3, r16
    7a62:	01 e0       	ldi	r16, 0x01	; 1
    7a64:	40 06       	cpc	r4, r16
    7a66:	00 e0       	ldi	r16, 0x00	; 0
    7a68:	50 06       	cpc	r5, r16
    7a6a:	88 f4       	brcc	.+34     	; 0x7a8e <__udivdi3+0xc0>
    7a6c:	1f ef       	ldi	r17, 0xFF	; 255
    7a6e:	21 16       	cp	r2, r17
    7a70:	31 04       	cpc	r3, r1
    7a72:	41 04       	cpc	r4, r1
    7a74:	51 04       	cpc	r5, r1
    7a76:	39 f0       	breq	.+14     	; 0x7a86 <__udivdi3+0xb8>
    7a78:	30 f0       	brcs	.+12     	; 0x7a86 <__udivdi3+0xb8>
    7a7a:	48 e0       	ldi	r20, 0x08	; 8
    7a7c:	e4 2e       	mov	r14, r20
    7a7e:	f1 2c       	mov	r15, r1
    7a80:	01 2d       	mov	r16, r1
    7a82:	11 2d       	mov	r17, r1
    7a84:	18 c0       	rjmp	.+48     	; 0x7ab6 <__udivdi3+0xe8>
    7a86:	ee 24       	eor	r14, r14
    7a88:	ff 24       	eor	r15, r15
    7a8a:	87 01       	movw	r16, r14
    7a8c:	14 c0       	rjmp	.+40     	; 0x7ab6 <__udivdi3+0xe8>
    7a8e:	20 e0       	ldi	r18, 0x00	; 0
    7a90:	22 16       	cp	r2, r18
    7a92:	20 e0       	ldi	r18, 0x00	; 0
    7a94:	32 06       	cpc	r3, r18
    7a96:	20 e0       	ldi	r18, 0x00	; 0
    7a98:	42 06       	cpc	r4, r18
    7a9a:	21 e0       	ldi	r18, 0x01	; 1
    7a9c:	52 06       	cpc	r5, r18
    7a9e:	30 f0       	brcs	.+12     	; 0x7aac <__udivdi3+0xde>
    7aa0:	38 e1       	ldi	r19, 0x18	; 24
    7aa2:	e3 2e       	mov	r14, r19
    7aa4:	f1 2c       	mov	r15, r1
    7aa6:	01 2d       	mov	r16, r1
    7aa8:	11 2d       	mov	r17, r1
    7aaa:	05 c0       	rjmp	.+10     	; 0x7ab6 <__udivdi3+0xe8>
    7aac:	20 e1       	ldi	r18, 0x10	; 16
    7aae:	e2 2e       	mov	r14, r18
    7ab0:	f1 2c       	mov	r15, r1
    7ab2:	01 2d       	mov	r16, r1
    7ab4:	11 2d       	mov	r17, r1
    7ab6:	d2 01       	movw	r26, r4
    7ab8:	c1 01       	movw	r24, r2
    7aba:	0e 2c       	mov	r0, r14
    7abc:	04 c0       	rjmp	.+8      	; 0x7ac6 <__udivdi3+0xf8>
    7abe:	b6 95       	lsr	r27
    7ac0:	a7 95       	ror	r26
    7ac2:	97 95       	ror	r25
    7ac4:	87 95       	ror	r24
    7ac6:	0a 94       	dec	r0
    7ac8:	d2 f7       	brpl	.-12     	; 0x7abe <__udivdi3+0xf0>
    7aca:	85 59       	subi	r24, 0x95	; 149
    7acc:	9d 4f       	sbci	r25, 0xFD	; 253
    7ace:	dc 01       	movw	r26, r24
    7ad0:	2c 91       	ld	r18, X
    7ad2:	80 e2       	ldi	r24, 0x20	; 32
    7ad4:	90 e0       	ldi	r25, 0x00	; 0
    7ad6:	a0 e0       	ldi	r26, 0x00	; 0
    7ad8:	b0 e0       	ldi	r27, 0x00	; 0
    7ada:	8e 19       	sub	r24, r14
    7adc:	9f 09       	sbc	r25, r15
    7ade:	a0 0b       	sbc	r26, r16
    7ae0:	b1 0b       	sbc	r27, r17
    7ae2:	7c 01       	movw	r14, r24
    7ae4:	8d 01       	movw	r16, r26
    7ae6:	e2 1a       	sub	r14, r18
    7ae8:	f1 08       	sbc	r15, r1
    7aea:	01 09       	sbc	r16, r1
    7aec:	11 09       	sbc	r17, r1
    7aee:	e1 14       	cp	r14, r1
    7af0:	f1 04       	cpc	r15, r1
    7af2:	01 05       	cpc	r16, r1
    7af4:	11 05       	cpc	r17, r1
    7af6:	a1 f1       	breq	.+104    	; 0x7b60 <__udivdi3+0x192>
    7af8:	0e 2c       	mov	r0, r14
    7afa:	04 c0       	rjmp	.+8      	; 0x7b04 <__udivdi3+0x136>
    7afc:	22 0c       	add	r2, r2
    7afe:	33 1c       	adc	r3, r3
    7b00:	44 1c       	adc	r4, r4
    7b02:	55 1c       	adc	r5, r5
    7b04:	0a 94       	dec	r0
    7b06:	d2 f7       	brpl	.-12     	; 0x7afc <__udivdi3+0x12e>
    7b08:	a4 01       	movw	r20, r8
    7b0a:	93 01       	movw	r18, r6
    7b0c:	0e 2c       	mov	r0, r14
    7b0e:	04 c0       	rjmp	.+8      	; 0x7b18 <__udivdi3+0x14a>
    7b10:	22 0f       	add	r18, r18
    7b12:	33 1f       	adc	r19, r19
    7b14:	44 1f       	adc	r20, r20
    7b16:	55 1f       	adc	r21, r21
    7b18:	0a 94       	dec	r0
    7b1a:	d2 f7       	brpl	.-12     	; 0x7b10 <__udivdi3+0x142>
    7b1c:	80 e2       	ldi	r24, 0x20	; 32
    7b1e:	90 e0       	ldi	r25, 0x00	; 0
    7b20:	8e 19       	sub	r24, r14
    7b22:	9f 09       	sbc	r25, r15
    7b24:	6d a4       	ldd	r6, Y+45	; 0x2d
    7b26:	7e a4       	ldd	r7, Y+46	; 0x2e
    7b28:	8f a4       	ldd	r8, Y+47	; 0x2f
    7b2a:	98 a8       	ldd	r9, Y+48	; 0x30
    7b2c:	04 c0       	rjmp	.+8      	; 0x7b36 <__udivdi3+0x168>
    7b2e:	96 94       	lsr	r9
    7b30:	87 94       	ror	r8
    7b32:	77 94       	ror	r7
    7b34:	67 94       	ror	r6
    7b36:	8a 95       	dec	r24
    7b38:	d2 f7       	brpl	.-12     	; 0x7b2e <__udivdi3+0x160>
    7b3a:	62 2a       	or	r6, r18
    7b3c:	73 2a       	or	r7, r19
    7b3e:	84 2a       	or	r8, r20
    7b40:	95 2a       	or	r9, r21
    7b42:	ad a4       	ldd	r10, Y+45	; 0x2d
    7b44:	be a4       	ldd	r11, Y+46	; 0x2e
    7b46:	cf a4       	ldd	r12, Y+47	; 0x2f
    7b48:	d8 a8       	ldd	r13, Y+48	; 0x30
    7b4a:	04 c0       	rjmp	.+8      	; 0x7b54 <__udivdi3+0x186>
    7b4c:	aa 0c       	add	r10, r10
    7b4e:	bb 1c       	adc	r11, r11
    7b50:	cc 1c       	adc	r12, r12
    7b52:	dd 1c       	adc	r13, r13
    7b54:	ea 94       	dec	r14
    7b56:	d2 f7       	brpl	.-12     	; 0x7b4c <__udivdi3+0x17e>
    7b58:	ad a6       	std	Y+45, r10	; 0x2d
    7b5a:	be a6       	std	Y+46, r11	; 0x2e
    7b5c:	cf a6       	std	Y+47, r12	; 0x2f
    7b5e:	d8 aa       	std	Y+48, r13	; 0x30
    7b60:	62 01       	movw	r12, r4
    7b62:	ee 24       	eor	r14, r14
    7b64:	ff 24       	eor	r15, r15
    7b66:	cd aa       	std	Y+53, r12	; 0x35
    7b68:	de aa       	std	Y+54, r13	; 0x36
    7b6a:	ef aa       	std	Y+55, r14	; 0x37
    7b6c:	f8 ae       	std	Y+56, r15	; 0x38
    7b6e:	92 01       	movw	r18, r4
    7b70:	81 01       	movw	r16, r2
    7b72:	20 70       	andi	r18, 0x00	; 0
    7b74:	30 70       	andi	r19, 0x00	; 0
    7b76:	09 af       	std	Y+57, r16	; 0x39
    7b78:	1a af       	std	Y+58, r17	; 0x3a
    7b7a:	2b af       	std	Y+59, r18	; 0x3b
    7b7c:	3c af       	std	Y+60, r19	; 0x3c
    7b7e:	c4 01       	movw	r24, r8
    7b80:	b3 01       	movw	r22, r6
    7b82:	a7 01       	movw	r20, r14
    7b84:	96 01       	movw	r18, r12
    7b86:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7b8a:	7b 01       	movw	r14, r22
    7b8c:	8c 01       	movw	r16, r24
    7b8e:	c4 01       	movw	r24, r8
    7b90:	b3 01       	movw	r22, r6
    7b92:	2d a9       	ldd	r18, Y+53	; 0x35
    7b94:	3e a9       	ldd	r19, Y+54	; 0x36
    7b96:	4f a9       	ldd	r20, Y+55	; 0x37
    7b98:	58 ad       	ldd	r21, Y+56	; 0x38
    7b9a:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7b9e:	c9 01       	movw	r24, r18
    7ba0:	da 01       	movw	r26, r20
    7ba2:	3c 01       	movw	r6, r24
    7ba4:	4d 01       	movw	r8, r26
    7ba6:	c4 01       	movw	r24, r8
    7ba8:	b3 01       	movw	r22, r6
    7baa:	29 ad       	ldd	r18, Y+57	; 0x39
    7bac:	3a ad       	ldd	r19, Y+58	; 0x3a
    7bae:	4b ad       	ldd	r20, Y+59	; 0x3b
    7bb0:	5c ad       	ldd	r21, Y+60	; 0x3c
    7bb2:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    7bb6:	9b 01       	movw	r18, r22
    7bb8:	ac 01       	movw	r20, r24
    7bba:	87 01       	movw	r16, r14
    7bbc:	ff 24       	eor	r15, r15
    7bbe:	ee 24       	eor	r14, r14
    7bc0:	ad a4       	ldd	r10, Y+45	; 0x2d
    7bc2:	be a4       	ldd	r11, Y+46	; 0x2e
    7bc4:	cf a4       	ldd	r12, Y+47	; 0x2f
    7bc6:	d8 a8       	ldd	r13, Y+48	; 0x30
    7bc8:	c6 01       	movw	r24, r12
    7bca:	aa 27       	eor	r26, r26
    7bcc:	bb 27       	eor	r27, r27
    7bce:	57 01       	movw	r10, r14
    7bd0:	68 01       	movw	r12, r16
    7bd2:	a8 2a       	or	r10, r24
    7bd4:	b9 2a       	or	r11, r25
    7bd6:	ca 2a       	or	r12, r26
    7bd8:	db 2a       	or	r13, r27
    7bda:	a2 16       	cp	r10, r18
    7bdc:	b3 06       	cpc	r11, r19
    7bde:	c4 06       	cpc	r12, r20
    7be0:	d5 06       	cpc	r13, r21
    7be2:	e0 f4       	brcc	.+56     	; 0x7c1c <__udivdi3+0x24e>
    7be4:	08 94       	sec
    7be6:	61 08       	sbc	r6, r1
    7be8:	71 08       	sbc	r7, r1
    7bea:	81 08       	sbc	r8, r1
    7bec:	91 08       	sbc	r9, r1
    7bee:	a2 0c       	add	r10, r2
    7bf0:	b3 1c       	adc	r11, r3
    7bf2:	c4 1c       	adc	r12, r4
    7bf4:	d5 1c       	adc	r13, r5
    7bf6:	a2 14       	cp	r10, r2
    7bf8:	b3 04       	cpc	r11, r3
    7bfa:	c4 04       	cpc	r12, r4
    7bfc:	d5 04       	cpc	r13, r5
    7bfe:	70 f0       	brcs	.+28     	; 0x7c1c <__udivdi3+0x24e>
    7c00:	a2 16       	cp	r10, r18
    7c02:	b3 06       	cpc	r11, r19
    7c04:	c4 06       	cpc	r12, r20
    7c06:	d5 06       	cpc	r13, r21
    7c08:	48 f4       	brcc	.+18     	; 0x7c1c <__udivdi3+0x24e>
    7c0a:	08 94       	sec
    7c0c:	61 08       	sbc	r6, r1
    7c0e:	71 08       	sbc	r7, r1
    7c10:	81 08       	sbc	r8, r1
    7c12:	91 08       	sbc	r9, r1
    7c14:	a2 0c       	add	r10, r2
    7c16:	b3 1c       	adc	r11, r3
    7c18:	c4 1c       	adc	r12, r4
    7c1a:	d5 1c       	adc	r13, r5
    7c1c:	a2 1a       	sub	r10, r18
    7c1e:	b3 0a       	sbc	r11, r19
    7c20:	c4 0a       	sbc	r12, r20
    7c22:	d5 0a       	sbc	r13, r21
    7c24:	c6 01       	movw	r24, r12
    7c26:	b5 01       	movw	r22, r10
    7c28:	2d a9       	ldd	r18, Y+53	; 0x35
    7c2a:	3e a9       	ldd	r19, Y+54	; 0x36
    7c2c:	4f a9       	ldd	r20, Y+55	; 0x37
    7c2e:	58 ad       	ldd	r21, Y+56	; 0x38
    7c30:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7c34:	7b 01       	movw	r14, r22
    7c36:	8c 01       	movw	r16, r24
    7c38:	c6 01       	movw	r24, r12
    7c3a:	b5 01       	movw	r22, r10
    7c3c:	2d a9       	ldd	r18, Y+53	; 0x35
    7c3e:	3e a9       	ldd	r19, Y+54	; 0x36
    7c40:	4f a9       	ldd	r20, Y+55	; 0x37
    7c42:	58 ad       	ldd	r21, Y+56	; 0x38
    7c44:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7c48:	c9 01       	movw	r24, r18
    7c4a:	da 01       	movw	r26, r20
    7c4c:	5c 01       	movw	r10, r24
    7c4e:	6d 01       	movw	r12, r26
    7c50:	c6 01       	movw	r24, r12
    7c52:	b5 01       	movw	r22, r10
    7c54:	29 ad       	ldd	r18, Y+57	; 0x39
    7c56:	3a ad       	ldd	r19, Y+58	; 0x3a
    7c58:	4b ad       	ldd	r20, Y+59	; 0x3b
    7c5a:	5c ad       	ldd	r21, Y+60	; 0x3c
    7c5c:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    7c60:	9b 01       	movw	r18, r22
    7c62:	ac 01       	movw	r20, r24
    7c64:	87 01       	movw	r16, r14
    7c66:	ff 24       	eor	r15, r15
    7c68:	ee 24       	eor	r14, r14
    7c6a:	8d a5       	ldd	r24, Y+45	; 0x2d
    7c6c:	9e a5       	ldd	r25, Y+46	; 0x2e
    7c6e:	af a5       	ldd	r26, Y+47	; 0x2f
    7c70:	b8 a9       	ldd	r27, Y+48	; 0x30
    7c72:	a0 70       	andi	r26, 0x00	; 0
    7c74:	b0 70       	andi	r27, 0x00	; 0
    7c76:	e8 2a       	or	r14, r24
    7c78:	f9 2a       	or	r15, r25
    7c7a:	0a 2b       	or	r16, r26
    7c7c:	1b 2b       	or	r17, r27
    7c7e:	e2 16       	cp	r14, r18
    7c80:	f3 06       	cpc	r15, r19
    7c82:	04 07       	cpc	r16, r20
    7c84:	15 07       	cpc	r17, r21
    7c86:	c0 f4       	brcc	.+48     	; 0x7cb8 <__udivdi3+0x2ea>
    7c88:	08 94       	sec
    7c8a:	a1 08       	sbc	r10, r1
    7c8c:	b1 08       	sbc	r11, r1
    7c8e:	c1 08       	sbc	r12, r1
    7c90:	d1 08       	sbc	r13, r1
    7c92:	e2 0c       	add	r14, r2
    7c94:	f3 1c       	adc	r15, r3
    7c96:	04 1d       	adc	r16, r4
    7c98:	15 1d       	adc	r17, r5
    7c9a:	e2 14       	cp	r14, r2
    7c9c:	f3 04       	cpc	r15, r3
    7c9e:	04 05       	cpc	r16, r4
    7ca0:	15 05       	cpc	r17, r5
    7ca2:	50 f0       	brcs	.+20     	; 0x7cb8 <__udivdi3+0x2ea>
    7ca4:	e2 16       	cp	r14, r18
    7ca6:	f3 06       	cpc	r15, r19
    7ca8:	04 07       	cpc	r16, r20
    7caa:	15 07       	cpc	r17, r21
    7cac:	28 f4       	brcc	.+10     	; 0x7cb8 <__udivdi3+0x2ea>
    7cae:	08 94       	sec
    7cb0:	a1 08       	sbc	r10, r1
    7cb2:	b1 08       	sbc	r11, r1
    7cb4:	c1 08       	sbc	r12, r1
    7cb6:	d1 08       	sbc	r13, r1
    7cb8:	d3 01       	movw	r26, r6
    7cba:	99 27       	eor	r25, r25
    7cbc:	88 27       	eor	r24, r24
    7cbe:	86 01       	movw	r16, r12
    7cc0:	75 01       	movw	r14, r10
    7cc2:	e8 2a       	or	r14, r24
    7cc4:	f9 2a       	or	r15, r25
    7cc6:	0a 2b       	or	r16, r26
    7cc8:	1b 2b       	or	r17, r27
    7cca:	e9 aa       	std	Y+49, r14	; 0x31
    7ccc:	fa aa       	std	Y+50, r15	; 0x32
    7cce:	0b ab       	std	Y+51, r16	; 0x33
    7cd0:	1c ab       	std	Y+52, r17	; 0x34
    7cd2:	cf c4       	rjmp	.+2462   	; 0x8672 <__udivdi3+0xca4>
    7cd4:	21 14       	cp	r2, r1
    7cd6:	31 04       	cpc	r3, r1
    7cd8:	41 04       	cpc	r4, r1
    7cda:	51 04       	cpc	r5, r1
    7cdc:	71 f4       	brne	.+28     	; 0x7cfa <__udivdi3+0x32c>
    7cde:	61 e0       	ldi	r22, 0x01	; 1
    7ce0:	70 e0       	ldi	r23, 0x00	; 0
    7ce2:	80 e0       	ldi	r24, 0x00	; 0
    7ce4:	90 e0       	ldi	r25, 0x00	; 0
    7ce6:	20 e0       	ldi	r18, 0x00	; 0
    7ce8:	30 e0       	ldi	r19, 0x00	; 0
    7cea:	40 e0       	ldi	r20, 0x00	; 0
    7cec:	50 e0       	ldi	r21, 0x00	; 0
    7cee:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7cf2:	c9 01       	movw	r24, r18
    7cf4:	da 01       	movw	r26, r20
    7cf6:	1c 01       	movw	r2, r24
    7cf8:	2d 01       	movw	r4, r26
    7cfa:	00 e0       	ldi	r16, 0x00	; 0
    7cfc:	20 16       	cp	r2, r16
    7cfe:	00 e0       	ldi	r16, 0x00	; 0
    7d00:	30 06       	cpc	r3, r16
    7d02:	01 e0       	ldi	r16, 0x01	; 1
    7d04:	40 06       	cpc	r4, r16
    7d06:	00 e0       	ldi	r16, 0x00	; 0
    7d08:	50 06       	cpc	r5, r16
    7d0a:	88 f4       	brcc	.+34     	; 0x7d2e <__udivdi3+0x360>
    7d0c:	1f ef       	ldi	r17, 0xFF	; 255
    7d0e:	21 16       	cp	r2, r17
    7d10:	31 04       	cpc	r3, r1
    7d12:	41 04       	cpc	r4, r1
    7d14:	51 04       	cpc	r5, r1
    7d16:	31 f0       	breq	.+12     	; 0x7d24 <__udivdi3+0x356>
    7d18:	28 f0       	brcs	.+10     	; 0x7d24 <__udivdi3+0x356>
    7d1a:	48 e0       	ldi	r20, 0x08	; 8
    7d1c:	50 e0       	ldi	r21, 0x00	; 0
    7d1e:	60 e0       	ldi	r22, 0x00	; 0
    7d20:	70 e0       	ldi	r23, 0x00	; 0
    7d22:	17 c0       	rjmp	.+46     	; 0x7d52 <__udivdi3+0x384>
    7d24:	40 e0       	ldi	r20, 0x00	; 0
    7d26:	50 e0       	ldi	r21, 0x00	; 0
    7d28:	60 e0       	ldi	r22, 0x00	; 0
    7d2a:	70 e0       	ldi	r23, 0x00	; 0
    7d2c:	12 c0       	rjmp	.+36     	; 0x7d52 <__udivdi3+0x384>
    7d2e:	20 e0       	ldi	r18, 0x00	; 0
    7d30:	22 16       	cp	r2, r18
    7d32:	20 e0       	ldi	r18, 0x00	; 0
    7d34:	32 06       	cpc	r3, r18
    7d36:	20 e0       	ldi	r18, 0x00	; 0
    7d38:	42 06       	cpc	r4, r18
    7d3a:	21 e0       	ldi	r18, 0x01	; 1
    7d3c:	52 06       	cpc	r5, r18
    7d3e:	28 f0       	brcs	.+10     	; 0x7d4a <__udivdi3+0x37c>
    7d40:	48 e1       	ldi	r20, 0x18	; 24
    7d42:	50 e0       	ldi	r21, 0x00	; 0
    7d44:	60 e0       	ldi	r22, 0x00	; 0
    7d46:	70 e0       	ldi	r23, 0x00	; 0
    7d48:	04 c0       	rjmp	.+8      	; 0x7d52 <__udivdi3+0x384>
    7d4a:	40 e1       	ldi	r20, 0x10	; 16
    7d4c:	50 e0       	ldi	r21, 0x00	; 0
    7d4e:	60 e0       	ldi	r22, 0x00	; 0
    7d50:	70 e0       	ldi	r23, 0x00	; 0
    7d52:	d2 01       	movw	r26, r4
    7d54:	c1 01       	movw	r24, r2
    7d56:	04 2e       	mov	r0, r20
    7d58:	04 c0       	rjmp	.+8      	; 0x7d62 <__udivdi3+0x394>
    7d5a:	b6 95       	lsr	r27
    7d5c:	a7 95       	ror	r26
    7d5e:	97 95       	ror	r25
    7d60:	87 95       	ror	r24
    7d62:	0a 94       	dec	r0
    7d64:	d2 f7       	brpl	.-12     	; 0x7d5a <__udivdi3+0x38c>
    7d66:	85 59       	subi	r24, 0x95	; 149
    7d68:	9d 4f       	sbci	r25, 0xFD	; 253
    7d6a:	dc 01       	movw	r26, r24
    7d6c:	2c 91       	ld	r18, X
    7d6e:	e0 e2       	ldi	r30, 0x20	; 32
    7d70:	ee 2e       	mov	r14, r30
    7d72:	f1 2c       	mov	r15, r1
    7d74:	01 2d       	mov	r16, r1
    7d76:	11 2d       	mov	r17, r1
    7d78:	d8 01       	movw	r26, r16
    7d7a:	c7 01       	movw	r24, r14
    7d7c:	84 1b       	sub	r24, r20
    7d7e:	95 0b       	sbc	r25, r21
    7d80:	a6 0b       	sbc	r26, r22
    7d82:	b7 0b       	sbc	r27, r23
    7d84:	82 1b       	sub	r24, r18
    7d86:	91 09       	sbc	r25, r1
    7d88:	a1 09       	sbc	r26, r1
    7d8a:	b1 09       	sbc	r27, r1
    7d8c:	00 97       	sbiw	r24, 0x00	; 0
    7d8e:	a1 05       	cpc	r26, r1
    7d90:	b1 05       	cpc	r27, r1
    7d92:	61 f4       	brne	.+24     	; 0x7dac <__udivdi3+0x3de>
    7d94:	64 01       	movw	r12, r8
    7d96:	53 01       	movw	r10, r6
    7d98:	a2 18       	sub	r10, r2
    7d9a:	b3 08       	sbc	r11, r3
    7d9c:	c4 08       	sbc	r12, r4
    7d9e:	d5 08       	sbc	r13, r5
    7da0:	31 e0       	ldi	r19, 0x01	; 1
    7da2:	63 2e       	mov	r6, r19
    7da4:	71 2c       	mov	r7, r1
    7da6:	81 2c       	mov	r8, r1
    7da8:	91 2c       	mov	r9, r1
    7daa:	1e c1       	rjmp	.+572    	; 0x7fe8 <__udivdi3+0x61a>
    7dac:	6f 96       	adiw	r28, 0x1f	; 31
    7dae:	8f af       	std	Y+63, r24	; 0x3f
    7db0:	6f 97       	sbiw	r28, 0x1f	; 31
    7db2:	08 2e       	mov	r0, r24
    7db4:	04 c0       	rjmp	.+8      	; 0x7dbe <__udivdi3+0x3f0>
    7db6:	22 0c       	add	r2, r2
    7db8:	33 1c       	adc	r3, r3
    7dba:	44 1c       	adc	r4, r4
    7dbc:	55 1c       	adc	r5, r5
    7dbe:	0a 94       	dec	r0
    7dc0:	d2 f7       	brpl	.-12     	; 0x7db6 <__udivdi3+0x3e8>
    7dc2:	ee 2d       	mov	r30, r14
    7dc4:	e8 1b       	sub	r30, r24
    7dc6:	64 01       	movw	r12, r8
    7dc8:	53 01       	movw	r10, r6
    7dca:	0e 2e       	mov	r0, r30
    7dcc:	04 c0       	rjmp	.+8      	; 0x7dd6 <__udivdi3+0x408>
    7dce:	d6 94       	lsr	r13
    7dd0:	c7 94       	ror	r12
    7dd2:	b7 94       	ror	r11
    7dd4:	a7 94       	ror	r10
    7dd6:	0a 94       	dec	r0
    7dd8:	d2 f7       	brpl	.-12     	; 0x7dce <__udivdi3+0x400>
    7dda:	a4 01       	movw	r20, r8
    7ddc:	93 01       	movw	r18, r6
    7dde:	6f 96       	adiw	r28, 0x1f	; 31
    7de0:	0f ac       	ldd	r0, Y+63	; 0x3f
    7de2:	6f 97       	sbiw	r28, 0x1f	; 31
    7de4:	04 c0       	rjmp	.+8      	; 0x7dee <__udivdi3+0x420>
    7de6:	22 0f       	add	r18, r18
    7de8:	33 1f       	adc	r19, r19
    7dea:	44 1f       	adc	r20, r20
    7dec:	55 1f       	adc	r21, r21
    7dee:	0a 94       	dec	r0
    7df0:	d2 f7       	brpl	.-12     	; 0x7de6 <__udivdi3+0x418>
    7df2:	6d a4       	ldd	r6, Y+45	; 0x2d
    7df4:	7e a4       	ldd	r7, Y+46	; 0x2e
    7df6:	8f a4       	ldd	r8, Y+47	; 0x2f
    7df8:	98 a8       	ldd	r9, Y+48	; 0x30
    7dfa:	0e 2e       	mov	r0, r30
    7dfc:	04 c0       	rjmp	.+8      	; 0x7e06 <__udivdi3+0x438>
    7dfe:	96 94       	lsr	r9
    7e00:	87 94       	ror	r8
    7e02:	77 94       	ror	r7
    7e04:	67 94       	ror	r6
    7e06:	0a 94       	dec	r0
    7e08:	d2 f7       	brpl	.-12     	; 0x7dfe <__udivdi3+0x430>
    7e0a:	84 01       	movw	r16, r8
    7e0c:	73 01       	movw	r14, r6
    7e0e:	e2 2a       	or	r14, r18
    7e10:	f3 2a       	or	r15, r19
    7e12:	04 2b       	or	r16, r20
    7e14:	15 2b       	or	r17, r21
    7e16:	e9 a6       	std	Y+41, r14	; 0x29
    7e18:	fa a6       	std	Y+42, r15	; 0x2a
    7e1a:	0b a7       	std	Y+43, r16	; 0x2b
    7e1c:	1c a7       	std	Y+44, r17	; 0x2c
    7e1e:	32 01       	movw	r6, r4
    7e20:	88 24       	eor	r8, r8
    7e22:	99 24       	eor	r9, r9
    7e24:	92 01       	movw	r18, r4
    7e26:	81 01       	movw	r16, r2
    7e28:	20 70       	andi	r18, 0x00	; 0
    7e2a:	30 70       	andi	r19, 0x00	; 0
    7e2c:	21 96       	adiw	r28, 0x01	; 1
    7e2e:	0c af       	std	Y+60, r16	; 0x3c
    7e30:	1d af       	std	Y+61, r17	; 0x3d
    7e32:	2e af       	std	Y+62, r18	; 0x3e
    7e34:	3f af       	std	Y+63, r19	; 0x3f
    7e36:	21 97       	sbiw	r28, 0x01	; 1
    7e38:	c6 01       	movw	r24, r12
    7e3a:	b5 01       	movw	r22, r10
    7e3c:	a4 01       	movw	r20, r8
    7e3e:	93 01       	movw	r18, r6
    7e40:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7e44:	7b 01       	movw	r14, r22
    7e46:	8c 01       	movw	r16, r24
    7e48:	c6 01       	movw	r24, r12
    7e4a:	b5 01       	movw	r22, r10
    7e4c:	a4 01       	movw	r20, r8
    7e4e:	93 01       	movw	r18, r6
    7e50:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7e54:	c9 01       	movw	r24, r18
    7e56:	da 01       	movw	r26, r20
    7e58:	25 96       	adiw	r28, 0x05	; 5
    7e5a:	8c af       	std	Y+60, r24	; 0x3c
    7e5c:	9d af       	std	Y+61, r25	; 0x3d
    7e5e:	ae af       	std	Y+62, r26	; 0x3e
    7e60:	bf af       	std	Y+63, r27	; 0x3f
    7e62:	25 97       	sbiw	r28, 0x05	; 5
    7e64:	bc 01       	movw	r22, r24
    7e66:	cd 01       	movw	r24, r26
    7e68:	21 96       	adiw	r28, 0x01	; 1
    7e6a:	2c ad       	ldd	r18, Y+60	; 0x3c
    7e6c:	3d ad       	ldd	r19, Y+61	; 0x3d
    7e6e:	4e ad       	ldd	r20, Y+62	; 0x3e
    7e70:	5f ad       	ldd	r21, Y+63	; 0x3f
    7e72:	21 97       	sbiw	r28, 0x01	; 1
    7e74:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    7e78:	9b 01       	movw	r18, r22
    7e7a:	ac 01       	movw	r20, r24
    7e7c:	87 01       	movw	r16, r14
    7e7e:	ff 24       	eor	r15, r15
    7e80:	ee 24       	eor	r14, r14
    7e82:	a9 a4       	ldd	r10, Y+41	; 0x29
    7e84:	ba a4       	ldd	r11, Y+42	; 0x2a
    7e86:	cb a4       	ldd	r12, Y+43	; 0x2b
    7e88:	dc a4       	ldd	r13, Y+44	; 0x2c
    7e8a:	c6 01       	movw	r24, r12
    7e8c:	aa 27       	eor	r26, r26
    7e8e:	bb 27       	eor	r27, r27
    7e90:	5c 01       	movw	r10, r24
    7e92:	6d 01       	movw	r12, r26
    7e94:	ae 28       	or	r10, r14
    7e96:	bf 28       	or	r11, r15
    7e98:	c0 2a       	or	r12, r16
    7e9a:	d1 2a       	or	r13, r17
    7e9c:	a2 16       	cp	r10, r18
    7e9e:	b3 06       	cpc	r11, r19
    7ea0:	c4 06       	cpc	r12, r20
    7ea2:	d5 06       	cpc	r13, r21
    7ea4:	60 f5       	brcc	.+88     	; 0x7efe <__udivdi3+0x530>
    7ea6:	25 96       	adiw	r28, 0x05	; 5
    7ea8:	6c ad       	ldd	r22, Y+60	; 0x3c
    7eaa:	7d ad       	ldd	r23, Y+61	; 0x3d
    7eac:	8e ad       	ldd	r24, Y+62	; 0x3e
    7eae:	9f ad       	ldd	r25, Y+63	; 0x3f
    7eb0:	25 97       	sbiw	r28, 0x05	; 5
    7eb2:	61 50       	subi	r22, 0x01	; 1
    7eb4:	70 40       	sbci	r23, 0x00	; 0
    7eb6:	80 40       	sbci	r24, 0x00	; 0
    7eb8:	90 40       	sbci	r25, 0x00	; 0
    7eba:	25 96       	adiw	r28, 0x05	; 5
    7ebc:	6c af       	std	Y+60, r22	; 0x3c
    7ebe:	7d af       	std	Y+61, r23	; 0x3d
    7ec0:	8e af       	std	Y+62, r24	; 0x3e
    7ec2:	9f af       	std	Y+63, r25	; 0x3f
    7ec4:	25 97       	sbiw	r28, 0x05	; 5
    7ec6:	a2 0c       	add	r10, r2
    7ec8:	b3 1c       	adc	r11, r3
    7eca:	c4 1c       	adc	r12, r4
    7ecc:	d5 1c       	adc	r13, r5
    7ece:	a2 14       	cp	r10, r2
    7ed0:	b3 04       	cpc	r11, r3
    7ed2:	c4 04       	cpc	r12, r4
    7ed4:	d5 04       	cpc	r13, r5
    7ed6:	98 f0       	brcs	.+38     	; 0x7efe <__udivdi3+0x530>
    7ed8:	a2 16       	cp	r10, r18
    7eda:	b3 06       	cpc	r11, r19
    7edc:	c4 06       	cpc	r12, r20
    7ede:	d5 06       	cpc	r13, r21
    7ee0:	70 f4       	brcc	.+28     	; 0x7efe <__udivdi3+0x530>
    7ee2:	61 50       	subi	r22, 0x01	; 1
    7ee4:	70 40       	sbci	r23, 0x00	; 0
    7ee6:	80 40       	sbci	r24, 0x00	; 0
    7ee8:	90 40       	sbci	r25, 0x00	; 0
    7eea:	25 96       	adiw	r28, 0x05	; 5
    7eec:	6c af       	std	Y+60, r22	; 0x3c
    7eee:	7d af       	std	Y+61, r23	; 0x3d
    7ef0:	8e af       	std	Y+62, r24	; 0x3e
    7ef2:	9f af       	std	Y+63, r25	; 0x3f
    7ef4:	25 97       	sbiw	r28, 0x05	; 5
    7ef6:	a2 0c       	add	r10, r2
    7ef8:	b3 1c       	adc	r11, r3
    7efa:	c4 1c       	adc	r12, r4
    7efc:	d5 1c       	adc	r13, r5
    7efe:	a2 1a       	sub	r10, r18
    7f00:	b3 0a       	sbc	r11, r19
    7f02:	c4 0a       	sbc	r12, r20
    7f04:	d5 0a       	sbc	r13, r21
    7f06:	c6 01       	movw	r24, r12
    7f08:	b5 01       	movw	r22, r10
    7f0a:	a4 01       	movw	r20, r8
    7f0c:	93 01       	movw	r18, r6
    7f0e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7f12:	7b 01       	movw	r14, r22
    7f14:	8c 01       	movw	r16, r24
    7f16:	c6 01       	movw	r24, r12
    7f18:	b5 01       	movw	r22, r10
    7f1a:	a4 01       	movw	r20, r8
    7f1c:	93 01       	movw	r18, r6
    7f1e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    7f22:	c9 01       	movw	r24, r18
    7f24:	da 01       	movw	r26, r20
    7f26:	3c 01       	movw	r6, r24
    7f28:	4d 01       	movw	r8, r26
    7f2a:	c4 01       	movw	r24, r8
    7f2c:	b3 01       	movw	r22, r6
    7f2e:	21 96       	adiw	r28, 0x01	; 1
    7f30:	2c ad       	ldd	r18, Y+60	; 0x3c
    7f32:	3d ad       	ldd	r19, Y+61	; 0x3d
    7f34:	4e ad       	ldd	r20, Y+62	; 0x3e
    7f36:	5f ad       	ldd	r21, Y+63	; 0x3f
    7f38:	21 97       	sbiw	r28, 0x01	; 1
    7f3a:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    7f3e:	9b 01       	movw	r18, r22
    7f40:	ac 01       	movw	r20, r24
    7f42:	87 01       	movw	r16, r14
    7f44:	ff 24       	eor	r15, r15
    7f46:	ee 24       	eor	r14, r14
    7f48:	89 a5       	ldd	r24, Y+41	; 0x29
    7f4a:	9a a5       	ldd	r25, Y+42	; 0x2a
    7f4c:	ab a5       	ldd	r26, Y+43	; 0x2b
    7f4e:	bc a5       	ldd	r27, Y+44	; 0x2c
    7f50:	a0 70       	andi	r26, 0x00	; 0
    7f52:	b0 70       	andi	r27, 0x00	; 0
    7f54:	57 01       	movw	r10, r14
    7f56:	68 01       	movw	r12, r16
    7f58:	a8 2a       	or	r10, r24
    7f5a:	b9 2a       	or	r11, r25
    7f5c:	ca 2a       	or	r12, r26
    7f5e:	db 2a       	or	r13, r27
    7f60:	a2 16       	cp	r10, r18
    7f62:	b3 06       	cpc	r11, r19
    7f64:	c4 06       	cpc	r12, r20
    7f66:	d5 06       	cpc	r13, r21
    7f68:	e0 f4       	brcc	.+56     	; 0x7fa2 <__udivdi3+0x5d4>
    7f6a:	08 94       	sec
    7f6c:	61 08       	sbc	r6, r1
    7f6e:	71 08       	sbc	r7, r1
    7f70:	81 08       	sbc	r8, r1
    7f72:	91 08       	sbc	r9, r1
    7f74:	a2 0c       	add	r10, r2
    7f76:	b3 1c       	adc	r11, r3
    7f78:	c4 1c       	adc	r12, r4
    7f7a:	d5 1c       	adc	r13, r5
    7f7c:	a2 14       	cp	r10, r2
    7f7e:	b3 04       	cpc	r11, r3
    7f80:	c4 04       	cpc	r12, r4
    7f82:	d5 04       	cpc	r13, r5
    7f84:	70 f0       	brcs	.+28     	; 0x7fa2 <__udivdi3+0x5d4>
    7f86:	a2 16       	cp	r10, r18
    7f88:	b3 06       	cpc	r11, r19
    7f8a:	c4 06       	cpc	r12, r20
    7f8c:	d5 06       	cpc	r13, r21
    7f8e:	48 f4       	brcc	.+18     	; 0x7fa2 <__udivdi3+0x5d4>
    7f90:	08 94       	sec
    7f92:	61 08       	sbc	r6, r1
    7f94:	71 08       	sbc	r7, r1
    7f96:	81 08       	sbc	r8, r1
    7f98:	91 08       	sbc	r9, r1
    7f9a:	a2 0c       	add	r10, r2
    7f9c:	b3 1c       	adc	r11, r3
    7f9e:	c4 1c       	adc	r12, r4
    7fa0:	d5 1c       	adc	r13, r5
    7fa2:	8d a5       	ldd	r24, Y+45	; 0x2d
    7fa4:	9e a5       	ldd	r25, Y+46	; 0x2e
    7fa6:	af a5       	ldd	r26, Y+47	; 0x2f
    7fa8:	b8 a9       	ldd	r27, Y+48	; 0x30
    7faa:	6f 96       	adiw	r28, 0x1f	; 31
    7fac:	0f ac       	ldd	r0, Y+63	; 0x3f
    7fae:	6f 97       	sbiw	r28, 0x1f	; 31
    7fb0:	04 c0       	rjmp	.+8      	; 0x7fba <__udivdi3+0x5ec>
    7fb2:	88 0f       	add	r24, r24
    7fb4:	99 1f       	adc	r25, r25
    7fb6:	aa 1f       	adc	r26, r26
    7fb8:	bb 1f       	adc	r27, r27
    7fba:	0a 94       	dec	r0
    7fbc:	d2 f7       	brpl	.-12     	; 0x7fb2 <__udivdi3+0x5e4>
    7fbe:	8d a7       	std	Y+45, r24	; 0x2d
    7fc0:	9e a7       	std	Y+46, r25	; 0x2e
    7fc2:	af a7       	std	Y+47, r26	; 0x2f
    7fc4:	b8 ab       	std	Y+48, r27	; 0x30
    7fc6:	a2 1a       	sub	r10, r18
    7fc8:	b3 0a       	sbc	r11, r19
    7fca:	c4 0a       	sbc	r12, r20
    7fcc:	d5 0a       	sbc	r13, r21
    7fce:	25 96       	adiw	r28, 0x05	; 5
    7fd0:	ec ac       	ldd	r14, Y+60	; 0x3c
    7fd2:	fd ac       	ldd	r15, Y+61	; 0x3d
    7fd4:	0e ad       	ldd	r16, Y+62	; 0x3e
    7fd6:	1f ad       	ldd	r17, Y+63	; 0x3f
    7fd8:	25 97       	sbiw	r28, 0x05	; 5
    7fda:	d7 01       	movw	r26, r14
    7fdc:	99 27       	eor	r25, r25
    7fde:	88 27       	eor	r24, r24
    7fe0:	68 2a       	or	r6, r24
    7fe2:	79 2a       	or	r7, r25
    7fe4:	8a 2a       	or	r8, r26
    7fe6:	9b 2a       	or	r9, r27
    7fe8:	82 01       	movw	r16, r4
    7fea:	22 27       	eor	r18, r18
    7fec:	33 27       	eor	r19, r19
    7fee:	29 96       	adiw	r28, 0x09	; 9
    7ff0:	0c af       	std	Y+60, r16	; 0x3c
    7ff2:	1d af       	std	Y+61, r17	; 0x3d
    7ff4:	2e af       	std	Y+62, r18	; 0x3e
    7ff6:	3f af       	std	Y+63, r19	; 0x3f
    7ff8:	29 97       	sbiw	r28, 0x09	; 9
    7ffa:	a2 01       	movw	r20, r4
    7ffc:	91 01       	movw	r18, r2
    7ffe:	40 70       	andi	r20, 0x00	; 0
    8000:	50 70       	andi	r21, 0x00	; 0
    8002:	2d 96       	adiw	r28, 0x0d	; 13
    8004:	2c af       	std	Y+60, r18	; 0x3c
    8006:	3d af       	std	Y+61, r19	; 0x3d
    8008:	4e af       	std	Y+62, r20	; 0x3e
    800a:	5f af       	std	Y+63, r21	; 0x3f
    800c:	2d 97       	sbiw	r28, 0x0d	; 13
    800e:	c6 01       	movw	r24, r12
    8010:	b5 01       	movw	r22, r10
    8012:	29 96       	adiw	r28, 0x09	; 9
    8014:	2c ad       	ldd	r18, Y+60	; 0x3c
    8016:	3d ad       	ldd	r19, Y+61	; 0x3d
    8018:	4e ad       	ldd	r20, Y+62	; 0x3e
    801a:	5f ad       	ldd	r21, Y+63	; 0x3f
    801c:	29 97       	sbiw	r28, 0x09	; 9
    801e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8022:	7b 01       	movw	r14, r22
    8024:	8c 01       	movw	r16, r24
    8026:	c6 01       	movw	r24, r12
    8028:	b5 01       	movw	r22, r10
    802a:	29 96       	adiw	r28, 0x09	; 9
    802c:	2c ad       	ldd	r18, Y+60	; 0x3c
    802e:	3d ad       	ldd	r19, Y+61	; 0x3d
    8030:	4e ad       	ldd	r20, Y+62	; 0x3e
    8032:	5f ad       	ldd	r21, Y+63	; 0x3f
    8034:	29 97       	sbiw	r28, 0x09	; 9
    8036:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    803a:	c9 01       	movw	r24, r18
    803c:	da 01       	movw	r26, r20
    803e:	61 96       	adiw	r28, 0x11	; 17
    8040:	8c af       	std	Y+60, r24	; 0x3c
    8042:	9d af       	std	Y+61, r25	; 0x3d
    8044:	ae af       	std	Y+62, r26	; 0x3e
    8046:	bf af       	std	Y+63, r27	; 0x3f
    8048:	61 97       	sbiw	r28, 0x11	; 17
    804a:	bc 01       	movw	r22, r24
    804c:	cd 01       	movw	r24, r26
    804e:	2d 96       	adiw	r28, 0x0d	; 13
    8050:	2c ad       	ldd	r18, Y+60	; 0x3c
    8052:	3d ad       	ldd	r19, Y+61	; 0x3d
    8054:	4e ad       	ldd	r20, Y+62	; 0x3e
    8056:	5f ad       	ldd	r21, Y+63	; 0x3f
    8058:	2d 97       	sbiw	r28, 0x0d	; 13
    805a:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    805e:	9b 01       	movw	r18, r22
    8060:	ac 01       	movw	r20, r24
    8062:	87 01       	movw	r16, r14
    8064:	ff 24       	eor	r15, r15
    8066:	ee 24       	eor	r14, r14
    8068:	ad a4       	ldd	r10, Y+45	; 0x2d
    806a:	be a4       	ldd	r11, Y+46	; 0x2e
    806c:	cf a4       	ldd	r12, Y+47	; 0x2f
    806e:	d8 a8       	ldd	r13, Y+48	; 0x30
    8070:	c6 01       	movw	r24, r12
    8072:	aa 27       	eor	r26, r26
    8074:	bb 27       	eor	r27, r27
    8076:	57 01       	movw	r10, r14
    8078:	68 01       	movw	r12, r16
    807a:	a8 2a       	or	r10, r24
    807c:	b9 2a       	or	r11, r25
    807e:	ca 2a       	or	r12, r26
    8080:	db 2a       	or	r13, r27
    8082:	a2 16       	cp	r10, r18
    8084:	b3 06       	cpc	r11, r19
    8086:	c4 06       	cpc	r12, r20
    8088:	d5 06       	cpc	r13, r21
    808a:	60 f5       	brcc	.+88     	; 0x80e4 <__udivdi3+0x716>
    808c:	61 96       	adiw	r28, 0x11	; 17
    808e:	6c ad       	ldd	r22, Y+60	; 0x3c
    8090:	7d ad       	ldd	r23, Y+61	; 0x3d
    8092:	8e ad       	ldd	r24, Y+62	; 0x3e
    8094:	9f ad       	ldd	r25, Y+63	; 0x3f
    8096:	61 97       	sbiw	r28, 0x11	; 17
    8098:	61 50       	subi	r22, 0x01	; 1
    809a:	70 40       	sbci	r23, 0x00	; 0
    809c:	80 40       	sbci	r24, 0x00	; 0
    809e:	90 40       	sbci	r25, 0x00	; 0
    80a0:	61 96       	adiw	r28, 0x11	; 17
    80a2:	6c af       	std	Y+60, r22	; 0x3c
    80a4:	7d af       	std	Y+61, r23	; 0x3d
    80a6:	8e af       	std	Y+62, r24	; 0x3e
    80a8:	9f af       	std	Y+63, r25	; 0x3f
    80aa:	61 97       	sbiw	r28, 0x11	; 17
    80ac:	a2 0c       	add	r10, r2
    80ae:	b3 1c       	adc	r11, r3
    80b0:	c4 1c       	adc	r12, r4
    80b2:	d5 1c       	adc	r13, r5
    80b4:	a2 14       	cp	r10, r2
    80b6:	b3 04       	cpc	r11, r3
    80b8:	c4 04       	cpc	r12, r4
    80ba:	d5 04       	cpc	r13, r5
    80bc:	98 f0       	brcs	.+38     	; 0x80e4 <__udivdi3+0x716>
    80be:	a2 16       	cp	r10, r18
    80c0:	b3 06       	cpc	r11, r19
    80c2:	c4 06       	cpc	r12, r20
    80c4:	d5 06       	cpc	r13, r21
    80c6:	70 f4       	brcc	.+28     	; 0x80e4 <__udivdi3+0x716>
    80c8:	61 50       	subi	r22, 0x01	; 1
    80ca:	70 40       	sbci	r23, 0x00	; 0
    80cc:	80 40       	sbci	r24, 0x00	; 0
    80ce:	90 40       	sbci	r25, 0x00	; 0
    80d0:	61 96       	adiw	r28, 0x11	; 17
    80d2:	6c af       	std	Y+60, r22	; 0x3c
    80d4:	7d af       	std	Y+61, r23	; 0x3d
    80d6:	8e af       	std	Y+62, r24	; 0x3e
    80d8:	9f af       	std	Y+63, r25	; 0x3f
    80da:	61 97       	sbiw	r28, 0x11	; 17
    80dc:	a2 0c       	add	r10, r2
    80de:	b3 1c       	adc	r11, r3
    80e0:	c4 1c       	adc	r12, r4
    80e2:	d5 1c       	adc	r13, r5
    80e4:	a2 1a       	sub	r10, r18
    80e6:	b3 0a       	sbc	r11, r19
    80e8:	c4 0a       	sbc	r12, r20
    80ea:	d5 0a       	sbc	r13, r21
    80ec:	c6 01       	movw	r24, r12
    80ee:	b5 01       	movw	r22, r10
    80f0:	29 96       	adiw	r28, 0x09	; 9
    80f2:	2c ad       	ldd	r18, Y+60	; 0x3c
    80f4:	3d ad       	ldd	r19, Y+61	; 0x3d
    80f6:	4e ad       	ldd	r20, Y+62	; 0x3e
    80f8:	5f ad       	ldd	r21, Y+63	; 0x3f
    80fa:	29 97       	sbiw	r28, 0x09	; 9
    80fc:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8100:	7b 01       	movw	r14, r22
    8102:	8c 01       	movw	r16, r24
    8104:	c6 01       	movw	r24, r12
    8106:	b5 01       	movw	r22, r10
    8108:	29 96       	adiw	r28, 0x09	; 9
    810a:	2c ad       	ldd	r18, Y+60	; 0x3c
    810c:	3d ad       	ldd	r19, Y+61	; 0x3d
    810e:	4e ad       	ldd	r20, Y+62	; 0x3e
    8110:	5f ad       	ldd	r21, Y+63	; 0x3f
    8112:	29 97       	sbiw	r28, 0x09	; 9
    8114:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8118:	c9 01       	movw	r24, r18
    811a:	da 01       	movw	r26, r20
    811c:	5c 01       	movw	r10, r24
    811e:	6d 01       	movw	r12, r26
    8120:	c6 01       	movw	r24, r12
    8122:	b5 01       	movw	r22, r10
    8124:	2d 96       	adiw	r28, 0x0d	; 13
    8126:	2c ad       	ldd	r18, Y+60	; 0x3c
    8128:	3d ad       	ldd	r19, Y+61	; 0x3d
    812a:	4e ad       	ldd	r20, Y+62	; 0x3e
    812c:	5f ad       	ldd	r21, Y+63	; 0x3f
    812e:	2d 97       	sbiw	r28, 0x0d	; 13
    8130:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    8134:	9b 01       	movw	r18, r22
    8136:	ac 01       	movw	r20, r24
    8138:	87 01       	movw	r16, r14
    813a:	ff 24       	eor	r15, r15
    813c:	ee 24       	eor	r14, r14
    813e:	8d a5       	ldd	r24, Y+45	; 0x2d
    8140:	9e a5       	ldd	r25, Y+46	; 0x2e
    8142:	af a5       	ldd	r26, Y+47	; 0x2f
    8144:	b8 a9       	ldd	r27, Y+48	; 0x30
    8146:	a0 70       	andi	r26, 0x00	; 0
    8148:	b0 70       	andi	r27, 0x00	; 0
    814a:	e8 2a       	or	r14, r24
    814c:	f9 2a       	or	r15, r25
    814e:	0a 2b       	or	r16, r26
    8150:	1b 2b       	or	r17, r27
    8152:	e2 16       	cp	r14, r18
    8154:	f3 06       	cpc	r15, r19
    8156:	04 07       	cpc	r16, r20
    8158:	15 07       	cpc	r17, r21
    815a:	c0 f4       	brcc	.+48     	; 0x818c <__udivdi3+0x7be>
    815c:	08 94       	sec
    815e:	a1 08       	sbc	r10, r1
    8160:	b1 08       	sbc	r11, r1
    8162:	c1 08       	sbc	r12, r1
    8164:	d1 08       	sbc	r13, r1
    8166:	e2 0c       	add	r14, r2
    8168:	f3 1c       	adc	r15, r3
    816a:	04 1d       	adc	r16, r4
    816c:	15 1d       	adc	r17, r5
    816e:	e2 14       	cp	r14, r2
    8170:	f3 04       	cpc	r15, r3
    8172:	04 05       	cpc	r16, r4
    8174:	15 05       	cpc	r17, r5
    8176:	50 f0       	brcs	.+20     	; 0x818c <__udivdi3+0x7be>
    8178:	e2 16       	cp	r14, r18
    817a:	f3 06       	cpc	r15, r19
    817c:	04 07       	cpc	r16, r20
    817e:	15 07       	cpc	r17, r21
    8180:	28 f4       	brcc	.+10     	; 0x818c <__udivdi3+0x7be>
    8182:	08 94       	sec
    8184:	a1 08       	sbc	r10, r1
    8186:	b1 08       	sbc	r11, r1
    8188:	c1 08       	sbc	r12, r1
    818a:	d1 08       	sbc	r13, r1
    818c:	61 96       	adiw	r28, 0x11	; 17
    818e:	ec ac       	ldd	r14, Y+60	; 0x3c
    8190:	fd ac       	ldd	r15, Y+61	; 0x3d
    8192:	0e ad       	ldd	r16, Y+62	; 0x3e
    8194:	1f ad       	ldd	r17, Y+63	; 0x3f
    8196:	61 97       	sbiw	r28, 0x11	; 17
    8198:	d7 01       	movw	r26, r14
    819a:	99 27       	eor	r25, r25
    819c:	88 27       	eor	r24, r24
    819e:	96 01       	movw	r18, r12
    81a0:	85 01       	movw	r16, r10
    81a2:	08 2b       	or	r16, r24
    81a4:	19 2b       	or	r17, r25
    81a6:	2a 2b       	or	r18, r26
    81a8:	3b 2b       	or	r19, r27
    81aa:	09 ab       	std	Y+49, r16	; 0x31
    81ac:	1a ab       	std	Y+50, r17	; 0x32
    81ae:	2b ab       	std	Y+51, r18	; 0x33
    81b0:	3c ab       	std	Y+52, r19	; 0x34
    81b2:	62 c2       	rjmp	.+1220   	; 0x8678 <__udivdi3+0xcaa>
    81b4:	6e 14       	cp	r6, r14
    81b6:	7f 04       	cpc	r7, r15
    81b8:	80 06       	cpc	r8, r16
    81ba:	91 06       	cpc	r9, r17
    81bc:	08 f4       	brcc	.+2      	; 0x81c0 <__udivdi3+0x7f2>
    81be:	51 c2       	rjmp	.+1186   	; 0x8662 <__udivdi3+0xc94>
    81c0:	20 e0       	ldi	r18, 0x00	; 0
    81c2:	e2 16       	cp	r14, r18
    81c4:	20 e0       	ldi	r18, 0x00	; 0
    81c6:	f2 06       	cpc	r15, r18
    81c8:	21 e0       	ldi	r18, 0x01	; 1
    81ca:	02 07       	cpc	r16, r18
    81cc:	20 e0       	ldi	r18, 0x00	; 0
    81ce:	12 07       	cpc	r17, r18
    81d0:	88 f4       	brcc	.+34     	; 0x81f4 <__udivdi3+0x826>
    81d2:	3f ef       	ldi	r19, 0xFF	; 255
    81d4:	e3 16       	cp	r14, r19
    81d6:	f1 04       	cpc	r15, r1
    81d8:	01 05       	cpc	r16, r1
    81da:	11 05       	cpc	r17, r1
    81dc:	31 f0       	breq	.+12     	; 0x81ea <__udivdi3+0x81c>
    81de:	28 f0       	brcs	.+10     	; 0x81ea <__udivdi3+0x81c>
    81e0:	48 e0       	ldi	r20, 0x08	; 8
    81e2:	50 e0       	ldi	r21, 0x00	; 0
    81e4:	60 e0       	ldi	r22, 0x00	; 0
    81e6:	70 e0       	ldi	r23, 0x00	; 0
    81e8:	17 c0       	rjmp	.+46     	; 0x8218 <__udivdi3+0x84a>
    81ea:	40 e0       	ldi	r20, 0x00	; 0
    81ec:	50 e0       	ldi	r21, 0x00	; 0
    81ee:	60 e0       	ldi	r22, 0x00	; 0
    81f0:	70 e0       	ldi	r23, 0x00	; 0
    81f2:	12 c0       	rjmp	.+36     	; 0x8218 <__udivdi3+0x84a>
    81f4:	40 e0       	ldi	r20, 0x00	; 0
    81f6:	e4 16       	cp	r14, r20
    81f8:	40 e0       	ldi	r20, 0x00	; 0
    81fa:	f4 06       	cpc	r15, r20
    81fc:	40 e0       	ldi	r20, 0x00	; 0
    81fe:	04 07       	cpc	r16, r20
    8200:	41 e0       	ldi	r20, 0x01	; 1
    8202:	14 07       	cpc	r17, r20
    8204:	28 f0       	brcs	.+10     	; 0x8210 <__udivdi3+0x842>
    8206:	48 e1       	ldi	r20, 0x18	; 24
    8208:	50 e0       	ldi	r21, 0x00	; 0
    820a:	60 e0       	ldi	r22, 0x00	; 0
    820c:	70 e0       	ldi	r23, 0x00	; 0
    820e:	04 c0       	rjmp	.+8      	; 0x8218 <__udivdi3+0x84a>
    8210:	40 e1       	ldi	r20, 0x10	; 16
    8212:	50 e0       	ldi	r21, 0x00	; 0
    8214:	60 e0       	ldi	r22, 0x00	; 0
    8216:	70 e0       	ldi	r23, 0x00	; 0
    8218:	d8 01       	movw	r26, r16
    821a:	c7 01       	movw	r24, r14
    821c:	04 2e       	mov	r0, r20
    821e:	04 c0       	rjmp	.+8      	; 0x8228 <__udivdi3+0x85a>
    8220:	b6 95       	lsr	r27
    8222:	a7 95       	ror	r26
    8224:	97 95       	ror	r25
    8226:	87 95       	ror	r24
    8228:	0a 94       	dec	r0
    822a:	d2 f7       	brpl	.-12     	; 0x8220 <__udivdi3+0x852>
    822c:	85 59       	subi	r24, 0x95	; 149
    822e:	9d 4f       	sbci	r25, 0xFD	; 253
    8230:	dc 01       	movw	r26, r24
    8232:	2c 91       	ld	r18, X
    8234:	30 e2       	ldi	r19, 0x20	; 32
    8236:	a3 2e       	mov	r10, r19
    8238:	b1 2c       	mov	r11, r1
    823a:	c1 2c       	mov	r12, r1
    823c:	d1 2c       	mov	r13, r1
    823e:	d6 01       	movw	r26, r12
    8240:	c5 01       	movw	r24, r10
    8242:	84 1b       	sub	r24, r20
    8244:	95 0b       	sbc	r25, r21
    8246:	a6 0b       	sbc	r26, r22
    8248:	b7 0b       	sbc	r27, r23
    824a:	82 1b       	sub	r24, r18
    824c:	91 09       	sbc	r25, r1
    824e:	a1 09       	sbc	r26, r1
    8250:	b1 09       	sbc	r27, r1
    8252:	00 97       	sbiw	r24, 0x00	; 0
    8254:	a1 05       	cpc	r26, r1
    8256:	b1 05       	cpc	r27, r1
    8258:	89 f4       	brne	.+34     	; 0x827c <__udivdi3+0x8ae>
    825a:	e6 14       	cp	r14, r6
    825c:	f7 04       	cpc	r15, r7
    825e:	08 05       	cpc	r16, r8
    8260:	19 05       	cpc	r17, r9
    8262:	08 f4       	brcc	.+2      	; 0x8266 <__udivdi3+0x898>
    8264:	f2 c1       	rjmp	.+996    	; 0x864a <__udivdi3+0xc7c>
    8266:	6d a4       	ldd	r6, Y+45	; 0x2d
    8268:	7e a4       	ldd	r7, Y+46	; 0x2e
    826a:	8f a4       	ldd	r8, Y+47	; 0x2f
    826c:	98 a8       	ldd	r9, Y+48	; 0x30
    826e:	62 14       	cp	r6, r2
    8270:	73 04       	cpc	r7, r3
    8272:	84 04       	cpc	r8, r4
    8274:	95 04       	cpc	r9, r5
    8276:	08 f0       	brcs	.+2      	; 0x827a <__udivdi3+0x8ac>
    8278:	e8 c1       	rjmp	.+976    	; 0x864a <__udivdi3+0xc7c>
    827a:	f3 c1       	rjmp	.+998    	; 0x8662 <__udivdi3+0xc94>
    827c:	6e 96       	adiw	r28, 0x1e	; 30
    827e:	8f af       	std	Y+63, r24	; 0x3f
    8280:	6e 97       	sbiw	r28, 0x1e	; 30
    8282:	08 2e       	mov	r0, r24
    8284:	04 c0       	rjmp	.+8      	; 0x828e <__udivdi3+0x8c0>
    8286:	ee 0c       	add	r14, r14
    8288:	ff 1c       	adc	r15, r15
    828a:	00 1f       	adc	r16, r16
    828c:	11 1f       	adc	r17, r17
    828e:	0a 94       	dec	r0
    8290:	d2 f7       	brpl	.-12     	; 0x8286 <__udivdi3+0x8b8>
    8292:	6a 2d       	mov	r22, r10
    8294:	68 1b       	sub	r22, r24
    8296:	d2 01       	movw	r26, r4
    8298:	c1 01       	movw	r24, r2
    829a:	06 2e       	mov	r0, r22
    829c:	04 c0       	rjmp	.+8      	; 0x82a6 <__udivdi3+0x8d8>
    829e:	b6 95       	lsr	r27
    82a0:	a7 95       	ror	r26
    82a2:	97 95       	ror	r25
    82a4:	87 95       	ror	r24
    82a6:	0a 94       	dec	r0
    82a8:	d2 f7       	brpl	.-12     	; 0x829e <__udivdi3+0x8d0>
    82aa:	5c 01       	movw	r10, r24
    82ac:	6d 01       	movw	r12, r26
    82ae:	ae 28       	or	r10, r14
    82b0:	bf 28       	or	r11, r15
    82b2:	c0 2a       	or	r12, r16
    82b4:	d1 2a       	or	r13, r17
    82b6:	ad a2       	std	Y+37, r10	; 0x25
    82b8:	be a2       	std	Y+38, r11	; 0x26
    82ba:	cf a2       	std	Y+39, r12	; 0x27
    82bc:	d8 a6       	std	Y+40, r13	; 0x28
    82be:	72 01       	movw	r14, r4
    82c0:	61 01       	movw	r12, r2
    82c2:	6e 96       	adiw	r28, 0x1e	; 30
    82c4:	0f ac       	ldd	r0, Y+63	; 0x3f
    82c6:	6e 97       	sbiw	r28, 0x1e	; 30
    82c8:	04 c0       	rjmp	.+8      	; 0x82d2 <__udivdi3+0x904>
    82ca:	cc 0c       	add	r12, r12
    82cc:	dd 1c       	adc	r13, r13
    82ce:	ee 1c       	adc	r14, r14
    82d0:	ff 1c       	adc	r15, r15
    82d2:	0a 94       	dec	r0
    82d4:	d2 f7       	brpl	.-12     	; 0x82ca <__udivdi3+0x8fc>
    82d6:	c9 a2       	std	Y+33, r12	; 0x21
    82d8:	da a2       	std	Y+34, r13	; 0x22
    82da:	eb a2       	std	Y+35, r14	; 0x23
    82dc:	fc a2       	std	Y+36, r15	; 0x24
    82de:	64 01       	movw	r12, r8
    82e0:	53 01       	movw	r10, r6
    82e2:	06 2e       	mov	r0, r22
    82e4:	04 c0       	rjmp	.+8      	; 0x82ee <__udivdi3+0x920>
    82e6:	d6 94       	lsr	r13
    82e8:	c7 94       	ror	r12
    82ea:	b7 94       	ror	r11
    82ec:	a7 94       	ror	r10
    82ee:	0a 94       	dec	r0
    82f0:	d2 f7       	brpl	.-12     	; 0x82e6 <__udivdi3+0x918>
    82f2:	d4 01       	movw	r26, r8
    82f4:	c3 01       	movw	r24, r6
    82f6:	6e 96       	adiw	r28, 0x1e	; 30
    82f8:	0f ac       	ldd	r0, Y+63	; 0x3f
    82fa:	6e 97       	sbiw	r28, 0x1e	; 30
    82fc:	04 c0       	rjmp	.+8      	; 0x8306 <__udivdi3+0x938>
    82fe:	88 0f       	add	r24, r24
    8300:	99 1f       	adc	r25, r25
    8302:	aa 1f       	adc	r26, r26
    8304:	bb 1f       	adc	r27, r27
    8306:	0a 94       	dec	r0
    8308:	d2 f7       	brpl	.-12     	; 0x82fe <__udivdi3+0x930>
    830a:	ed a4       	ldd	r14, Y+45	; 0x2d
    830c:	fe a4       	ldd	r15, Y+46	; 0x2e
    830e:	0f a5       	ldd	r16, Y+47	; 0x2f
    8310:	18 a9       	ldd	r17, Y+48	; 0x30
    8312:	04 c0       	rjmp	.+8      	; 0x831c <__udivdi3+0x94e>
    8314:	16 95       	lsr	r17
    8316:	07 95       	ror	r16
    8318:	f7 94       	ror	r15
    831a:	e7 94       	ror	r14
    831c:	6a 95       	dec	r22
    831e:	d2 f7       	brpl	.-12     	; 0x8314 <__udivdi3+0x946>
    8320:	37 01       	movw	r6, r14
    8322:	48 01       	movw	r8, r16
    8324:	68 2a       	or	r6, r24
    8326:	79 2a       	or	r7, r25
    8328:	8a 2a       	or	r8, r26
    832a:	9b 2a       	or	r9, r27
    832c:	6d 8e       	std	Y+29, r6	; 0x1d
    832e:	7e 8e       	std	Y+30, r7	; 0x1e
    8330:	8f 8e       	std	Y+31, r8	; 0x1f
    8332:	98 a2       	std	Y+32, r9	; 0x20
    8334:	ed a0       	ldd	r14, Y+37	; 0x25
    8336:	fe a0       	ldd	r15, Y+38	; 0x26
    8338:	0f a1       	ldd	r16, Y+39	; 0x27
    833a:	18 a5       	ldd	r17, Y+40	; 0x28
    833c:	38 01       	movw	r6, r16
    833e:	88 24       	eor	r8, r8
    8340:	99 24       	eor	r9, r9
    8342:	98 01       	movw	r18, r16
    8344:	87 01       	movw	r16, r14
    8346:	20 70       	andi	r18, 0x00	; 0
    8348:	30 70       	andi	r19, 0x00	; 0
    834a:	65 96       	adiw	r28, 0x15	; 21
    834c:	0c af       	std	Y+60, r16	; 0x3c
    834e:	1d af       	std	Y+61, r17	; 0x3d
    8350:	2e af       	std	Y+62, r18	; 0x3e
    8352:	3f af       	std	Y+63, r19	; 0x3f
    8354:	65 97       	sbiw	r28, 0x15	; 21
    8356:	c6 01       	movw	r24, r12
    8358:	b5 01       	movw	r22, r10
    835a:	a4 01       	movw	r20, r8
    835c:	93 01       	movw	r18, r6
    835e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8362:	7b 01       	movw	r14, r22
    8364:	8c 01       	movw	r16, r24
    8366:	c6 01       	movw	r24, r12
    8368:	b5 01       	movw	r22, r10
    836a:	a4 01       	movw	r20, r8
    836c:	93 01       	movw	r18, r6
    836e:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8372:	c9 01       	movw	r24, r18
    8374:	da 01       	movw	r26, r20
    8376:	1c 01       	movw	r2, r24
    8378:	2d 01       	movw	r4, r26
    837a:	c2 01       	movw	r24, r4
    837c:	b1 01       	movw	r22, r2
    837e:	65 96       	adiw	r28, 0x15	; 21
    8380:	2c ad       	ldd	r18, Y+60	; 0x3c
    8382:	3d ad       	ldd	r19, Y+61	; 0x3d
    8384:	4e ad       	ldd	r20, Y+62	; 0x3e
    8386:	5f ad       	ldd	r21, Y+63	; 0x3f
    8388:	65 97       	sbiw	r28, 0x15	; 21
    838a:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    838e:	9b 01       	movw	r18, r22
    8390:	ac 01       	movw	r20, r24
    8392:	87 01       	movw	r16, r14
    8394:	ff 24       	eor	r15, r15
    8396:	ee 24       	eor	r14, r14
    8398:	ad 8c       	ldd	r10, Y+29	; 0x1d
    839a:	be 8c       	ldd	r11, Y+30	; 0x1e
    839c:	cf 8c       	ldd	r12, Y+31	; 0x1f
    839e:	d8 a0       	ldd	r13, Y+32	; 0x20
    83a0:	c6 01       	movw	r24, r12
    83a2:	aa 27       	eor	r26, r26
    83a4:	bb 27       	eor	r27, r27
    83a6:	57 01       	movw	r10, r14
    83a8:	68 01       	movw	r12, r16
    83aa:	a8 2a       	or	r10, r24
    83ac:	b9 2a       	or	r11, r25
    83ae:	ca 2a       	or	r12, r26
    83b0:	db 2a       	or	r13, r27
    83b2:	a2 16       	cp	r10, r18
    83b4:	b3 06       	cpc	r11, r19
    83b6:	c4 06       	cpc	r12, r20
    83b8:	d5 06       	cpc	r13, r21
    83ba:	00 f5       	brcc	.+64     	; 0x83fc <__udivdi3+0xa2e>
    83bc:	08 94       	sec
    83be:	21 08       	sbc	r2, r1
    83c0:	31 08       	sbc	r3, r1
    83c2:	41 08       	sbc	r4, r1
    83c4:	51 08       	sbc	r5, r1
    83c6:	ed a0       	ldd	r14, Y+37	; 0x25
    83c8:	fe a0       	ldd	r15, Y+38	; 0x26
    83ca:	0f a1       	ldd	r16, Y+39	; 0x27
    83cc:	18 a5       	ldd	r17, Y+40	; 0x28
    83ce:	ae 0c       	add	r10, r14
    83d0:	bf 1c       	adc	r11, r15
    83d2:	c0 1e       	adc	r12, r16
    83d4:	d1 1e       	adc	r13, r17
    83d6:	ae 14       	cp	r10, r14
    83d8:	bf 04       	cpc	r11, r15
    83da:	c0 06       	cpc	r12, r16
    83dc:	d1 06       	cpc	r13, r17
    83de:	70 f0       	brcs	.+28     	; 0x83fc <__udivdi3+0xa2e>
    83e0:	a2 16       	cp	r10, r18
    83e2:	b3 06       	cpc	r11, r19
    83e4:	c4 06       	cpc	r12, r20
    83e6:	d5 06       	cpc	r13, r21
    83e8:	48 f4       	brcc	.+18     	; 0x83fc <__udivdi3+0xa2e>
    83ea:	08 94       	sec
    83ec:	21 08       	sbc	r2, r1
    83ee:	31 08       	sbc	r3, r1
    83f0:	41 08       	sbc	r4, r1
    83f2:	51 08       	sbc	r5, r1
    83f4:	ae 0c       	add	r10, r14
    83f6:	bf 1c       	adc	r11, r15
    83f8:	c0 1e       	adc	r12, r16
    83fa:	d1 1e       	adc	r13, r17
    83fc:	a2 1a       	sub	r10, r18
    83fe:	b3 0a       	sbc	r11, r19
    8400:	c4 0a       	sbc	r12, r20
    8402:	d5 0a       	sbc	r13, r21
    8404:	c6 01       	movw	r24, r12
    8406:	b5 01       	movw	r22, r10
    8408:	a4 01       	movw	r20, r8
    840a:	93 01       	movw	r18, r6
    840c:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8410:	7b 01       	movw	r14, r22
    8412:	8c 01       	movw	r16, r24
    8414:	c6 01       	movw	r24, r12
    8416:	b5 01       	movw	r22, r10
    8418:	a4 01       	movw	r20, r8
    841a:	93 01       	movw	r18, r6
    841c:	0e 94 b6 4a 	call	0x956c	; 0x956c <__udivmodsi4>
    8420:	c9 01       	movw	r24, r18
    8422:	da 01       	movw	r26, r20
    8424:	3c 01       	movw	r6, r24
    8426:	4d 01       	movw	r8, r26
    8428:	c4 01       	movw	r24, r8
    842a:	b3 01       	movw	r22, r6
    842c:	65 96       	adiw	r28, 0x15	; 21
    842e:	2c ad       	ldd	r18, Y+60	; 0x3c
    8430:	3d ad       	ldd	r19, Y+61	; 0x3d
    8432:	4e ad       	ldd	r20, Y+62	; 0x3e
    8434:	5f ad       	ldd	r21, Y+63	; 0x3f
    8436:	65 97       	sbiw	r28, 0x15	; 21
    8438:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    843c:	9b 01       	movw	r18, r22
    843e:	ac 01       	movw	r20, r24
    8440:	87 01       	movw	r16, r14
    8442:	ff 24       	eor	r15, r15
    8444:	ee 24       	eor	r14, r14
    8446:	8d 8d       	ldd	r24, Y+29	; 0x1d
    8448:	9e 8d       	ldd	r25, Y+30	; 0x1e
    844a:	af 8d       	ldd	r26, Y+31	; 0x1f
    844c:	b8 a1       	ldd	r27, Y+32	; 0x20
    844e:	a0 70       	andi	r26, 0x00	; 0
    8450:	b0 70       	andi	r27, 0x00	; 0
    8452:	57 01       	movw	r10, r14
    8454:	68 01       	movw	r12, r16
    8456:	a8 2a       	or	r10, r24
    8458:	b9 2a       	or	r11, r25
    845a:	ca 2a       	or	r12, r26
    845c:	db 2a       	or	r13, r27
    845e:	a2 16       	cp	r10, r18
    8460:	b3 06       	cpc	r11, r19
    8462:	c4 06       	cpc	r12, r20
    8464:	d5 06       	cpc	r13, r21
    8466:	00 f5       	brcc	.+64     	; 0x84a8 <__udivdi3+0xada>
    8468:	08 94       	sec
    846a:	61 08       	sbc	r6, r1
    846c:	71 08       	sbc	r7, r1
    846e:	81 08       	sbc	r8, r1
    8470:	91 08       	sbc	r9, r1
    8472:	6d a1       	ldd	r22, Y+37	; 0x25
    8474:	7e a1       	ldd	r23, Y+38	; 0x26
    8476:	8f a1       	ldd	r24, Y+39	; 0x27
    8478:	98 a5       	ldd	r25, Y+40	; 0x28
    847a:	a6 0e       	add	r10, r22
    847c:	b7 1e       	adc	r11, r23
    847e:	c8 1e       	adc	r12, r24
    8480:	d9 1e       	adc	r13, r25
    8482:	a6 16       	cp	r10, r22
    8484:	b7 06       	cpc	r11, r23
    8486:	c8 06       	cpc	r12, r24
    8488:	d9 06       	cpc	r13, r25
    848a:	70 f0       	brcs	.+28     	; 0x84a8 <__udivdi3+0xada>
    848c:	a2 16       	cp	r10, r18
    848e:	b3 06       	cpc	r11, r19
    8490:	c4 06       	cpc	r12, r20
    8492:	d5 06       	cpc	r13, r21
    8494:	48 f4       	brcc	.+18     	; 0x84a8 <__udivdi3+0xada>
    8496:	08 94       	sec
    8498:	61 08       	sbc	r6, r1
    849a:	71 08       	sbc	r7, r1
    849c:	81 08       	sbc	r8, r1
    849e:	91 08       	sbc	r9, r1
    84a0:	a6 0e       	add	r10, r22
    84a2:	b7 1e       	adc	r11, r23
    84a4:	c8 1e       	adc	r12, r24
    84a6:	d9 1e       	adc	r13, r25
    84a8:	d6 01       	movw	r26, r12
    84aa:	c5 01       	movw	r24, r10
    84ac:	82 1b       	sub	r24, r18
    84ae:	93 0b       	sbc	r25, r19
    84b0:	a4 0b       	sbc	r26, r20
    84b2:	b5 0b       	sbc	r27, r21
    84b4:	89 8f       	std	Y+25, r24	; 0x19
    84b6:	9a 8f       	std	Y+26, r25	; 0x1a
    84b8:	ab 8f       	std	Y+27, r26	; 0x1b
    84ba:	bc 8f       	std	Y+28, r27	; 0x1c
    84bc:	d1 01       	movw	r26, r2
    84be:	99 27       	eor	r25, r25
    84c0:	88 27       	eor	r24, r24
    84c2:	64 01       	movw	r12, r8
    84c4:	53 01       	movw	r10, r6
    84c6:	a8 2a       	or	r10, r24
    84c8:	b9 2a       	or	r11, r25
    84ca:	ca 2a       	or	r12, r26
    84cc:	db 2a       	or	r13, r27
    84ce:	a9 aa       	std	Y+49, r10	; 0x31
    84d0:	ba aa       	std	Y+50, r11	; 0x32
    84d2:	cb aa       	std	Y+51, r12	; 0x33
    84d4:	dc aa       	std	Y+52, r13	; 0x34
    84d6:	86 01       	movw	r16, r12
    84d8:	75 01       	movw	r14, r10
    84da:	2f ef       	ldi	r18, 0xFF	; 255
    84dc:	3f ef       	ldi	r19, 0xFF	; 255
    84de:	40 e0       	ldi	r20, 0x00	; 0
    84e0:	50 e0       	ldi	r21, 0x00	; 0
    84e2:	e2 22       	and	r14, r18
    84e4:	f3 22       	and	r15, r19
    84e6:	04 23       	and	r16, r20
    84e8:	15 23       	and	r17, r21
    84ea:	a6 01       	movw	r20, r12
    84ec:	66 27       	eor	r22, r22
    84ee:	77 27       	eor	r23, r23
    84f0:	6d 96       	adiw	r28, 0x1d	; 29
    84f2:	4c af       	std	Y+60, r20	; 0x3c
    84f4:	5d af       	std	Y+61, r21	; 0x3d
    84f6:	6e af       	std	Y+62, r22	; 0x3e
    84f8:	7f af       	std	Y+63, r23	; 0x3f
    84fa:	6d 97       	sbiw	r28, 0x1d	; 29
    84fc:	a9 a0       	ldd	r10, Y+33	; 0x21
    84fe:	ba a0       	ldd	r11, Y+34	; 0x22
    8500:	cb a0       	ldd	r12, Y+35	; 0x23
    8502:	dc a0       	ldd	r13, Y+36	; 0x24
    8504:	6f ef       	ldi	r22, 0xFF	; 255
    8506:	7f ef       	ldi	r23, 0xFF	; 255
    8508:	80 e0       	ldi	r24, 0x00	; 0
    850a:	90 e0       	ldi	r25, 0x00	; 0
    850c:	a6 22       	and	r10, r22
    850e:	b7 22       	and	r11, r23
    8510:	c8 22       	and	r12, r24
    8512:	d9 22       	and	r13, r25
    8514:	89 a1       	ldd	r24, Y+33	; 0x21
    8516:	9a a1       	ldd	r25, Y+34	; 0x22
    8518:	ab a1       	ldd	r26, Y+35	; 0x23
    851a:	bc a1       	ldd	r27, Y+36	; 0x24
    851c:	1d 01       	movw	r2, r26
    851e:	44 24       	eor	r4, r4
    8520:	55 24       	eor	r5, r5
    8522:	c8 01       	movw	r24, r16
    8524:	b7 01       	movw	r22, r14
    8526:	a6 01       	movw	r20, r12
    8528:	95 01       	movw	r18, r10
    852a:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    852e:	69 96       	adiw	r28, 0x19	; 25
    8530:	6c af       	std	Y+60, r22	; 0x3c
    8532:	7d af       	std	Y+61, r23	; 0x3d
    8534:	8e af       	std	Y+62, r24	; 0x3e
    8536:	9f af       	std	Y+63, r25	; 0x3f
    8538:	69 97       	sbiw	r28, 0x19	; 25
    853a:	c8 01       	movw	r24, r16
    853c:	b7 01       	movw	r22, r14
    853e:	a2 01       	movw	r20, r4
    8540:	91 01       	movw	r18, r2
    8542:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    8546:	3b 01       	movw	r6, r22
    8548:	4c 01       	movw	r8, r24
    854a:	6d 96       	adiw	r28, 0x1d	; 29
    854c:	6c ad       	ldd	r22, Y+60	; 0x3c
    854e:	7d ad       	ldd	r23, Y+61	; 0x3d
    8550:	8e ad       	ldd	r24, Y+62	; 0x3e
    8552:	9f ad       	ldd	r25, Y+63	; 0x3f
    8554:	6d 97       	sbiw	r28, 0x1d	; 29
    8556:	a6 01       	movw	r20, r12
    8558:	95 01       	movw	r18, r10
    855a:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    855e:	7b 01       	movw	r14, r22
    8560:	8c 01       	movw	r16, r24
    8562:	6d 96       	adiw	r28, 0x1d	; 29
    8564:	6c ad       	ldd	r22, Y+60	; 0x3c
    8566:	7d ad       	ldd	r23, Y+61	; 0x3d
    8568:	8e ad       	ldd	r24, Y+62	; 0x3e
    856a:	9f ad       	ldd	r25, Y+63	; 0x3f
    856c:	6d 97       	sbiw	r28, 0x1d	; 29
    856e:	a2 01       	movw	r20, r4
    8570:	91 01       	movw	r18, r2
    8572:	0e 94 83 4a 	call	0x9506	; 0x9506 <__mulsi3>
    8576:	5b 01       	movw	r10, r22
    8578:	6c 01       	movw	r12, r24
    857a:	a8 01       	movw	r20, r16
    857c:	97 01       	movw	r18, r14
    857e:	26 0d       	add	r18, r6
    8580:	37 1d       	adc	r19, r7
    8582:	48 1d       	adc	r20, r8
    8584:	59 1d       	adc	r21, r9
    8586:	69 96       	adiw	r28, 0x19	; 25
    8588:	6c ac       	ldd	r6, Y+60	; 0x3c
    858a:	7d ac       	ldd	r7, Y+61	; 0x3d
    858c:	8e ac       	ldd	r8, Y+62	; 0x3e
    858e:	9f ac       	ldd	r9, Y+63	; 0x3f
    8590:	69 97       	sbiw	r28, 0x19	; 25
    8592:	c4 01       	movw	r24, r8
    8594:	aa 27       	eor	r26, r26
    8596:	bb 27       	eor	r27, r27
    8598:	28 0f       	add	r18, r24
    859a:	39 1f       	adc	r19, r25
    859c:	4a 1f       	adc	r20, r26
    859e:	5b 1f       	adc	r21, r27
    85a0:	2e 15       	cp	r18, r14
    85a2:	3f 05       	cpc	r19, r15
    85a4:	40 07       	cpc	r20, r16
    85a6:	51 07       	cpc	r21, r17
    85a8:	48 f4       	brcc	.+18     	; 0x85bc <__udivdi3+0xbee>
    85aa:	e1 2c       	mov	r14, r1
    85ac:	f1 2c       	mov	r15, r1
    85ae:	61 e0       	ldi	r22, 0x01	; 1
    85b0:	06 2f       	mov	r16, r22
    85b2:	11 2d       	mov	r17, r1
    85b4:	ae 0c       	add	r10, r14
    85b6:	bf 1c       	adc	r11, r15
    85b8:	c0 1e       	adc	r12, r16
    85ba:	d1 1e       	adc	r13, r17
    85bc:	ca 01       	movw	r24, r20
    85be:	aa 27       	eor	r26, r26
    85c0:	bb 27       	eor	r27, r27
    85c2:	bc 01       	movw	r22, r24
    85c4:	cd 01       	movw	r24, r26
    85c6:	6a 0d       	add	r22, r10
    85c8:	7b 1d       	adc	r23, r11
    85ca:	8c 1d       	adc	r24, r12
    85cc:	9d 1d       	adc	r25, r13
    85ce:	69 8c       	ldd	r6, Y+25	; 0x19
    85d0:	7a 8c       	ldd	r7, Y+26	; 0x1a
    85d2:	8b 8c       	ldd	r8, Y+27	; 0x1b
    85d4:	9c 8c       	ldd	r9, Y+28	; 0x1c
    85d6:	66 16       	cp	r6, r22
    85d8:	77 06       	cpc	r7, r23
    85da:	88 06       	cpc	r8, r24
    85dc:	99 06       	cpc	r9, r25
    85de:	40 f1       	brcs	.+80     	; 0x8630 <__udivdi3+0xc62>
    85e0:	66 15       	cp	r22, r6
    85e2:	77 05       	cpc	r23, r7
    85e4:	88 05       	cpc	r24, r8
    85e6:	99 05       	cpc	r25, r9
    85e8:	09 f0       	breq	.+2      	; 0x85ec <__udivdi3+0xc1e>
    85ea:	43 c0       	rjmp	.+134    	; 0x8672 <__udivdi3+0xca4>
    85ec:	d9 01       	movw	r26, r18
    85ee:	99 27       	eor	r25, r25
    85f0:	88 27       	eor	r24, r24
    85f2:	69 96       	adiw	r28, 0x19	; 25
    85f4:	2c ad       	ldd	r18, Y+60	; 0x3c
    85f6:	3d ad       	ldd	r19, Y+61	; 0x3d
    85f8:	4e ad       	ldd	r20, Y+62	; 0x3e
    85fa:	5f ad       	ldd	r21, Y+63	; 0x3f
    85fc:	69 97       	sbiw	r28, 0x19	; 25
    85fe:	40 70       	andi	r20, 0x00	; 0
    8600:	50 70       	andi	r21, 0x00	; 0
    8602:	82 0f       	add	r24, r18
    8604:	93 1f       	adc	r25, r19
    8606:	a4 1f       	adc	r26, r20
    8608:	b5 1f       	adc	r27, r21
    860a:	2d a5       	ldd	r18, Y+45	; 0x2d
    860c:	3e a5       	ldd	r19, Y+46	; 0x2e
    860e:	4f a5       	ldd	r20, Y+47	; 0x2f
    8610:	58 a9       	ldd	r21, Y+48	; 0x30
    8612:	6e 96       	adiw	r28, 0x1e	; 30
    8614:	0f ac       	ldd	r0, Y+63	; 0x3f
    8616:	6e 97       	sbiw	r28, 0x1e	; 30
    8618:	04 c0       	rjmp	.+8      	; 0x8622 <__udivdi3+0xc54>
    861a:	22 0f       	add	r18, r18
    861c:	33 1f       	adc	r19, r19
    861e:	44 1f       	adc	r20, r20
    8620:	55 1f       	adc	r21, r21
    8622:	0a 94       	dec	r0
    8624:	d2 f7       	brpl	.-12     	; 0x861a <__udivdi3+0xc4c>
    8626:	28 17       	cp	r18, r24
    8628:	39 07       	cpc	r19, r25
    862a:	4a 07       	cpc	r20, r26
    862c:	5b 07       	cpc	r21, r27
    862e:	08 f5       	brcc	.+66     	; 0x8672 <__udivdi3+0xca4>
    8630:	09 a9       	ldd	r16, Y+49	; 0x31
    8632:	1a a9       	ldd	r17, Y+50	; 0x32
    8634:	2b a9       	ldd	r18, Y+51	; 0x33
    8636:	3c a9       	ldd	r19, Y+52	; 0x34
    8638:	01 50       	subi	r16, 0x01	; 1
    863a:	10 40       	sbci	r17, 0x00	; 0
    863c:	20 40       	sbci	r18, 0x00	; 0
    863e:	30 40       	sbci	r19, 0x00	; 0
    8640:	09 ab       	std	Y+49, r16	; 0x31
    8642:	1a ab       	std	Y+50, r17	; 0x32
    8644:	2b ab       	std	Y+51, r18	; 0x33
    8646:	3c ab       	std	Y+52, r19	; 0x34
    8648:	14 c0       	rjmp	.+40     	; 0x8672 <__udivdi3+0xca4>
    864a:	66 24       	eor	r6, r6
    864c:	77 24       	eor	r7, r7
    864e:	43 01       	movw	r8, r6
    8650:	21 e0       	ldi	r18, 0x01	; 1
    8652:	30 e0       	ldi	r19, 0x00	; 0
    8654:	40 e0       	ldi	r20, 0x00	; 0
    8656:	50 e0       	ldi	r21, 0x00	; 0
    8658:	29 ab       	std	Y+49, r18	; 0x31
    865a:	3a ab       	std	Y+50, r19	; 0x32
    865c:	4b ab       	std	Y+51, r20	; 0x33
    865e:	5c ab       	std	Y+52, r21	; 0x34
    8660:	0b c0       	rjmp	.+22     	; 0x8678 <__udivdi3+0xcaa>
    8662:	66 24       	eor	r6, r6
    8664:	77 24       	eor	r7, r7
    8666:	43 01       	movw	r8, r6
    8668:	19 aa       	std	Y+49, r1	; 0x31
    866a:	1a aa       	std	Y+50, r1	; 0x32
    866c:	1b aa       	std	Y+51, r1	; 0x33
    866e:	1c aa       	std	Y+52, r1	; 0x34
    8670:	03 c0       	rjmp	.+6      	; 0x8678 <__udivdi3+0xcaa>
    8672:	66 24       	eor	r6, r6
    8674:	77 24       	eor	r7, r7
    8676:	43 01       	movw	r8, r6
    8678:	fe 01       	movw	r30, r28
    867a:	71 96       	adiw	r30, 0x11	; 17
    867c:	88 e0       	ldi	r24, 0x08	; 8
    867e:	df 01       	movw	r26, r30
    8680:	1d 92       	st	X+, r1
    8682:	8a 95       	dec	r24
    8684:	e9 f7       	brne	.-6      	; 0x8680 <__udivdi3+0xcb2>
    8686:	a9 a8       	ldd	r10, Y+49	; 0x31
    8688:	ba a8       	ldd	r11, Y+50	; 0x32
    868a:	cb a8       	ldd	r12, Y+51	; 0x33
    868c:	dc a8       	ldd	r13, Y+52	; 0x34
    868e:	a9 8a       	std	Y+17, r10	; 0x11
    8690:	ba 8a       	std	Y+18, r11	; 0x12
    8692:	cb 8a       	std	Y+19, r12	; 0x13
    8694:	dc 8a       	std	Y+20, r13	; 0x14
    8696:	6d 8a       	std	Y+21, r6	; 0x15
    8698:	7e 8a       	std	Y+22, r7	; 0x16
    869a:	8f 8a       	std	Y+23, r8	; 0x17
    869c:	98 8e       	std	Y+24, r9	; 0x18
    869e:	29 a9       	ldd	r18, Y+49	; 0x31
    86a0:	3a 89       	ldd	r19, Y+18	; 0x12
    86a2:	4b 89       	ldd	r20, Y+19	; 0x13
    86a4:	5c 89       	ldd	r21, Y+20	; 0x14
    86a6:	66 2d       	mov	r22, r6
    86a8:	7e 89       	ldd	r23, Y+22	; 0x16
    86aa:	8f 89       	ldd	r24, Y+23	; 0x17
    86ac:	98 8d       	ldd	r25, Y+24	; 0x18
    86ae:	c2 5a       	subi	r28, 0xA2	; 162
    86b0:	df 4f       	sbci	r29, 0xFF	; 255
    86b2:	e2 e1       	ldi	r30, 0x12	; 18
    86b4:	0c 94 f4 4a 	jmp	0x95e8	; 0x95e8 <__epilogue_restores__>

000086b8 <vfprintf>:
    86b8:	2f 92       	push	r2
    86ba:	3f 92       	push	r3
    86bc:	4f 92       	push	r4
    86be:	5f 92       	push	r5
    86c0:	6f 92       	push	r6
    86c2:	7f 92       	push	r7
    86c4:	8f 92       	push	r8
    86c6:	9f 92       	push	r9
    86c8:	af 92       	push	r10
    86ca:	bf 92       	push	r11
    86cc:	cf 92       	push	r12
    86ce:	df 92       	push	r13
    86d0:	ef 92       	push	r14
    86d2:	ff 92       	push	r15
    86d4:	0f 93       	push	r16
    86d6:	1f 93       	push	r17
    86d8:	df 93       	push	r29
    86da:	cf 93       	push	r28
    86dc:	cd b7       	in	r28, 0x3d	; 61
    86de:	de b7       	in	r29, 0x3e	; 62
    86e0:	61 97       	sbiw	r28, 0x11	; 17
    86e2:	0f b6       	in	r0, 0x3f	; 63
    86e4:	f8 94       	cli
    86e6:	de bf       	out	0x3e, r29	; 62
    86e8:	0f be       	out	0x3f, r0	; 63
    86ea:	cd bf       	out	0x3d, r28	; 61
    86ec:	3c 01       	movw	r6, r24
    86ee:	7f 87       	std	Y+15, r23	; 0x0f
    86f0:	6e 87       	std	Y+14, r22	; 0x0e
    86f2:	6a 01       	movw	r12, r20
    86f4:	fc 01       	movw	r30, r24
    86f6:	17 82       	std	Z+7, r1	; 0x07
    86f8:	16 82       	std	Z+6, r1	; 0x06
    86fa:	83 81       	ldd	r24, Z+3	; 0x03
    86fc:	81 fd       	sbrc	r24, 1
    86fe:	03 c0       	rjmp	.+6      	; 0x8706 <vfprintf+0x4e>
    8700:	6f ef       	ldi	r22, 0xFF	; 255
    8702:	7f ef       	ldi	r23, 0xFF	; 255
    8704:	6f c3       	rjmp	.+1758   	; 0x8de4 <vfprintf+0x72c>
    8706:	9e 01       	movw	r18, r28
    8708:	2f 5f       	subi	r18, 0xFF	; 255
    870a:	3f 4f       	sbci	r19, 0xFF	; 255
    870c:	39 8b       	std	Y+17, r19	; 0x11
    870e:	28 8b       	std	Y+16, r18	; 0x10
    8710:	f3 01       	movw	r30, r6
    8712:	23 81       	ldd	r18, Z+3	; 0x03
    8714:	ee 85       	ldd	r30, Y+14	; 0x0e
    8716:	ff 85       	ldd	r31, Y+15	; 0x0f
    8718:	23 fd       	sbrc	r18, 3
    871a:	85 91       	lpm	r24, Z+
    871c:	23 ff       	sbrs	r18, 3
    871e:	81 91       	ld	r24, Z+
    8720:	ff 87       	std	Y+15, r31	; 0x0f
    8722:	ee 87       	std	Y+14, r30	; 0x0e
    8724:	88 23       	and	r24, r24
    8726:	09 f4       	brne	.+2      	; 0x872a <vfprintf+0x72>
    8728:	5a c3       	rjmp	.+1716   	; 0x8dde <vfprintf+0x726>
    872a:	85 32       	cpi	r24, 0x25	; 37
    872c:	51 f4       	brne	.+20     	; 0x8742 <vfprintf+0x8a>
    872e:	ee 85       	ldd	r30, Y+14	; 0x0e
    8730:	ff 85       	ldd	r31, Y+15	; 0x0f
    8732:	23 fd       	sbrc	r18, 3
    8734:	85 91       	lpm	r24, Z+
    8736:	23 ff       	sbrs	r18, 3
    8738:	81 91       	ld	r24, Z+
    873a:	ff 87       	std	Y+15, r31	; 0x0f
    873c:	ee 87       	std	Y+14, r30	; 0x0e
    873e:	85 32       	cpi	r24, 0x25	; 37
    8740:	29 f4       	brne	.+10     	; 0x874c <vfprintf+0x94>
    8742:	90 e0       	ldi	r25, 0x00	; 0
    8744:	b3 01       	movw	r22, r6
    8746:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    874a:	e2 cf       	rjmp	.-60     	; 0x8710 <vfprintf+0x58>
    874c:	98 2f       	mov	r25, r24
    874e:	10 e0       	ldi	r17, 0x00	; 0
    8750:	88 24       	eor	r8, r8
    8752:	99 24       	eor	r9, r9
    8754:	10 32       	cpi	r17, 0x20	; 32
    8756:	b0 f4       	brcc	.+44     	; 0x8784 <vfprintf+0xcc>
    8758:	9b 32       	cpi	r25, 0x2B	; 43
    875a:	69 f0       	breq	.+26     	; 0x8776 <vfprintf+0xbe>
    875c:	9c 32       	cpi	r25, 0x2C	; 44
    875e:	28 f4       	brcc	.+10     	; 0x876a <vfprintf+0xb2>
    8760:	90 32       	cpi	r25, 0x20	; 32
    8762:	51 f0       	breq	.+20     	; 0x8778 <vfprintf+0xc0>
    8764:	93 32       	cpi	r25, 0x23	; 35
    8766:	71 f4       	brne	.+28     	; 0x8784 <vfprintf+0xcc>
    8768:	0b c0       	rjmp	.+22     	; 0x8780 <vfprintf+0xc8>
    876a:	9d 32       	cpi	r25, 0x2D	; 45
    876c:	39 f0       	breq	.+14     	; 0x877c <vfprintf+0xc4>
    876e:	90 33       	cpi	r25, 0x30	; 48
    8770:	49 f4       	brne	.+18     	; 0x8784 <vfprintf+0xcc>
    8772:	11 60       	ori	r17, 0x01	; 1
    8774:	28 c0       	rjmp	.+80     	; 0x87c6 <vfprintf+0x10e>
    8776:	12 60       	ori	r17, 0x02	; 2
    8778:	14 60       	ori	r17, 0x04	; 4
    877a:	25 c0       	rjmp	.+74     	; 0x87c6 <vfprintf+0x10e>
    877c:	18 60       	ori	r17, 0x08	; 8
    877e:	23 c0       	rjmp	.+70     	; 0x87c6 <vfprintf+0x10e>
    8780:	10 61       	ori	r17, 0x10	; 16
    8782:	21 c0       	rjmp	.+66     	; 0x87c6 <vfprintf+0x10e>
    8784:	17 fd       	sbrc	r17, 7
    8786:	2a c0       	rjmp	.+84     	; 0x87dc <vfprintf+0x124>
    8788:	89 2f       	mov	r24, r25
    878a:	80 53       	subi	r24, 0x30	; 48
    878c:	8a 30       	cpi	r24, 0x0A	; 10
    878e:	78 f4       	brcc	.+30     	; 0x87ae <vfprintf+0xf6>
    8790:	16 ff       	sbrs	r17, 6
    8792:	06 c0       	rjmp	.+12     	; 0x87a0 <vfprintf+0xe8>
    8794:	fa e0       	ldi	r31, 0x0A	; 10
    8796:	9f 9e       	mul	r9, r31
    8798:	90 2c       	mov	r9, r0
    879a:	11 24       	eor	r1, r1
    879c:	98 0e       	add	r9, r24
    879e:	13 c0       	rjmp	.+38     	; 0x87c6 <vfprintf+0x10e>
    87a0:	3a e0       	ldi	r19, 0x0A	; 10
    87a2:	83 9e       	mul	r8, r19
    87a4:	80 2c       	mov	r8, r0
    87a6:	11 24       	eor	r1, r1
    87a8:	88 0e       	add	r8, r24
    87aa:	10 62       	ori	r17, 0x20	; 32
    87ac:	0c c0       	rjmp	.+24     	; 0x87c6 <vfprintf+0x10e>
    87ae:	9e 32       	cpi	r25, 0x2E	; 46
    87b0:	21 f4       	brne	.+8      	; 0x87ba <vfprintf+0x102>
    87b2:	16 fd       	sbrc	r17, 6
    87b4:	14 c3       	rjmp	.+1576   	; 0x8dde <vfprintf+0x726>
    87b6:	10 64       	ori	r17, 0x40	; 64
    87b8:	06 c0       	rjmp	.+12     	; 0x87c6 <vfprintf+0x10e>
    87ba:	9c 36       	cpi	r25, 0x6C	; 108
    87bc:	11 f4       	brne	.+4      	; 0x87c2 <vfprintf+0x10a>
    87be:	10 68       	ori	r17, 0x80	; 128
    87c0:	02 c0       	rjmp	.+4      	; 0x87c6 <vfprintf+0x10e>
    87c2:	98 36       	cpi	r25, 0x68	; 104
    87c4:	59 f4       	brne	.+22     	; 0x87dc <vfprintf+0x124>
    87c6:	ee 85       	ldd	r30, Y+14	; 0x0e
    87c8:	ff 85       	ldd	r31, Y+15	; 0x0f
    87ca:	23 fd       	sbrc	r18, 3
    87cc:	95 91       	lpm	r25, Z+
    87ce:	23 ff       	sbrs	r18, 3
    87d0:	91 91       	ld	r25, Z+
    87d2:	ff 87       	std	Y+15, r31	; 0x0f
    87d4:	ee 87       	std	Y+14, r30	; 0x0e
    87d6:	99 23       	and	r25, r25
    87d8:	09 f0       	breq	.+2      	; 0x87dc <vfprintf+0x124>
    87da:	bc cf       	rjmp	.-136    	; 0x8754 <vfprintf+0x9c>
    87dc:	89 2f       	mov	r24, r25
    87de:	85 54       	subi	r24, 0x45	; 69
    87e0:	83 30       	cpi	r24, 0x03	; 3
    87e2:	20 f4       	brcc	.+8      	; 0x87ec <vfprintf+0x134>
    87e4:	81 2f       	mov	r24, r17
    87e6:	80 61       	ori	r24, 0x10	; 16
    87e8:	90 5e       	subi	r25, 0xE0	; 224
    87ea:	07 c0       	rjmp	.+14     	; 0x87fa <vfprintf+0x142>
    87ec:	89 2f       	mov	r24, r25
    87ee:	85 56       	subi	r24, 0x65	; 101
    87f0:	83 30       	cpi	r24, 0x03	; 3
    87f2:	08 f0       	brcs	.+2      	; 0x87f6 <vfprintf+0x13e>
    87f4:	9f c1       	rjmp	.+830    	; 0x8b34 <vfprintf+0x47c>
    87f6:	81 2f       	mov	r24, r17
    87f8:	8f 7e       	andi	r24, 0xEF	; 239
    87fa:	86 fd       	sbrc	r24, 6
    87fc:	02 c0       	rjmp	.+4      	; 0x8802 <vfprintf+0x14a>
    87fe:	76 e0       	ldi	r23, 0x06	; 6
    8800:	97 2e       	mov	r9, r23
    8802:	6f e3       	ldi	r22, 0x3F	; 63
    8804:	f6 2e       	mov	r15, r22
    8806:	f8 22       	and	r15, r24
    8808:	95 36       	cpi	r25, 0x65	; 101
    880a:	19 f4       	brne	.+6      	; 0x8812 <vfprintf+0x15a>
    880c:	f0 e4       	ldi	r31, 0x40	; 64
    880e:	ff 2a       	or	r15, r31
    8810:	07 c0       	rjmp	.+14     	; 0x8820 <vfprintf+0x168>
    8812:	96 36       	cpi	r25, 0x66	; 102
    8814:	19 f4       	brne	.+6      	; 0x881c <vfprintf+0x164>
    8816:	20 e8       	ldi	r18, 0x80	; 128
    8818:	f2 2a       	or	r15, r18
    881a:	02 c0       	rjmp	.+4      	; 0x8820 <vfprintf+0x168>
    881c:	91 10       	cpse	r9, r1
    881e:	9a 94       	dec	r9
    8820:	f7 fe       	sbrs	r15, 7
    8822:	0a c0       	rjmp	.+20     	; 0x8838 <vfprintf+0x180>
    8824:	3b e3       	ldi	r19, 0x3B	; 59
    8826:	39 15       	cp	r19, r9
    8828:	18 f4       	brcc	.+6      	; 0x8830 <vfprintf+0x178>
    882a:	5c e3       	ldi	r21, 0x3C	; 60
    882c:	b5 2e       	mov	r11, r21
    882e:	02 c0       	rjmp	.+4      	; 0x8834 <vfprintf+0x17c>
    8830:	b9 2c       	mov	r11, r9
    8832:	b3 94       	inc	r11
    8834:	27 e0       	ldi	r18, 0x07	; 7
    8836:	09 c0       	rjmp	.+18     	; 0x884a <vfprintf+0x192>
    8838:	47 e0       	ldi	r20, 0x07	; 7
    883a:	49 15       	cp	r20, r9
    883c:	20 f4       	brcc	.+8      	; 0x8846 <vfprintf+0x18e>
    883e:	bb 24       	eor	r11, r11
    8840:	47 e0       	ldi	r20, 0x07	; 7
    8842:	94 2e       	mov	r9, r20
    8844:	f7 cf       	rjmp	.-18     	; 0x8834 <vfprintf+0x17c>
    8846:	29 2d       	mov	r18, r9
    8848:	bb 24       	eor	r11, r11
    884a:	c6 01       	movw	r24, r12
    884c:	04 96       	adiw	r24, 0x04	; 4
    884e:	9d 87       	std	Y+13, r25	; 0x0d
    8850:	8c 87       	std	Y+12, r24	; 0x0c
    8852:	f6 01       	movw	r30, r12
    8854:	60 81       	ld	r22, Z
    8856:	71 81       	ldd	r23, Z+1	; 0x01
    8858:	82 81       	ldd	r24, Z+2	; 0x02
    885a:	93 81       	ldd	r25, Z+3	; 0x03
    885c:	ae 01       	movw	r20, r28
    885e:	4f 5f       	subi	r20, 0xFF	; 255
    8860:	5f 4f       	sbci	r21, 0xFF	; 255
    8862:	0b 2d       	mov	r16, r11
    8864:	0e 94 0f 4b 	call	0x961e	; 0x961e <__ftoa_engine>
    8868:	6c 01       	movw	r12, r24
    886a:	09 81       	ldd	r16, Y+1	; 0x01
    886c:	20 2e       	mov	r2, r16
    886e:	33 24       	eor	r3, r3
    8870:	00 ff       	sbrs	r16, 0
    8872:	04 c0       	rjmp	.+8      	; 0x887c <vfprintf+0x1c4>
    8874:	03 fd       	sbrc	r16, 3
    8876:	02 c0       	rjmp	.+4      	; 0x887c <vfprintf+0x1c4>
    8878:	1d e2       	ldi	r17, 0x2D	; 45
    887a:	09 c0       	rjmp	.+18     	; 0x888e <vfprintf+0x1d6>
    887c:	f1 fe       	sbrs	r15, 1
    887e:	02 c0       	rjmp	.+4      	; 0x8884 <vfprintf+0x1cc>
    8880:	1b e2       	ldi	r17, 0x2B	; 43
    8882:	05 c0       	rjmp	.+10     	; 0x888e <vfprintf+0x1d6>
    8884:	f2 fc       	sbrc	r15, 2
    8886:	02 c0       	rjmp	.+4      	; 0x888c <vfprintf+0x1d4>
    8888:	10 e0       	ldi	r17, 0x00	; 0
    888a:	01 c0       	rjmp	.+2      	; 0x888e <vfprintf+0x1d6>
    888c:	10 e2       	ldi	r17, 0x20	; 32
    888e:	c1 01       	movw	r24, r2
    8890:	8c 70       	andi	r24, 0x0C	; 12
    8892:	90 70       	andi	r25, 0x00	; 0
    8894:	89 2b       	or	r24, r25
    8896:	b9 f1       	breq	.+110    	; 0x8906 <vfprintf+0x24e>
    8898:	11 23       	and	r17, r17
    889a:	11 f4       	brne	.+4      	; 0x88a0 <vfprintf+0x1e8>
    889c:	83 e0       	ldi	r24, 0x03	; 3
    889e:	01 c0       	rjmp	.+2      	; 0x88a2 <vfprintf+0x1ea>
    88a0:	84 e0       	ldi	r24, 0x04	; 4
    88a2:	88 15       	cp	r24, r8
    88a4:	10 f0       	brcs	.+4      	; 0x88aa <vfprintf+0x1f2>
    88a6:	88 24       	eor	r8, r8
    88a8:	0a c0       	rjmp	.+20     	; 0x88be <vfprintf+0x206>
    88aa:	88 1a       	sub	r8, r24
    88ac:	f3 fc       	sbrc	r15, 3
    88ae:	07 c0       	rjmp	.+14     	; 0x88be <vfprintf+0x206>
    88b0:	80 e2       	ldi	r24, 0x20	; 32
    88b2:	90 e0       	ldi	r25, 0x00	; 0
    88b4:	b3 01       	movw	r22, r6
    88b6:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    88ba:	8a 94       	dec	r8
    88bc:	c9 f7       	brne	.-14     	; 0x88b0 <vfprintf+0x1f8>
    88be:	11 23       	and	r17, r17
    88c0:	29 f0       	breq	.+10     	; 0x88cc <vfprintf+0x214>
    88c2:	81 2f       	mov	r24, r17
    88c4:	90 e0       	ldi	r25, 0x00	; 0
    88c6:	b3 01       	movw	r22, r6
    88c8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    88cc:	23 fe       	sbrs	r2, 3
    88ce:	03 c0       	rjmp	.+6      	; 0x88d6 <vfprintf+0x21e>
    88d0:	0d e6       	ldi	r16, 0x6D	; 109
    88d2:	19 e0       	ldi	r17, 0x09	; 9
    88d4:	0e c0       	rjmp	.+28     	; 0x88f2 <vfprintf+0x23a>
    88d6:	01 e7       	ldi	r16, 0x71	; 113
    88d8:	19 e0       	ldi	r17, 0x09	; 9
    88da:	0b c0       	rjmp	.+22     	; 0x88f2 <vfprintf+0x23a>
    88dc:	e1 14       	cp	r14, r1
    88de:	f1 04       	cpc	r15, r1
    88e0:	09 f0       	breq	.+2      	; 0x88e4 <vfprintf+0x22c>
    88e2:	80 52       	subi	r24, 0x20	; 32
    88e4:	90 e0       	ldi	r25, 0x00	; 0
    88e6:	b3 01       	movw	r22, r6
    88e8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    88ec:	0f 5f       	subi	r16, 0xFF	; 255
    88ee:	1f 4f       	sbci	r17, 0xFF	; 255
    88f0:	05 c0       	rjmp	.+10     	; 0x88fc <vfprintf+0x244>
    88f2:	ef 2c       	mov	r14, r15
    88f4:	ff 24       	eor	r15, r15
    88f6:	f0 e1       	ldi	r31, 0x10	; 16
    88f8:	ef 22       	and	r14, r31
    88fa:	ff 24       	eor	r15, r15
    88fc:	f8 01       	movw	r30, r16
    88fe:	84 91       	lpm	r24, Z+
    8900:	88 23       	and	r24, r24
    8902:	61 f7       	brne	.-40     	; 0x88dc <vfprintf+0x224>
    8904:	14 c1       	rjmp	.+552    	; 0x8b2e <vfprintf+0x476>
    8906:	f7 fe       	sbrs	r15, 7
    8908:	12 c0       	rjmp	.+36     	; 0x892e <vfprintf+0x276>
    890a:	bc 0c       	add	r11, r12
    890c:	24 fe       	sbrs	r2, 4
    890e:	04 c0       	rjmp	.+8      	; 0x8918 <vfprintf+0x260>
    8910:	8a 81       	ldd	r24, Y+2	; 0x02
    8912:	81 33       	cpi	r24, 0x31	; 49
    8914:	09 f4       	brne	.+2      	; 0x8918 <vfprintf+0x260>
    8916:	ba 94       	dec	r11
    8918:	1b 14       	cp	r1, r11
    891a:	1c f0       	brlt	.+6      	; 0x8922 <vfprintf+0x26a>
    891c:	bb 24       	eor	r11, r11
    891e:	b3 94       	inc	r11
    8920:	2d c0       	rjmp	.+90     	; 0x897c <vfprintf+0x2c4>
    8922:	f8 e0       	ldi	r31, 0x08	; 8
    8924:	fb 15       	cp	r31, r11
    8926:	50 f5       	brcc	.+84     	; 0x897c <vfprintf+0x2c4>
    8928:	38 e0       	ldi	r19, 0x08	; 8
    892a:	b3 2e       	mov	r11, r19
    892c:	27 c0       	rjmp	.+78     	; 0x897c <vfprintf+0x2c4>
    892e:	f6 fc       	sbrc	r15, 6
    8930:	25 c0       	rjmp	.+74     	; 0x897c <vfprintf+0x2c4>
    8932:	89 2d       	mov	r24, r9
    8934:	90 e0       	ldi	r25, 0x00	; 0
    8936:	8c 15       	cp	r24, r12
    8938:	9d 05       	cpc	r25, r13
    893a:	4c f0       	brlt	.+18     	; 0x894e <vfprintf+0x296>
    893c:	2c ef       	ldi	r18, 0xFC	; 252
    893e:	c2 16       	cp	r12, r18
    8940:	2f ef       	ldi	r18, 0xFF	; 255
    8942:	d2 06       	cpc	r13, r18
    8944:	24 f0       	brlt	.+8      	; 0x894e <vfprintf+0x296>
    8946:	30 e8       	ldi	r19, 0x80	; 128
    8948:	f3 2a       	or	r15, r19
    894a:	01 c0       	rjmp	.+2      	; 0x894e <vfprintf+0x296>
    894c:	9a 94       	dec	r9
    894e:	99 20       	and	r9, r9
    8950:	49 f0       	breq	.+18     	; 0x8964 <vfprintf+0x2ac>
    8952:	e2 e0       	ldi	r30, 0x02	; 2
    8954:	f0 e0       	ldi	r31, 0x00	; 0
    8956:	ec 0f       	add	r30, r28
    8958:	fd 1f       	adc	r31, r29
    895a:	e9 0d       	add	r30, r9
    895c:	f1 1d       	adc	r31, r1
    895e:	80 81       	ld	r24, Z
    8960:	80 33       	cpi	r24, 0x30	; 48
    8962:	a1 f3       	breq	.-24     	; 0x894c <vfprintf+0x294>
    8964:	f7 fe       	sbrs	r15, 7
    8966:	0a c0       	rjmp	.+20     	; 0x897c <vfprintf+0x2c4>
    8968:	b9 2c       	mov	r11, r9
    896a:	b3 94       	inc	r11
    896c:	89 2d       	mov	r24, r9
    896e:	90 e0       	ldi	r25, 0x00	; 0
    8970:	c8 16       	cp	r12, r24
    8972:	d9 06       	cpc	r13, r25
    8974:	14 f0       	brlt	.+4      	; 0x897a <vfprintf+0x2c2>
    8976:	99 24       	eor	r9, r9
    8978:	01 c0       	rjmp	.+2      	; 0x897c <vfprintf+0x2c4>
    897a:	9c 18       	sub	r9, r12
    897c:	f7 fc       	sbrc	r15, 7
    897e:	03 c0       	rjmp	.+6      	; 0x8986 <vfprintf+0x2ce>
    8980:	25 e0       	ldi	r18, 0x05	; 5
    8982:	30 e0       	ldi	r19, 0x00	; 0
    8984:	09 c0       	rjmp	.+18     	; 0x8998 <vfprintf+0x2e0>
    8986:	1c 14       	cp	r1, r12
    8988:	1d 04       	cpc	r1, r13
    898a:	1c f0       	brlt	.+6      	; 0x8992 <vfprintf+0x2da>
    898c:	21 e0       	ldi	r18, 0x01	; 1
    898e:	30 e0       	ldi	r19, 0x00	; 0
    8990:	03 c0       	rjmp	.+6      	; 0x8998 <vfprintf+0x2e0>
    8992:	96 01       	movw	r18, r12
    8994:	2f 5f       	subi	r18, 0xFF	; 255
    8996:	3f 4f       	sbci	r19, 0xFF	; 255
    8998:	11 23       	and	r17, r17
    899a:	11 f0       	breq	.+4      	; 0x89a0 <vfprintf+0x2e8>
    899c:	2f 5f       	subi	r18, 0xFF	; 255
    899e:	3f 4f       	sbci	r19, 0xFF	; 255
    89a0:	99 20       	and	r9, r9
    89a2:	29 f0       	breq	.+10     	; 0x89ae <vfprintf+0x2f6>
    89a4:	89 2d       	mov	r24, r9
    89a6:	90 e0       	ldi	r25, 0x00	; 0
    89a8:	01 96       	adiw	r24, 0x01	; 1
    89aa:	28 0f       	add	r18, r24
    89ac:	39 1f       	adc	r19, r25
    89ae:	88 2d       	mov	r24, r8
    89b0:	90 e0       	ldi	r25, 0x00	; 0
    89b2:	28 17       	cp	r18, r24
    89b4:	39 07       	cpc	r19, r25
    89b6:	14 f0       	brlt	.+4      	; 0x89bc <vfprintf+0x304>
    89b8:	88 24       	eor	r8, r8
    89ba:	01 c0       	rjmp	.+2      	; 0x89be <vfprintf+0x306>
    89bc:	82 1a       	sub	r8, r18
    89be:	4f 2c       	mov	r4, r15
    89c0:	55 24       	eor	r5, r5
    89c2:	c2 01       	movw	r24, r4
    89c4:	89 70       	andi	r24, 0x09	; 9
    89c6:	90 70       	andi	r25, 0x00	; 0
    89c8:	89 2b       	or	r24, r25
    89ca:	39 f0       	breq	.+14     	; 0x89da <vfprintf+0x322>
    89cc:	08 c0       	rjmp	.+16     	; 0x89de <vfprintf+0x326>
    89ce:	80 e2       	ldi	r24, 0x20	; 32
    89d0:	90 e0       	ldi	r25, 0x00	; 0
    89d2:	b3 01       	movw	r22, r6
    89d4:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    89d8:	8a 94       	dec	r8
    89da:	88 20       	and	r8, r8
    89dc:	c1 f7       	brne	.-16     	; 0x89ce <vfprintf+0x316>
    89de:	11 23       	and	r17, r17
    89e0:	29 f0       	breq	.+10     	; 0x89ec <vfprintf+0x334>
    89e2:	81 2f       	mov	r24, r17
    89e4:	90 e0       	ldi	r25, 0x00	; 0
    89e6:	b3 01       	movw	r22, r6
    89e8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    89ec:	43 fe       	sbrs	r4, 3
    89ee:	07 c0       	rjmp	.+14     	; 0x89fe <vfprintf+0x346>
    89f0:	08 c0       	rjmp	.+16     	; 0x8a02 <vfprintf+0x34a>
    89f2:	80 e3       	ldi	r24, 0x30	; 48
    89f4:	90 e0       	ldi	r25, 0x00	; 0
    89f6:	b3 01       	movw	r22, r6
    89f8:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    89fc:	8a 94       	dec	r8
    89fe:	88 20       	and	r8, r8
    8a00:	c1 f7       	brne	.-16     	; 0x89f2 <vfprintf+0x33a>
    8a02:	f7 fe       	sbrs	r15, 7
    8a04:	46 c0       	rjmp	.+140    	; 0x8a92 <vfprintf+0x3da>
    8a06:	86 01       	movw	r16, r12
    8a08:	d7 fe       	sbrs	r13, 7
    8a0a:	02 c0       	rjmp	.+4      	; 0x8a10 <vfprintf+0x358>
    8a0c:	00 e0       	ldi	r16, 0x00	; 0
    8a0e:	10 e0       	ldi	r17, 0x00	; 0
    8a10:	76 01       	movw	r14, r12
    8a12:	08 94       	sec
    8a14:	e1 1c       	adc	r14, r1
    8a16:	f1 1c       	adc	r15, r1
    8a18:	e0 1a       	sub	r14, r16
    8a1a:	f1 0a       	sbc	r15, r17
    8a1c:	41 e0       	ldi	r20, 0x01	; 1
    8a1e:	50 e0       	ldi	r21, 0x00	; 0
    8a20:	4c 0f       	add	r20, r28
    8a22:	5d 1f       	adc	r21, r29
    8a24:	e4 0e       	add	r14, r20
    8a26:	f5 1e       	adc	r15, r21
    8a28:	26 01       	movw	r4, r12
    8a2a:	4b 18       	sub	r4, r11
    8a2c:	51 08       	sbc	r5, r1
    8a2e:	89 2d       	mov	r24, r9
    8a30:	90 e0       	ldi	r25, 0x00	; 0
    8a32:	aa 24       	eor	r10, r10
    8a34:	bb 24       	eor	r11, r11
    8a36:	a8 1a       	sub	r10, r24
    8a38:	b9 0a       	sbc	r11, r25
    8a3a:	5f ef       	ldi	r21, 0xFF	; 255
    8a3c:	0f 3f       	cpi	r16, 0xFF	; 255
    8a3e:	15 07       	cpc	r17, r21
    8a40:	29 f4       	brne	.+10     	; 0x8a4c <vfprintf+0x394>
    8a42:	8e e2       	ldi	r24, 0x2E	; 46
    8a44:	90 e0       	ldi	r25, 0x00	; 0
    8a46:	b3 01       	movw	r22, r6
    8a48:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8a4c:	c0 16       	cp	r12, r16
    8a4e:	d1 06       	cpc	r13, r17
    8a50:	34 f0       	brlt	.+12     	; 0x8a5e <vfprintf+0x3a6>
    8a52:	40 16       	cp	r4, r16
    8a54:	51 06       	cpc	r5, r17
    8a56:	1c f4       	brge	.+6      	; 0x8a5e <vfprintf+0x3a6>
    8a58:	f7 01       	movw	r30, r14
    8a5a:	80 81       	ld	r24, Z
    8a5c:	01 c0       	rjmp	.+2      	; 0x8a60 <vfprintf+0x3a8>
    8a5e:	80 e3       	ldi	r24, 0x30	; 48
    8a60:	01 50       	subi	r16, 0x01	; 1
    8a62:	10 40       	sbci	r17, 0x00	; 0
    8a64:	08 94       	sec
    8a66:	e1 1c       	adc	r14, r1
    8a68:	f1 1c       	adc	r15, r1
    8a6a:	0a 15       	cp	r16, r10
    8a6c:	1b 05       	cpc	r17, r11
    8a6e:	2c f0       	brlt	.+10     	; 0x8a7a <vfprintf+0x3c2>
    8a70:	90 e0       	ldi	r25, 0x00	; 0
    8a72:	b3 01       	movw	r22, r6
    8a74:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8a78:	e0 cf       	rjmp	.-64     	; 0x8a3a <vfprintf+0x382>
    8a7a:	0c 15       	cp	r16, r12
    8a7c:	1d 05       	cpc	r17, r13
    8a7e:	39 f4       	brne	.+14     	; 0x8a8e <vfprintf+0x3d6>
    8a80:	9a 81       	ldd	r25, Y+2	; 0x02
    8a82:	96 33       	cpi	r25, 0x36	; 54
    8a84:	18 f4       	brcc	.+6      	; 0x8a8c <vfprintf+0x3d4>
    8a86:	95 33       	cpi	r25, 0x35	; 53
    8a88:	11 f4       	brne	.+4      	; 0x8a8e <vfprintf+0x3d6>
    8a8a:	24 fe       	sbrs	r2, 4
    8a8c:	81 e3       	ldi	r24, 0x31	; 49
    8a8e:	90 e0       	ldi	r25, 0x00	; 0
    8a90:	4b c0       	rjmp	.+150    	; 0x8b28 <vfprintf+0x470>
    8a92:	8a 81       	ldd	r24, Y+2	; 0x02
    8a94:	81 33       	cpi	r24, 0x31	; 49
    8a96:	09 f0       	breq	.+2      	; 0x8a9a <vfprintf+0x3e2>
    8a98:	0f 7e       	andi	r16, 0xEF	; 239
    8a9a:	90 e0       	ldi	r25, 0x00	; 0
    8a9c:	b3 01       	movw	r22, r6
    8a9e:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8aa2:	99 20       	and	r9, r9
    8aa4:	a1 f0       	breq	.+40     	; 0x8ace <vfprintf+0x416>
    8aa6:	8e e2       	ldi	r24, 0x2E	; 46
    8aa8:	90 e0       	ldi	r25, 0x00	; 0
    8aaa:	b3 01       	movw	r22, r6
    8aac:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8ab0:	12 e0       	ldi	r17, 0x02	; 2
    8ab2:	e1 e0       	ldi	r30, 0x01	; 1
    8ab4:	f0 e0       	ldi	r31, 0x00	; 0
    8ab6:	ec 0f       	add	r30, r28
    8ab8:	fd 1f       	adc	r31, r29
    8aba:	e1 0f       	add	r30, r17
    8abc:	f1 1d       	adc	r31, r1
    8abe:	1f 5f       	subi	r17, 0xFF	; 255
    8ac0:	80 81       	ld	r24, Z
    8ac2:	90 e0       	ldi	r25, 0x00	; 0
    8ac4:	b3 01       	movw	r22, r6
    8ac6:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8aca:	9a 94       	dec	r9
    8acc:	91 f7       	brne	.-28     	; 0x8ab2 <vfprintf+0x3fa>
    8ace:	44 fc       	sbrc	r4, 4
    8ad0:	03 c0       	rjmp	.+6      	; 0x8ad8 <vfprintf+0x420>
    8ad2:	85 e6       	ldi	r24, 0x65	; 101
    8ad4:	90 e0       	ldi	r25, 0x00	; 0
    8ad6:	02 c0       	rjmp	.+4      	; 0x8adc <vfprintf+0x424>
    8ad8:	85 e4       	ldi	r24, 0x45	; 69
    8ada:	90 e0       	ldi	r25, 0x00	; 0
    8adc:	b3 01       	movw	r22, r6
    8ade:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8ae2:	d7 fc       	sbrc	r13, 7
    8ae4:	05 c0       	rjmp	.+10     	; 0x8af0 <vfprintf+0x438>
    8ae6:	c1 14       	cp	r12, r1
    8ae8:	d1 04       	cpc	r13, r1
    8aea:	41 f4       	brne	.+16     	; 0x8afc <vfprintf+0x444>
    8aec:	04 ff       	sbrs	r16, 4
    8aee:	06 c0       	rjmp	.+12     	; 0x8afc <vfprintf+0x444>
    8af0:	d0 94       	com	r13
    8af2:	c1 94       	neg	r12
    8af4:	d1 08       	sbc	r13, r1
    8af6:	d3 94       	inc	r13
    8af8:	8d e2       	ldi	r24, 0x2D	; 45
    8afa:	01 c0       	rjmp	.+2      	; 0x8afe <vfprintf+0x446>
    8afc:	8b e2       	ldi	r24, 0x2B	; 43
    8afe:	90 e0       	ldi	r25, 0x00	; 0
    8b00:	b3 01       	movw	r22, r6
    8b02:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8b06:	80 e3       	ldi	r24, 0x30	; 48
    8b08:	05 c0       	rjmp	.+10     	; 0x8b14 <vfprintf+0x45c>
    8b0a:	8f 5f       	subi	r24, 0xFF	; 255
    8b0c:	26 ef       	ldi	r18, 0xF6	; 246
    8b0e:	3f ef       	ldi	r19, 0xFF	; 255
    8b10:	c2 0e       	add	r12, r18
    8b12:	d3 1e       	adc	r13, r19
    8b14:	3a e0       	ldi	r19, 0x0A	; 10
    8b16:	c3 16       	cp	r12, r19
    8b18:	d1 04       	cpc	r13, r1
    8b1a:	bc f7       	brge	.-18     	; 0x8b0a <vfprintf+0x452>
    8b1c:	90 e0       	ldi	r25, 0x00	; 0
    8b1e:	b3 01       	movw	r22, r6
    8b20:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8b24:	c6 01       	movw	r24, r12
    8b26:	c0 96       	adiw	r24, 0x30	; 48
    8b28:	b3 01       	movw	r22, r6
    8b2a:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8b2e:	cc 84       	ldd	r12, Y+12	; 0x0c
    8b30:	dd 84       	ldd	r13, Y+13	; 0x0d
    8b32:	52 c1       	rjmp	.+676    	; 0x8dd8 <vfprintf+0x720>
    8b34:	93 36       	cpi	r25, 0x63	; 99
    8b36:	31 f0       	breq	.+12     	; 0x8b44 <vfprintf+0x48c>
    8b38:	93 37       	cpi	r25, 0x73	; 115
    8b3a:	99 f0       	breq	.+38     	; 0x8b62 <vfprintf+0x4aa>
    8b3c:	93 35       	cpi	r25, 0x53	; 83
    8b3e:	09 f0       	breq	.+2      	; 0x8b42 <vfprintf+0x48a>
    8b40:	59 c0       	rjmp	.+178    	; 0x8bf4 <vfprintf+0x53c>
    8b42:	23 c0       	rjmp	.+70     	; 0x8b8a <vfprintf+0x4d2>
    8b44:	f6 01       	movw	r30, r12
    8b46:	80 81       	ld	r24, Z
    8b48:	89 83       	std	Y+1, r24	; 0x01
    8b4a:	5e 01       	movw	r10, r28
    8b4c:	08 94       	sec
    8b4e:	a1 1c       	adc	r10, r1
    8b50:	b1 1c       	adc	r11, r1
    8b52:	22 e0       	ldi	r18, 0x02	; 2
    8b54:	30 e0       	ldi	r19, 0x00	; 0
    8b56:	c2 0e       	add	r12, r18
    8b58:	d3 1e       	adc	r13, r19
    8b5a:	21 e0       	ldi	r18, 0x01	; 1
    8b5c:	e2 2e       	mov	r14, r18
    8b5e:	f1 2c       	mov	r15, r1
    8b60:	12 c0       	rjmp	.+36     	; 0x8b86 <vfprintf+0x4ce>
    8b62:	f6 01       	movw	r30, r12
    8b64:	a0 80       	ld	r10, Z
    8b66:	b1 80       	ldd	r11, Z+1	; 0x01
    8b68:	16 fd       	sbrc	r17, 6
    8b6a:	03 c0       	rjmp	.+6      	; 0x8b72 <vfprintf+0x4ba>
    8b6c:	6f ef       	ldi	r22, 0xFF	; 255
    8b6e:	7f ef       	ldi	r23, 0xFF	; 255
    8b70:	02 c0       	rjmp	.+4      	; 0x8b76 <vfprintf+0x4be>
    8b72:	69 2d       	mov	r22, r9
    8b74:	70 e0       	ldi	r23, 0x00	; 0
    8b76:	22 e0       	ldi	r18, 0x02	; 2
    8b78:	30 e0       	ldi	r19, 0x00	; 0
    8b7a:	c2 0e       	add	r12, r18
    8b7c:	d3 1e       	adc	r13, r19
    8b7e:	c5 01       	movw	r24, r10
    8b80:	0e 94 f2 4b 	call	0x97e4	; 0x97e4 <strnlen>
    8b84:	7c 01       	movw	r14, r24
    8b86:	1f 77       	andi	r17, 0x7F	; 127
    8b88:	13 c0       	rjmp	.+38     	; 0x8bb0 <vfprintf+0x4f8>
    8b8a:	f6 01       	movw	r30, r12
    8b8c:	a0 80       	ld	r10, Z
    8b8e:	b1 80       	ldd	r11, Z+1	; 0x01
    8b90:	16 fd       	sbrc	r17, 6
    8b92:	03 c0       	rjmp	.+6      	; 0x8b9a <vfprintf+0x4e2>
    8b94:	6f ef       	ldi	r22, 0xFF	; 255
    8b96:	7f ef       	ldi	r23, 0xFF	; 255
    8b98:	02 c0       	rjmp	.+4      	; 0x8b9e <vfprintf+0x4e6>
    8b9a:	69 2d       	mov	r22, r9
    8b9c:	70 e0       	ldi	r23, 0x00	; 0
    8b9e:	22 e0       	ldi	r18, 0x02	; 2
    8ba0:	30 e0       	ldi	r19, 0x00	; 0
    8ba2:	c2 0e       	add	r12, r18
    8ba4:	d3 1e       	adc	r13, r19
    8ba6:	c5 01       	movw	r24, r10
    8ba8:	0e 94 e7 4b 	call	0x97ce	; 0x97ce <strnlen_P>
    8bac:	7c 01       	movw	r14, r24
    8bae:	10 68       	ori	r17, 0x80	; 128
    8bb0:	13 ff       	sbrs	r17, 3
    8bb2:	07 c0       	rjmp	.+14     	; 0x8bc2 <vfprintf+0x50a>
    8bb4:	1b c0       	rjmp	.+54     	; 0x8bec <vfprintf+0x534>
    8bb6:	80 e2       	ldi	r24, 0x20	; 32
    8bb8:	90 e0       	ldi	r25, 0x00	; 0
    8bba:	b3 01       	movw	r22, r6
    8bbc:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8bc0:	8a 94       	dec	r8
    8bc2:	88 2d       	mov	r24, r8
    8bc4:	90 e0       	ldi	r25, 0x00	; 0
    8bc6:	e8 16       	cp	r14, r24
    8bc8:	f9 06       	cpc	r15, r25
    8bca:	a8 f3       	brcs	.-22     	; 0x8bb6 <vfprintf+0x4fe>
    8bcc:	0f c0       	rjmp	.+30     	; 0x8bec <vfprintf+0x534>
    8bce:	f5 01       	movw	r30, r10
    8bd0:	17 fd       	sbrc	r17, 7
    8bd2:	85 91       	lpm	r24, Z+
    8bd4:	17 ff       	sbrs	r17, 7
    8bd6:	81 91       	ld	r24, Z+
    8bd8:	5f 01       	movw	r10, r30
    8bda:	90 e0       	ldi	r25, 0x00	; 0
    8bdc:	b3 01       	movw	r22, r6
    8bde:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8be2:	81 10       	cpse	r8, r1
    8be4:	8a 94       	dec	r8
    8be6:	08 94       	sec
    8be8:	e1 08       	sbc	r14, r1
    8bea:	f1 08       	sbc	r15, r1
    8bec:	e1 14       	cp	r14, r1
    8bee:	f1 04       	cpc	r15, r1
    8bf0:	71 f7       	brne	.-36     	; 0x8bce <vfprintf+0x516>
    8bf2:	f2 c0       	rjmp	.+484    	; 0x8dd8 <vfprintf+0x720>
    8bf4:	94 36       	cpi	r25, 0x64	; 100
    8bf6:	11 f0       	breq	.+4      	; 0x8bfc <vfprintf+0x544>
    8bf8:	99 36       	cpi	r25, 0x69	; 105
    8bfa:	89 f5       	brne	.+98     	; 0x8c5e <vfprintf+0x5a6>
    8bfc:	17 ff       	sbrs	r17, 7
    8bfe:	08 c0       	rjmp	.+16     	; 0x8c10 <vfprintf+0x558>
    8c00:	f6 01       	movw	r30, r12
    8c02:	20 81       	ld	r18, Z
    8c04:	31 81       	ldd	r19, Z+1	; 0x01
    8c06:	42 81       	ldd	r20, Z+2	; 0x02
    8c08:	53 81       	ldd	r21, Z+3	; 0x03
    8c0a:	84 e0       	ldi	r24, 0x04	; 4
    8c0c:	90 e0       	ldi	r25, 0x00	; 0
    8c0e:	0a c0       	rjmp	.+20     	; 0x8c24 <vfprintf+0x56c>
    8c10:	f6 01       	movw	r30, r12
    8c12:	80 81       	ld	r24, Z
    8c14:	91 81       	ldd	r25, Z+1	; 0x01
    8c16:	9c 01       	movw	r18, r24
    8c18:	44 27       	eor	r20, r20
    8c1a:	37 fd       	sbrc	r19, 7
    8c1c:	40 95       	com	r20
    8c1e:	54 2f       	mov	r21, r20
    8c20:	82 e0       	ldi	r24, 0x02	; 2
    8c22:	90 e0       	ldi	r25, 0x00	; 0
    8c24:	c8 0e       	add	r12, r24
    8c26:	d9 1e       	adc	r13, r25
    8c28:	9f e6       	ldi	r25, 0x6F	; 111
    8c2a:	f9 2e       	mov	r15, r25
    8c2c:	f1 22       	and	r15, r17
    8c2e:	57 ff       	sbrs	r21, 7
    8c30:	09 c0       	rjmp	.+18     	; 0x8c44 <vfprintf+0x58c>
    8c32:	50 95       	com	r21
    8c34:	40 95       	com	r20
    8c36:	30 95       	com	r19
    8c38:	21 95       	neg	r18
    8c3a:	3f 4f       	sbci	r19, 0xFF	; 255
    8c3c:	4f 4f       	sbci	r20, 0xFF	; 255
    8c3e:	5f 4f       	sbci	r21, 0xFF	; 255
    8c40:	90 e8       	ldi	r25, 0x80	; 128
    8c42:	f9 2a       	or	r15, r25
    8c44:	ca 01       	movw	r24, r20
    8c46:	b9 01       	movw	r22, r18
    8c48:	ae 01       	movw	r20, r28
    8c4a:	4f 5f       	subi	r20, 0xFF	; 255
    8c4c:	5f 4f       	sbci	r21, 0xFF	; 255
    8c4e:	2a e0       	ldi	r18, 0x0A	; 10
    8c50:	30 e0       	ldi	r19, 0x00	; 0
    8c52:	0e 94 2f 4d 	call	0x9a5e	; 0x9a5e <__ultoa_invert>
    8c56:	e8 2e       	mov	r14, r24
    8c58:	e8 89       	ldd	r30, Y+16	; 0x10
    8c5a:	ee 1a       	sub	r14, r30
    8c5c:	41 c0       	rjmp	.+130    	; 0x8ce0 <vfprintf+0x628>
    8c5e:	95 37       	cpi	r25, 0x75	; 117
    8c60:	21 f4       	brne	.+8      	; 0x8c6a <vfprintf+0x5b2>
    8c62:	1f 7e       	andi	r17, 0xEF	; 239
    8c64:	2a e0       	ldi	r18, 0x0A	; 10
    8c66:	30 e0       	ldi	r19, 0x00	; 0
    8c68:	1c c0       	rjmp	.+56     	; 0x8ca2 <vfprintf+0x5ea>
    8c6a:	19 7f       	andi	r17, 0xF9	; 249
    8c6c:	9f 36       	cpi	r25, 0x6F	; 111
    8c6e:	61 f0       	breq	.+24     	; 0x8c88 <vfprintf+0x5d0>
    8c70:	90 37       	cpi	r25, 0x70	; 112
    8c72:	20 f4       	brcc	.+8      	; 0x8c7c <vfprintf+0x5c4>
    8c74:	98 35       	cpi	r25, 0x58	; 88
    8c76:	09 f0       	breq	.+2      	; 0x8c7a <vfprintf+0x5c2>
    8c78:	b2 c0       	rjmp	.+356    	; 0x8dde <vfprintf+0x726>
    8c7a:	0f c0       	rjmp	.+30     	; 0x8c9a <vfprintf+0x5e2>
    8c7c:	90 37       	cpi	r25, 0x70	; 112
    8c7e:	39 f0       	breq	.+14     	; 0x8c8e <vfprintf+0x5d6>
    8c80:	98 37       	cpi	r25, 0x78	; 120
    8c82:	09 f0       	breq	.+2      	; 0x8c86 <vfprintf+0x5ce>
    8c84:	ac c0       	rjmp	.+344    	; 0x8dde <vfprintf+0x726>
    8c86:	04 c0       	rjmp	.+8      	; 0x8c90 <vfprintf+0x5d8>
    8c88:	28 e0       	ldi	r18, 0x08	; 8
    8c8a:	30 e0       	ldi	r19, 0x00	; 0
    8c8c:	0a c0       	rjmp	.+20     	; 0x8ca2 <vfprintf+0x5ea>
    8c8e:	10 61       	ori	r17, 0x10	; 16
    8c90:	14 fd       	sbrc	r17, 4
    8c92:	14 60       	ori	r17, 0x04	; 4
    8c94:	20 e1       	ldi	r18, 0x10	; 16
    8c96:	30 e0       	ldi	r19, 0x00	; 0
    8c98:	04 c0       	rjmp	.+8      	; 0x8ca2 <vfprintf+0x5ea>
    8c9a:	14 fd       	sbrc	r17, 4
    8c9c:	16 60       	ori	r17, 0x06	; 6
    8c9e:	20 e1       	ldi	r18, 0x10	; 16
    8ca0:	32 e0       	ldi	r19, 0x02	; 2
    8ca2:	17 ff       	sbrs	r17, 7
    8ca4:	08 c0       	rjmp	.+16     	; 0x8cb6 <vfprintf+0x5fe>
    8ca6:	f6 01       	movw	r30, r12
    8ca8:	60 81       	ld	r22, Z
    8caa:	71 81       	ldd	r23, Z+1	; 0x01
    8cac:	82 81       	ldd	r24, Z+2	; 0x02
    8cae:	93 81       	ldd	r25, Z+3	; 0x03
    8cb0:	44 e0       	ldi	r20, 0x04	; 4
    8cb2:	50 e0       	ldi	r21, 0x00	; 0
    8cb4:	08 c0       	rjmp	.+16     	; 0x8cc6 <vfprintf+0x60e>
    8cb6:	f6 01       	movw	r30, r12
    8cb8:	80 81       	ld	r24, Z
    8cba:	91 81       	ldd	r25, Z+1	; 0x01
    8cbc:	bc 01       	movw	r22, r24
    8cbe:	80 e0       	ldi	r24, 0x00	; 0
    8cc0:	90 e0       	ldi	r25, 0x00	; 0
    8cc2:	42 e0       	ldi	r20, 0x02	; 2
    8cc4:	50 e0       	ldi	r21, 0x00	; 0
    8cc6:	c4 0e       	add	r12, r20
    8cc8:	d5 1e       	adc	r13, r21
    8cca:	ae 01       	movw	r20, r28
    8ccc:	4f 5f       	subi	r20, 0xFF	; 255
    8cce:	5f 4f       	sbci	r21, 0xFF	; 255
    8cd0:	0e 94 2f 4d 	call	0x9a5e	; 0x9a5e <__ultoa_invert>
    8cd4:	e8 2e       	mov	r14, r24
    8cd6:	58 89       	ldd	r21, Y+16	; 0x10
    8cd8:	e5 1a       	sub	r14, r21
    8cda:	8f e7       	ldi	r24, 0x7F	; 127
    8cdc:	f8 2e       	mov	r15, r24
    8cde:	f1 22       	and	r15, r17
    8ce0:	f6 fe       	sbrs	r15, 6
    8ce2:	0b c0       	rjmp	.+22     	; 0x8cfa <vfprintf+0x642>
    8ce4:	8e ef       	ldi	r24, 0xFE	; 254
    8ce6:	f8 22       	and	r15, r24
    8ce8:	e9 14       	cp	r14, r9
    8cea:	38 f4       	brcc	.+14     	; 0x8cfa <vfprintf+0x642>
    8cec:	f4 fe       	sbrs	r15, 4
    8cee:	07 c0       	rjmp	.+14     	; 0x8cfe <vfprintf+0x646>
    8cf0:	f2 fc       	sbrc	r15, 2
    8cf2:	05 c0       	rjmp	.+10     	; 0x8cfe <vfprintf+0x646>
    8cf4:	9f ee       	ldi	r25, 0xEF	; 239
    8cf6:	f9 22       	and	r15, r25
    8cf8:	02 c0       	rjmp	.+4      	; 0x8cfe <vfprintf+0x646>
    8cfa:	1e 2d       	mov	r17, r14
    8cfc:	01 c0       	rjmp	.+2      	; 0x8d00 <vfprintf+0x648>
    8cfe:	19 2d       	mov	r17, r9
    8d00:	f4 fe       	sbrs	r15, 4
    8d02:	0d c0       	rjmp	.+26     	; 0x8d1e <vfprintf+0x666>
    8d04:	fe 01       	movw	r30, r28
    8d06:	ee 0d       	add	r30, r14
    8d08:	f1 1d       	adc	r31, r1
    8d0a:	80 81       	ld	r24, Z
    8d0c:	80 33       	cpi	r24, 0x30	; 48
    8d0e:	19 f4       	brne	.+6      	; 0x8d16 <vfprintf+0x65e>
    8d10:	e9 ee       	ldi	r30, 0xE9	; 233
    8d12:	fe 22       	and	r15, r30
    8d14:	08 c0       	rjmp	.+16     	; 0x8d26 <vfprintf+0x66e>
    8d16:	1f 5f       	subi	r17, 0xFF	; 255
    8d18:	f2 fe       	sbrs	r15, 2
    8d1a:	05 c0       	rjmp	.+10     	; 0x8d26 <vfprintf+0x66e>
    8d1c:	03 c0       	rjmp	.+6      	; 0x8d24 <vfprintf+0x66c>
    8d1e:	8f 2d       	mov	r24, r15
    8d20:	86 78       	andi	r24, 0x86	; 134
    8d22:	09 f0       	breq	.+2      	; 0x8d26 <vfprintf+0x66e>
    8d24:	1f 5f       	subi	r17, 0xFF	; 255
    8d26:	0f 2d       	mov	r16, r15
    8d28:	f3 fc       	sbrc	r15, 3
    8d2a:	14 c0       	rjmp	.+40     	; 0x8d54 <vfprintf+0x69c>
    8d2c:	f0 fe       	sbrs	r15, 0
    8d2e:	0f c0       	rjmp	.+30     	; 0x8d4e <vfprintf+0x696>
    8d30:	18 15       	cp	r17, r8
    8d32:	10 f0       	brcs	.+4      	; 0x8d38 <vfprintf+0x680>
    8d34:	9e 2c       	mov	r9, r14
    8d36:	0b c0       	rjmp	.+22     	; 0x8d4e <vfprintf+0x696>
    8d38:	9e 2c       	mov	r9, r14
    8d3a:	98 0c       	add	r9, r8
    8d3c:	91 1a       	sub	r9, r17
    8d3e:	18 2d       	mov	r17, r8
    8d40:	06 c0       	rjmp	.+12     	; 0x8d4e <vfprintf+0x696>
    8d42:	80 e2       	ldi	r24, 0x20	; 32
    8d44:	90 e0       	ldi	r25, 0x00	; 0
    8d46:	b3 01       	movw	r22, r6
    8d48:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8d4c:	1f 5f       	subi	r17, 0xFF	; 255
    8d4e:	18 15       	cp	r17, r8
    8d50:	c0 f3       	brcs	.-16     	; 0x8d42 <vfprintf+0x68a>
    8d52:	04 c0       	rjmp	.+8      	; 0x8d5c <vfprintf+0x6a4>
    8d54:	18 15       	cp	r17, r8
    8d56:	10 f4       	brcc	.+4      	; 0x8d5c <vfprintf+0x6a4>
    8d58:	81 1a       	sub	r8, r17
    8d5a:	01 c0       	rjmp	.+2      	; 0x8d5e <vfprintf+0x6a6>
    8d5c:	88 24       	eor	r8, r8
    8d5e:	04 ff       	sbrs	r16, 4
    8d60:	0f c0       	rjmp	.+30     	; 0x8d80 <vfprintf+0x6c8>
    8d62:	80 e3       	ldi	r24, 0x30	; 48
    8d64:	90 e0       	ldi	r25, 0x00	; 0
    8d66:	b3 01       	movw	r22, r6
    8d68:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8d6c:	02 ff       	sbrs	r16, 2
    8d6e:	1d c0       	rjmp	.+58     	; 0x8daa <vfprintf+0x6f2>
    8d70:	01 fd       	sbrc	r16, 1
    8d72:	03 c0       	rjmp	.+6      	; 0x8d7a <vfprintf+0x6c2>
    8d74:	88 e7       	ldi	r24, 0x78	; 120
    8d76:	90 e0       	ldi	r25, 0x00	; 0
    8d78:	0e c0       	rjmp	.+28     	; 0x8d96 <vfprintf+0x6de>
    8d7a:	88 e5       	ldi	r24, 0x58	; 88
    8d7c:	90 e0       	ldi	r25, 0x00	; 0
    8d7e:	0b c0       	rjmp	.+22     	; 0x8d96 <vfprintf+0x6de>
    8d80:	80 2f       	mov	r24, r16
    8d82:	86 78       	andi	r24, 0x86	; 134
    8d84:	91 f0       	breq	.+36     	; 0x8daa <vfprintf+0x6f2>
    8d86:	01 ff       	sbrs	r16, 1
    8d88:	02 c0       	rjmp	.+4      	; 0x8d8e <vfprintf+0x6d6>
    8d8a:	8b e2       	ldi	r24, 0x2B	; 43
    8d8c:	01 c0       	rjmp	.+2      	; 0x8d90 <vfprintf+0x6d8>
    8d8e:	80 e2       	ldi	r24, 0x20	; 32
    8d90:	f7 fc       	sbrc	r15, 7
    8d92:	8d e2       	ldi	r24, 0x2D	; 45
    8d94:	90 e0       	ldi	r25, 0x00	; 0
    8d96:	b3 01       	movw	r22, r6
    8d98:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8d9c:	06 c0       	rjmp	.+12     	; 0x8daa <vfprintf+0x6f2>
    8d9e:	80 e3       	ldi	r24, 0x30	; 48
    8da0:	90 e0       	ldi	r25, 0x00	; 0
    8da2:	b3 01       	movw	r22, r6
    8da4:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8da8:	9a 94       	dec	r9
    8daa:	e9 14       	cp	r14, r9
    8dac:	c0 f3       	brcs	.-16     	; 0x8d9e <vfprintf+0x6e6>
    8dae:	ea 94       	dec	r14
    8db0:	e1 e0       	ldi	r30, 0x01	; 1
    8db2:	f0 e0       	ldi	r31, 0x00	; 0
    8db4:	ec 0f       	add	r30, r28
    8db6:	fd 1f       	adc	r31, r29
    8db8:	ee 0d       	add	r30, r14
    8dba:	f1 1d       	adc	r31, r1
    8dbc:	80 81       	ld	r24, Z
    8dbe:	90 e0       	ldi	r25, 0x00	; 0
    8dc0:	b3 01       	movw	r22, r6
    8dc2:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8dc6:	ee 20       	and	r14, r14
    8dc8:	91 f7       	brne	.-28     	; 0x8dae <vfprintf+0x6f6>
    8dca:	06 c0       	rjmp	.+12     	; 0x8dd8 <vfprintf+0x720>
    8dcc:	80 e2       	ldi	r24, 0x20	; 32
    8dce:	90 e0       	ldi	r25, 0x00	; 0
    8dd0:	b3 01       	movw	r22, r6
    8dd2:	0e 94 8b 4c 	call	0x9916	; 0x9916 <fputc>
    8dd6:	8a 94       	dec	r8
    8dd8:	88 20       	and	r8, r8
    8dda:	c1 f7       	brne	.-16     	; 0x8dcc <vfprintf+0x714>
    8ddc:	99 cc       	rjmp	.-1742   	; 0x8710 <vfprintf+0x58>
    8dde:	f3 01       	movw	r30, r6
    8de0:	66 81       	ldd	r22, Z+6	; 0x06
    8de2:	77 81       	ldd	r23, Z+7	; 0x07
    8de4:	cb 01       	movw	r24, r22
    8de6:	61 96       	adiw	r28, 0x11	; 17
    8de8:	0f b6       	in	r0, 0x3f	; 63
    8dea:	f8 94       	cli
    8dec:	de bf       	out	0x3e, r29	; 62
    8dee:	0f be       	out	0x3f, r0	; 63
    8df0:	cd bf       	out	0x3d, r28	; 61
    8df2:	cf 91       	pop	r28
    8df4:	df 91       	pop	r29
    8df6:	1f 91       	pop	r17
    8df8:	0f 91       	pop	r16
    8dfa:	ff 90       	pop	r15
    8dfc:	ef 90       	pop	r14
    8dfe:	df 90       	pop	r13
    8e00:	cf 90       	pop	r12
    8e02:	bf 90       	pop	r11
    8e04:	af 90       	pop	r10
    8e06:	9f 90       	pop	r9
    8e08:	8f 90       	pop	r8
    8e0a:	7f 90       	pop	r7
    8e0c:	6f 90       	pop	r6
    8e0e:	5f 90       	pop	r5
    8e10:	4f 90       	pop	r4
    8e12:	3f 90       	pop	r3
    8e14:	2f 90       	pop	r2
    8e16:	08 95       	ret

00008e18 <__subsf3>:
    8e18:	50 58       	subi	r21, 0x80	; 128

00008e1a <__addsf3>:
    8e1a:	bb 27       	eor	r27, r27
    8e1c:	aa 27       	eor	r26, r26
    8e1e:	0e d0       	rcall	.+28     	; 0x8e3c <__addsf3x>
    8e20:	48 c1       	rjmp	.+656    	; 0x90b2 <__fp_round>
    8e22:	39 d1       	rcall	.+626    	; 0x9096 <__fp_pscA>
    8e24:	30 f0       	brcs	.+12     	; 0x8e32 <__addsf3+0x18>
    8e26:	3e d1       	rcall	.+636    	; 0x90a4 <__fp_pscB>
    8e28:	20 f0       	brcs	.+8      	; 0x8e32 <__addsf3+0x18>
    8e2a:	31 f4       	brne	.+12     	; 0x8e38 <__addsf3+0x1e>
    8e2c:	9f 3f       	cpi	r25, 0xFF	; 255
    8e2e:	11 f4       	brne	.+4      	; 0x8e34 <__addsf3+0x1a>
    8e30:	1e f4       	brtc	.+6      	; 0x8e38 <__addsf3+0x1e>
    8e32:	2e c1       	rjmp	.+604    	; 0x9090 <__fp_nan>
    8e34:	0e f4       	brtc	.+2      	; 0x8e38 <__addsf3+0x1e>
    8e36:	e0 95       	com	r30
    8e38:	e7 fb       	bst	r30, 7
    8e3a:	24 c1       	rjmp	.+584    	; 0x9084 <__fp_inf>

00008e3c <__addsf3x>:
    8e3c:	e9 2f       	mov	r30, r25
    8e3e:	4a d1       	rcall	.+660    	; 0x90d4 <__fp_split3>
    8e40:	80 f3       	brcs	.-32     	; 0x8e22 <__addsf3+0x8>
    8e42:	ba 17       	cp	r27, r26
    8e44:	62 07       	cpc	r22, r18
    8e46:	73 07       	cpc	r23, r19
    8e48:	84 07       	cpc	r24, r20
    8e4a:	95 07       	cpc	r25, r21
    8e4c:	18 f0       	brcs	.+6      	; 0x8e54 <__addsf3x+0x18>
    8e4e:	71 f4       	brne	.+28     	; 0x8e6c <__addsf3x+0x30>
    8e50:	9e f5       	brtc	.+102    	; 0x8eb8 <__addsf3x+0x7c>
    8e52:	62 c1       	rjmp	.+708    	; 0x9118 <__fp_zero>
    8e54:	0e f4       	brtc	.+2      	; 0x8e58 <__addsf3x+0x1c>
    8e56:	e0 95       	com	r30
    8e58:	0b 2e       	mov	r0, r27
    8e5a:	ba 2f       	mov	r27, r26
    8e5c:	a0 2d       	mov	r26, r0
    8e5e:	0b 01       	movw	r0, r22
    8e60:	b9 01       	movw	r22, r18
    8e62:	90 01       	movw	r18, r0
    8e64:	0c 01       	movw	r0, r24
    8e66:	ca 01       	movw	r24, r20
    8e68:	a0 01       	movw	r20, r0
    8e6a:	11 24       	eor	r1, r1
    8e6c:	ff 27       	eor	r31, r31
    8e6e:	59 1b       	sub	r21, r25
    8e70:	99 f0       	breq	.+38     	; 0x8e98 <__addsf3x+0x5c>
    8e72:	59 3f       	cpi	r21, 0xF9	; 249
    8e74:	50 f4       	brcc	.+20     	; 0x8e8a <__addsf3x+0x4e>
    8e76:	50 3e       	cpi	r21, 0xE0	; 224
    8e78:	68 f1       	brcs	.+90     	; 0x8ed4 <__addsf3x+0x98>
    8e7a:	1a 16       	cp	r1, r26
    8e7c:	f0 40       	sbci	r31, 0x00	; 0
    8e7e:	a2 2f       	mov	r26, r18
    8e80:	23 2f       	mov	r18, r19
    8e82:	34 2f       	mov	r19, r20
    8e84:	44 27       	eor	r20, r20
    8e86:	58 5f       	subi	r21, 0xF8	; 248
    8e88:	f3 cf       	rjmp	.-26     	; 0x8e70 <__addsf3x+0x34>
    8e8a:	46 95       	lsr	r20
    8e8c:	37 95       	ror	r19
    8e8e:	27 95       	ror	r18
    8e90:	a7 95       	ror	r26
    8e92:	f0 40       	sbci	r31, 0x00	; 0
    8e94:	53 95       	inc	r21
    8e96:	c9 f7       	brne	.-14     	; 0x8e8a <__addsf3x+0x4e>
    8e98:	7e f4       	brtc	.+30     	; 0x8eb8 <__addsf3x+0x7c>
    8e9a:	1f 16       	cp	r1, r31
    8e9c:	ba 0b       	sbc	r27, r26
    8e9e:	62 0b       	sbc	r22, r18
    8ea0:	73 0b       	sbc	r23, r19
    8ea2:	84 0b       	sbc	r24, r20
    8ea4:	ba f0       	brmi	.+46     	; 0x8ed4 <__addsf3x+0x98>
    8ea6:	91 50       	subi	r25, 0x01	; 1
    8ea8:	a1 f0       	breq	.+40     	; 0x8ed2 <__addsf3x+0x96>
    8eaa:	ff 0f       	add	r31, r31
    8eac:	bb 1f       	adc	r27, r27
    8eae:	66 1f       	adc	r22, r22
    8eb0:	77 1f       	adc	r23, r23
    8eb2:	88 1f       	adc	r24, r24
    8eb4:	c2 f7       	brpl	.-16     	; 0x8ea6 <__addsf3x+0x6a>
    8eb6:	0e c0       	rjmp	.+28     	; 0x8ed4 <__addsf3x+0x98>
    8eb8:	ba 0f       	add	r27, r26
    8eba:	62 1f       	adc	r22, r18
    8ebc:	73 1f       	adc	r23, r19
    8ebe:	84 1f       	adc	r24, r20
    8ec0:	48 f4       	brcc	.+18     	; 0x8ed4 <__addsf3x+0x98>
    8ec2:	87 95       	ror	r24
    8ec4:	77 95       	ror	r23
    8ec6:	67 95       	ror	r22
    8ec8:	b7 95       	ror	r27
    8eca:	f7 95       	ror	r31
    8ecc:	9e 3f       	cpi	r25, 0xFE	; 254
    8ece:	08 f0       	brcs	.+2      	; 0x8ed2 <__addsf3x+0x96>
    8ed0:	b3 cf       	rjmp	.-154    	; 0x8e38 <__addsf3+0x1e>
    8ed2:	93 95       	inc	r25
    8ed4:	88 0f       	add	r24, r24
    8ed6:	08 f0       	brcs	.+2      	; 0x8eda <__addsf3x+0x9e>
    8ed8:	99 27       	eor	r25, r25
    8eda:	ee 0f       	add	r30, r30
    8edc:	97 95       	ror	r25
    8ede:	87 95       	ror	r24
    8ee0:	08 95       	ret

00008ee2 <__divsf3>:
    8ee2:	0c d0       	rcall	.+24     	; 0x8efc <__divsf3x>
    8ee4:	e6 c0       	rjmp	.+460    	; 0x90b2 <__fp_round>
    8ee6:	de d0       	rcall	.+444    	; 0x90a4 <__fp_pscB>
    8ee8:	40 f0       	brcs	.+16     	; 0x8efa <__divsf3+0x18>
    8eea:	d5 d0       	rcall	.+426    	; 0x9096 <__fp_pscA>
    8eec:	30 f0       	brcs	.+12     	; 0x8efa <__divsf3+0x18>
    8eee:	21 f4       	brne	.+8      	; 0x8ef8 <__divsf3+0x16>
    8ef0:	5f 3f       	cpi	r21, 0xFF	; 255
    8ef2:	19 f0       	breq	.+6      	; 0x8efa <__divsf3+0x18>
    8ef4:	c7 c0       	rjmp	.+398    	; 0x9084 <__fp_inf>
    8ef6:	51 11       	cpse	r21, r1
    8ef8:	10 c1       	rjmp	.+544    	; 0x911a <__fp_szero>
    8efa:	ca c0       	rjmp	.+404    	; 0x9090 <__fp_nan>

00008efc <__divsf3x>:
    8efc:	eb d0       	rcall	.+470    	; 0x90d4 <__fp_split3>
    8efe:	98 f3       	brcs	.-26     	; 0x8ee6 <__divsf3+0x4>

00008f00 <__divsf3_pse>:
    8f00:	99 23       	and	r25, r25
    8f02:	c9 f3       	breq	.-14     	; 0x8ef6 <__divsf3+0x14>
    8f04:	55 23       	and	r21, r21
    8f06:	b1 f3       	breq	.-20     	; 0x8ef4 <__divsf3+0x12>
    8f08:	95 1b       	sub	r25, r21
    8f0a:	55 0b       	sbc	r21, r21
    8f0c:	bb 27       	eor	r27, r27
    8f0e:	aa 27       	eor	r26, r26
    8f10:	62 17       	cp	r22, r18
    8f12:	73 07       	cpc	r23, r19
    8f14:	84 07       	cpc	r24, r20
    8f16:	38 f0       	brcs	.+14     	; 0x8f26 <__divsf3_pse+0x26>
    8f18:	9f 5f       	subi	r25, 0xFF	; 255
    8f1a:	5f 4f       	sbci	r21, 0xFF	; 255
    8f1c:	22 0f       	add	r18, r18
    8f1e:	33 1f       	adc	r19, r19
    8f20:	44 1f       	adc	r20, r20
    8f22:	aa 1f       	adc	r26, r26
    8f24:	a9 f3       	breq	.-22     	; 0x8f10 <__divsf3_pse+0x10>
    8f26:	33 d0       	rcall	.+102    	; 0x8f8e <__divsf3_pse+0x8e>
    8f28:	0e 2e       	mov	r0, r30
    8f2a:	3a f0       	brmi	.+14     	; 0x8f3a <__divsf3_pse+0x3a>
    8f2c:	e0 e8       	ldi	r30, 0x80	; 128
    8f2e:	30 d0       	rcall	.+96     	; 0x8f90 <__divsf3_pse+0x90>
    8f30:	91 50       	subi	r25, 0x01	; 1
    8f32:	50 40       	sbci	r21, 0x00	; 0
    8f34:	e6 95       	lsr	r30
    8f36:	00 1c       	adc	r0, r0
    8f38:	ca f7       	brpl	.-14     	; 0x8f2c <__divsf3_pse+0x2c>
    8f3a:	29 d0       	rcall	.+82     	; 0x8f8e <__divsf3_pse+0x8e>
    8f3c:	fe 2f       	mov	r31, r30
    8f3e:	27 d0       	rcall	.+78     	; 0x8f8e <__divsf3_pse+0x8e>
    8f40:	66 0f       	add	r22, r22
    8f42:	77 1f       	adc	r23, r23
    8f44:	88 1f       	adc	r24, r24
    8f46:	bb 1f       	adc	r27, r27
    8f48:	26 17       	cp	r18, r22
    8f4a:	37 07       	cpc	r19, r23
    8f4c:	48 07       	cpc	r20, r24
    8f4e:	ab 07       	cpc	r26, r27
    8f50:	b0 e8       	ldi	r27, 0x80	; 128
    8f52:	09 f0       	breq	.+2      	; 0x8f56 <__divsf3_pse+0x56>
    8f54:	bb 0b       	sbc	r27, r27
    8f56:	80 2d       	mov	r24, r0
    8f58:	bf 01       	movw	r22, r30
    8f5a:	ff 27       	eor	r31, r31
    8f5c:	93 58       	subi	r25, 0x83	; 131
    8f5e:	5f 4f       	sbci	r21, 0xFF	; 255
    8f60:	2a f0       	brmi	.+10     	; 0x8f6c <__divsf3_pse+0x6c>
    8f62:	9e 3f       	cpi	r25, 0xFE	; 254
    8f64:	51 05       	cpc	r21, r1
    8f66:	68 f0       	brcs	.+26     	; 0x8f82 <__divsf3_pse+0x82>
    8f68:	8d c0       	rjmp	.+282    	; 0x9084 <__fp_inf>
    8f6a:	d7 c0       	rjmp	.+430    	; 0x911a <__fp_szero>
    8f6c:	5f 3f       	cpi	r21, 0xFF	; 255
    8f6e:	ec f3       	brlt	.-6      	; 0x8f6a <__divsf3_pse+0x6a>
    8f70:	98 3e       	cpi	r25, 0xE8	; 232
    8f72:	dc f3       	brlt	.-10     	; 0x8f6a <__divsf3_pse+0x6a>
    8f74:	86 95       	lsr	r24
    8f76:	77 95       	ror	r23
    8f78:	67 95       	ror	r22
    8f7a:	b7 95       	ror	r27
    8f7c:	f7 95       	ror	r31
    8f7e:	9f 5f       	subi	r25, 0xFF	; 255
    8f80:	c9 f7       	brne	.-14     	; 0x8f74 <__divsf3_pse+0x74>
    8f82:	88 0f       	add	r24, r24
    8f84:	91 1d       	adc	r25, r1
    8f86:	96 95       	lsr	r25
    8f88:	87 95       	ror	r24
    8f8a:	97 f9       	bld	r25, 7
    8f8c:	08 95       	ret
    8f8e:	e1 e0       	ldi	r30, 0x01	; 1
    8f90:	66 0f       	add	r22, r22
    8f92:	77 1f       	adc	r23, r23
    8f94:	88 1f       	adc	r24, r24
    8f96:	bb 1f       	adc	r27, r27
    8f98:	62 17       	cp	r22, r18
    8f9a:	73 07       	cpc	r23, r19
    8f9c:	84 07       	cpc	r24, r20
    8f9e:	ba 07       	cpc	r27, r26
    8fa0:	20 f0       	brcs	.+8      	; 0x8faa <__divsf3_pse+0xaa>
    8fa2:	62 1b       	sub	r22, r18
    8fa4:	73 0b       	sbc	r23, r19
    8fa6:	84 0b       	sbc	r24, r20
    8fa8:	ba 0b       	sbc	r27, r26
    8faa:	ee 1f       	adc	r30, r30
    8fac:	88 f7       	brcc	.-30     	; 0x8f90 <__divsf3_pse+0x90>
    8fae:	e0 95       	com	r30
    8fb0:	08 95       	ret

00008fb2 <__fixunssfsi>:
    8fb2:	98 d0       	rcall	.+304    	; 0x90e4 <__fp_splitA>
    8fb4:	88 f0       	brcs	.+34     	; 0x8fd8 <__fixunssfsi+0x26>
    8fb6:	9f 57       	subi	r25, 0x7F	; 127
    8fb8:	90 f0       	brcs	.+36     	; 0x8fde <__fixunssfsi+0x2c>
    8fba:	b9 2f       	mov	r27, r25
    8fbc:	99 27       	eor	r25, r25
    8fbe:	b7 51       	subi	r27, 0x17	; 23
    8fc0:	a0 f0       	brcs	.+40     	; 0x8fea <__fixunssfsi+0x38>
    8fc2:	d1 f0       	breq	.+52     	; 0x8ff8 <__fixunssfsi+0x46>
    8fc4:	66 0f       	add	r22, r22
    8fc6:	77 1f       	adc	r23, r23
    8fc8:	88 1f       	adc	r24, r24
    8fca:	99 1f       	adc	r25, r25
    8fcc:	1a f0       	brmi	.+6      	; 0x8fd4 <__fixunssfsi+0x22>
    8fce:	ba 95       	dec	r27
    8fd0:	c9 f7       	brne	.-14     	; 0x8fc4 <__fixunssfsi+0x12>
    8fd2:	12 c0       	rjmp	.+36     	; 0x8ff8 <__fixunssfsi+0x46>
    8fd4:	b1 30       	cpi	r27, 0x01	; 1
    8fd6:	81 f0       	breq	.+32     	; 0x8ff8 <__fixunssfsi+0x46>
    8fd8:	9f d0       	rcall	.+318    	; 0x9118 <__fp_zero>
    8fda:	b1 e0       	ldi	r27, 0x01	; 1
    8fdc:	08 95       	ret
    8fde:	9c c0       	rjmp	.+312    	; 0x9118 <__fp_zero>
    8fe0:	67 2f       	mov	r22, r23
    8fe2:	78 2f       	mov	r23, r24
    8fe4:	88 27       	eor	r24, r24
    8fe6:	b8 5f       	subi	r27, 0xF8	; 248
    8fe8:	39 f0       	breq	.+14     	; 0x8ff8 <__fixunssfsi+0x46>
    8fea:	b9 3f       	cpi	r27, 0xF9	; 249
    8fec:	cc f3       	brlt	.-14     	; 0x8fe0 <__fixunssfsi+0x2e>
    8fee:	86 95       	lsr	r24
    8ff0:	77 95       	ror	r23
    8ff2:	67 95       	ror	r22
    8ff4:	b3 95       	inc	r27
    8ff6:	d9 f7       	brne	.-10     	; 0x8fee <__fixunssfsi+0x3c>
    8ff8:	3e f4       	brtc	.+14     	; 0x9008 <__fixunssfsi+0x56>
    8ffa:	90 95       	com	r25
    8ffc:	80 95       	com	r24
    8ffe:	70 95       	com	r23
    9000:	61 95       	neg	r22
    9002:	7f 4f       	sbci	r23, 0xFF	; 255
    9004:	8f 4f       	sbci	r24, 0xFF	; 255
    9006:	9f 4f       	sbci	r25, 0xFF	; 255
    9008:	08 95       	ret

0000900a <__floatunsisf>:
    900a:	e8 94       	clt
    900c:	09 c0       	rjmp	.+18     	; 0x9020 <__floatsisf+0x12>

0000900e <__floatsisf>:
    900e:	97 fb       	bst	r25, 7
    9010:	3e f4       	brtc	.+14     	; 0x9020 <__floatsisf+0x12>
    9012:	90 95       	com	r25
    9014:	80 95       	com	r24
    9016:	70 95       	com	r23
    9018:	61 95       	neg	r22
    901a:	7f 4f       	sbci	r23, 0xFF	; 255
    901c:	8f 4f       	sbci	r24, 0xFF	; 255
    901e:	9f 4f       	sbci	r25, 0xFF	; 255
    9020:	99 23       	and	r25, r25
    9022:	a9 f0       	breq	.+42     	; 0x904e <__floatsisf+0x40>
    9024:	f9 2f       	mov	r31, r25
    9026:	96 e9       	ldi	r25, 0x96	; 150
    9028:	bb 27       	eor	r27, r27
    902a:	93 95       	inc	r25
    902c:	f6 95       	lsr	r31
    902e:	87 95       	ror	r24
    9030:	77 95       	ror	r23
    9032:	67 95       	ror	r22
    9034:	b7 95       	ror	r27
    9036:	f1 11       	cpse	r31, r1
    9038:	f8 cf       	rjmp	.-16     	; 0x902a <__floatsisf+0x1c>
    903a:	fa f4       	brpl	.+62     	; 0x907a <__floatsisf+0x6c>
    903c:	bb 0f       	add	r27, r27
    903e:	11 f4       	brne	.+4      	; 0x9044 <__floatsisf+0x36>
    9040:	60 ff       	sbrs	r22, 0
    9042:	1b c0       	rjmp	.+54     	; 0x907a <__floatsisf+0x6c>
    9044:	6f 5f       	subi	r22, 0xFF	; 255
    9046:	7f 4f       	sbci	r23, 0xFF	; 255
    9048:	8f 4f       	sbci	r24, 0xFF	; 255
    904a:	9f 4f       	sbci	r25, 0xFF	; 255
    904c:	16 c0       	rjmp	.+44     	; 0x907a <__floatsisf+0x6c>
    904e:	88 23       	and	r24, r24
    9050:	11 f0       	breq	.+4      	; 0x9056 <__floatsisf+0x48>
    9052:	96 e9       	ldi	r25, 0x96	; 150
    9054:	11 c0       	rjmp	.+34     	; 0x9078 <__floatsisf+0x6a>
    9056:	77 23       	and	r23, r23
    9058:	21 f0       	breq	.+8      	; 0x9062 <__floatsisf+0x54>
    905a:	9e e8       	ldi	r25, 0x8E	; 142
    905c:	87 2f       	mov	r24, r23
    905e:	76 2f       	mov	r23, r22
    9060:	05 c0       	rjmp	.+10     	; 0x906c <__floatsisf+0x5e>
    9062:	66 23       	and	r22, r22
    9064:	71 f0       	breq	.+28     	; 0x9082 <__floatsisf+0x74>
    9066:	96 e8       	ldi	r25, 0x86	; 134
    9068:	86 2f       	mov	r24, r22
    906a:	70 e0       	ldi	r23, 0x00	; 0
    906c:	60 e0       	ldi	r22, 0x00	; 0
    906e:	2a f0       	brmi	.+10     	; 0x907a <__floatsisf+0x6c>
    9070:	9a 95       	dec	r25
    9072:	66 0f       	add	r22, r22
    9074:	77 1f       	adc	r23, r23
    9076:	88 1f       	adc	r24, r24
    9078:	da f7       	brpl	.-10     	; 0x9070 <__floatsisf+0x62>
    907a:	88 0f       	add	r24, r24
    907c:	96 95       	lsr	r25
    907e:	87 95       	ror	r24
    9080:	97 f9       	bld	r25, 7
    9082:	08 95       	ret

00009084 <__fp_inf>:
    9084:	97 f9       	bld	r25, 7
    9086:	9f 67       	ori	r25, 0x7F	; 127
    9088:	80 e8       	ldi	r24, 0x80	; 128
    908a:	70 e0       	ldi	r23, 0x00	; 0
    908c:	60 e0       	ldi	r22, 0x00	; 0
    908e:	08 95       	ret

00009090 <__fp_nan>:
    9090:	9f ef       	ldi	r25, 0xFF	; 255
    9092:	80 ec       	ldi	r24, 0xC0	; 192
    9094:	08 95       	ret

00009096 <__fp_pscA>:
    9096:	00 24       	eor	r0, r0
    9098:	0a 94       	dec	r0
    909a:	16 16       	cp	r1, r22
    909c:	17 06       	cpc	r1, r23
    909e:	18 06       	cpc	r1, r24
    90a0:	09 06       	cpc	r0, r25
    90a2:	08 95       	ret

000090a4 <__fp_pscB>:
    90a4:	00 24       	eor	r0, r0
    90a6:	0a 94       	dec	r0
    90a8:	12 16       	cp	r1, r18
    90aa:	13 06       	cpc	r1, r19
    90ac:	14 06       	cpc	r1, r20
    90ae:	05 06       	cpc	r0, r21
    90b0:	08 95       	ret

000090b2 <__fp_round>:
    90b2:	09 2e       	mov	r0, r25
    90b4:	03 94       	inc	r0
    90b6:	00 0c       	add	r0, r0
    90b8:	11 f4       	brne	.+4      	; 0x90be <__fp_round+0xc>
    90ba:	88 23       	and	r24, r24
    90bc:	52 f0       	brmi	.+20     	; 0x90d2 <__fp_round+0x20>
    90be:	bb 0f       	add	r27, r27
    90c0:	40 f4       	brcc	.+16     	; 0x90d2 <__fp_round+0x20>
    90c2:	bf 2b       	or	r27, r31
    90c4:	11 f4       	brne	.+4      	; 0x90ca <__fp_round+0x18>
    90c6:	60 ff       	sbrs	r22, 0
    90c8:	04 c0       	rjmp	.+8      	; 0x90d2 <__fp_round+0x20>
    90ca:	6f 5f       	subi	r22, 0xFF	; 255
    90cc:	7f 4f       	sbci	r23, 0xFF	; 255
    90ce:	8f 4f       	sbci	r24, 0xFF	; 255
    90d0:	9f 4f       	sbci	r25, 0xFF	; 255
    90d2:	08 95       	ret

000090d4 <__fp_split3>:
    90d4:	57 fd       	sbrc	r21, 7
    90d6:	90 58       	subi	r25, 0x80	; 128
    90d8:	44 0f       	add	r20, r20
    90da:	55 1f       	adc	r21, r21
    90dc:	59 f0       	breq	.+22     	; 0x90f4 <__fp_splitA+0x10>
    90de:	5f 3f       	cpi	r21, 0xFF	; 255
    90e0:	71 f0       	breq	.+28     	; 0x90fe <__fp_splitA+0x1a>
    90e2:	47 95       	ror	r20

000090e4 <__fp_splitA>:
    90e4:	88 0f       	add	r24, r24
    90e6:	97 fb       	bst	r25, 7
    90e8:	99 1f       	adc	r25, r25
    90ea:	61 f0       	breq	.+24     	; 0x9104 <__fp_splitA+0x20>
    90ec:	9f 3f       	cpi	r25, 0xFF	; 255
    90ee:	79 f0       	breq	.+30     	; 0x910e <__fp_splitA+0x2a>
    90f0:	87 95       	ror	r24
    90f2:	08 95       	ret
    90f4:	12 16       	cp	r1, r18
    90f6:	13 06       	cpc	r1, r19
    90f8:	14 06       	cpc	r1, r20
    90fa:	55 1f       	adc	r21, r21
    90fc:	f2 cf       	rjmp	.-28     	; 0x90e2 <__fp_split3+0xe>
    90fe:	46 95       	lsr	r20
    9100:	f1 df       	rcall	.-30     	; 0x90e4 <__fp_splitA>
    9102:	08 c0       	rjmp	.+16     	; 0x9114 <__fp_splitA+0x30>
    9104:	16 16       	cp	r1, r22
    9106:	17 06       	cpc	r1, r23
    9108:	18 06       	cpc	r1, r24
    910a:	99 1f       	adc	r25, r25
    910c:	f1 cf       	rjmp	.-30     	; 0x90f0 <__fp_splitA+0xc>
    910e:	86 95       	lsr	r24
    9110:	71 05       	cpc	r23, r1
    9112:	61 05       	cpc	r22, r1
    9114:	08 94       	sec
    9116:	08 95       	ret

00009118 <__fp_zero>:
    9118:	e8 94       	clt

0000911a <__fp_szero>:
    911a:	bb 27       	eor	r27, r27
    911c:	66 27       	eor	r22, r22
    911e:	77 27       	eor	r23, r23
    9120:	cb 01       	movw	r24, r22
    9122:	97 f9       	bld	r25, 7
    9124:	08 95       	ret

00009126 <__gesf2>:
    9126:	28 d1       	rcall	.+592    	; 0x9378 <__fp_cmp>
    9128:	08 f4       	brcc	.+2      	; 0x912c <__gesf2+0x6>
    912a:	8f ef       	ldi	r24, 0xFF	; 255
    912c:	08 95       	ret
    912e:	0e f0       	brts	.+2      	; 0x9132 <__gesf2+0xc>
    9130:	47 c1       	rjmp	.+654    	; 0x93c0 <__fp_mpack>
    9132:	ae cf       	rjmp	.-164    	; 0x9090 <__fp_nan>
    9134:	68 94       	set
    9136:	a6 cf       	rjmp	.-180    	; 0x9084 <__fp_inf>

00009138 <log>:
    9138:	d5 df       	rcall	.-86     	; 0x90e4 <__fp_splitA>
    913a:	c8 f3       	brcs	.-14     	; 0x912e <__gesf2+0x8>
    913c:	99 23       	and	r25, r25
    913e:	d1 f3       	breq	.-12     	; 0x9134 <__gesf2+0xe>
    9140:	c6 f3       	brts	.-16     	; 0x9132 <__gesf2+0xc>
    9142:	df 93       	push	r29
    9144:	cf 93       	push	r28
    9146:	1f 93       	push	r17
    9148:	0f 93       	push	r16
    914a:	ff 92       	push	r15
    914c:	c9 2f       	mov	r28, r25
    914e:	dd 27       	eor	r29, r29
    9150:	88 23       	and	r24, r24
    9152:	2a f0       	brmi	.+10     	; 0x915e <log+0x26>
    9154:	21 97       	sbiw	r28, 0x01	; 1
    9156:	66 0f       	add	r22, r22
    9158:	77 1f       	adc	r23, r23
    915a:	88 1f       	adc	r24, r24
    915c:	da f7       	brpl	.-10     	; 0x9154 <log+0x1c>
    915e:	20 e0       	ldi	r18, 0x00	; 0
    9160:	30 e0       	ldi	r19, 0x00	; 0
    9162:	40 e8       	ldi	r20, 0x80	; 128
    9164:	5f eb       	ldi	r21, 0xBF	; 191
    9166:	9f e3       	ldi	r25, 0x3F	; 63
    9168:	88 39       	cpi	r24, 0x98	; 152
    916a:	20 f0       	brcs	.+8      	; 0x9174 <log+0x3c>
    916c:	80 3e       	cpi	r24, 0xE0	; 224
    916e:	30 f0       	brcs	.+12     	; 0x917c <log+0x44>
    9170:	21 96       	adiw	r28, 0x01	; 1
    9172:	8f 77       	andi	r24, 0x7F	; 127
    9174:	52 de       	rcall	.-860    	; 0x8e1a <__addsf3>
    9176:	e8 eb       	ldi	r30, 0xB8	; 184
    9178:	f0 e0       	ldi	r31, 0x00	; 0
    917a:	03 c0       	rjmp	.+6      	; 0x9182 <log+0x4a>
    917c:	4e de       	rcall	.-868    	; 0x8e1a <__addsf3>
    917e:	e5 ee       	ldi	r30, 0xE5	; 229
    9180:	f0 e0       	ldi	r31, 0x00	; 0
    9182:	2c d1       	rcall	.+600    	; 0x93dc <__fp_powser>
    9184:	8b 01       	movw	r16, r22
    9186:	be 01       	movw	r22, r28
    9188:	ec 01       	movw	r28, r24
    918a:	fb 2e       	mov	r15, r27
    918c:	6f 57       	subi	r22, 0x7F	; 127
    918e:	71 09       	sbc	r23, r1
    9190:	75 95       	asr	r23
    9192:	77 1f       	adc	r23, r23
    9194:	88 0b       	sbc	r24, r24
    9196:	99 0b       	sbc	r25, r25
    9198:	3a df       	rcall	.-396    	; 0x900e <__floatsisf>
    919a:	28 e1       	ldi	r18, 0x18	; 24
    919c:	32 e7       	ldi	r19, 0x72	; 114
    919e:	41 e3       	ldi	r20, 0x31	; 49
    91a0:	5f e3       	ldi	r21, 0x3F	; 63
    91a2:	16 d0       	rcall	.+44     	; 0x91d0 <__mulsf3x>
    91a4:	af 2d       	mov	r26, r15
    91a6:	98 01       	movw	r18, r16
    91a8:	ae 01       	movw	r20, r28
    91aa:	ff 90       	pop	r15
    91ac:	0f 91       	pop	r16
    91ae:	1f 91       	pop	r17
    91b0:	cf 91       	pop	r28
    91b2:	df 91       	pop	r29
    91b4:	43 de       	rcall	.-890    	; 0x8e3c <__addsf3x>
    91b6:	7d cf       	rjmp	.-262    	; 0x90b2 <__fp_round>

000091b8 <__mulsf3>:
    91b8:	0b d0       	rcall	.+22     	; 0x91d0 <__mulsf3x>
    91ba:	7b cf       	rjmp	.-266    	; 0x90b2 <__fp_round>
    91bc:	6c df       	rcall	.-296    	; 0x9096 <__fp_pscA>
    91be:	28 f0       	brcs	.+10     	; 0x91ca <__mulsf3+0x12>
    91c0:	71 df       	rcall	.-286    	; 0x90a4 <__fp_pscB>
    91c2:	18 f0       	brcs	.+6      	; 0x91ca <__mulsf3+0x12>
    91c4:	95 23       	and	r25, r21
    91c6:	09 f0       	breq	.+2      	; 0x91ca <__mulsf3+0x12>
    91c8:	5d cf       	rjmp	.-326    	; 0x9084 <__fp_inf>
    91ca:	62 cf       	rjmp	.-316    	; 0x9090 <__fp_nan>
    91cc:	11 24       	eor	r1, r1
    91ce:	a5 cf       	rjmp	.-182    	; 0x911a <__fp_szero>

000091d0 <__mulsf3x>:
    91d0:	81 df       	rcall	.-254    	; 0x90d4 <__fp_split3>
    91d2:	a0 f3       	brcs	.-24     	; 0x91bc <__mulsf3+0x4>

000091d4 <__mulsf3_pse>:
    91d4:	95 9f       	mul	r25, r21
    91d6:	d1 f3       	breq	.-12     	; 0x91cc <__mulsf3+0x14>
    91d8:	95 0f       	add	r25, r21
    91da:	50 e0       	ldi	r21, 0x00	; 0
    91dc:	55 1f       	adc	r21, r21
    91de:	62 9f       	mul	r22, r18
    91e0:	f0 01       	movw	r30, r0
    91e2:	72 9f       	mul	r23, r18
    91e4:	bb 27       	eor	r27, r27
    91e6:	f0 0d       	add	r31, r0
    91e8:	b1 1d       	adc	r27, r1
    91ea:	63 9f       	mul	r22, r19
    91ec:	aa 27       	eor	r26, r26
    91ee:	f0 0d       	add	r31, r0
    91f0:	b1 1d       	adc	r27, r1
    91f2:	aa 1f       	adc	r26, r26
    91f4:	64 9f       	mul	r22, r20
    91f6:	66 27       	eor	r22, r22
    91f8:	b0 0d       	add	r27, r0
    91fa:	a1 1d       	adc	r26, r1
    91fc:	66 1f       	adc	r22, r22
    91fe:	82 9f       	mul	r24, r18
    9200:	22 27       	eor	r18, r18
    9202:	b0 0d       	add	r27, r0
    9204:	a1 1d       	adc	r26, r1
    9206:	62 1f       	adc	r22, r18
    9208:	73 9f       	mul	r23, r19
    920a:	b0 0d       	add	r27, r0
    920c:	a1 1d       	adc	r26, r1
    920e:	62 1f       	adc	r22, r18
    9210:	83 9f       	mul	r24, r19
    9212:	a0 0d       	add	r26, r0
    9214:	61 1d       	adc	r22, r1
    9216:	22 1f       	adc	r18, r18
    9218:	74 9f       	mul	r23, r20
    921a:	33 27       	eor	r19, r19
    921c:	a0 0d       	add	r26, r0
    921e:	61 1d       	adc	r22, r1
    9220:	23 1f       	adc	r18, r19
    9222:	84 9f       	mul	r24, r20
    9224:	60 0d       	add	r22, r0
    9226:	21 1d       	adc	r18, r1
    9228:	82 2f       	mov	r24, r18
    922a:	76 2f       	mov	r23, r22
    922c:	6a 2f       	mov	r22, r26
    922e:	11 24       	eor	r1, r1
    9230:	9f 57       	subi	r25, 0x7F	; 127
    9232:	50 40       	sbci	r21, 0x00	; 0
    9234:	8a f0       	brmi	.+34     	; 0x9258 <__mulsf3_pse+0x84>
    9236:	e1 f0       	breq	.+56     	; 0x9270 <__mulsf3_pse+0x9c>
    9238:	88 23       	and	r24, r24
    923a:	4a f0       	brmi	.+18     	; 0x924e <__mulsf3_pse+0x7a>
    923c:	ee 0f       	add	r30, r30
    923e:	ff 1f       	adc	r31, r31
    9240:	bb 1f       	adc	r27, r27
    9242:	66 1f       	adc	r22, r22
    9244:	77 1f       	adc	r23, r23
    9246:	88 1f       	adc	r24, r24
    9248:	91 50       	subi	r25, 0x01	; 1
    924a:	50 40       	sbci	r21, 0x00	; 0
    924c:	a9 f7       	brne	.-22     	; 0x9238 <__mulsf3_pse+0x64>
    924e:	9e 3f       	cpi	r25, 0xFE	; 254
    9250:	51 05       	cpc	r21, r1
    9252:	70 f0       	brcs	.+28     	; 0x9270 <__mulsf3_pse+0x9c>
    9254:	17 cf       	rjmp	.-466    	; 0x9084 <__fp_inf>
    9256:	61 cf       	rjmp	.-318    	; 0x911a <__fp_szero>
    9258:	5f 3f       	cpi	r21, 0xFF	; 255
    925a:	ec f3       	brlt	.-6      	; 0x9256 <__mulsf3_pse+0x82>
    925c:	98 3e       	cpi	r25, 0xE8	; 232
    925e:	dc f3       	brlt	.-10     	; 0x9256 <__mulsf3_pse+0x82>
    9260:	86 95       	lsr	r24
    9262:	77 95       	ror	r23
    9264:	67 95       	ror	r22
    9266:	b7 95       	ror	r27
    9268:	f7 95       	ror	r31
    926a:	e7 95       	ror	r30
    926c:	9f 5f       	subi	r25, 0xFF	; 255
    926e:	c1 f7       	brne	.-16     	; 0x9260 <__mulsf3_pse+0x8c>
    9270:	fe 2b       	or	r31, r30
    9272:	88 0f       	add	r24, r24
    9274:	91 1d       	adc	r25, r1
    9276:	96 95       	lsr	r25
    9278:	87 95       	ror	r24
    927a:	97 f9       	bld	r25, 7
    927c:	08 95       	ret

0000927e <pow>:
    927e:	fa 01       	movw	r30, r20
    9280:	ee 0f       	add	r30, r30
    9282:	ff 1f       	adc	r31, r31
    9284:	30 96       	adiw	r30, 0x00	; 0
    9286:	21 05       	cpc	r18, r1
    9288:	31 05       	cpc	r19, r1
    928a:	99 f1       	breq	.+102    	; 0x92f2 <pow+0x74>
    928c:	61 15       	cp	r22, r1
    928e:	71 05       	cpc	r23, r1
    9290:	61 f4       	brne	.+24     	; 0x92aa <pow+0x2c>
    9292:	80 38       	cpi	r24, 0x80	; 128
    9294:	bf e3       	ldi	r27, 0x3F	; 63
    9296:	9b 07       	cpc	r25, r27
    9298:	49 f1       	breq	.+82     	; 0x92ec <pow+0x6e>
    929a:	68 94       	set
    929c:	90 38       	cpi	r25, 0x80	; 128
    929e:	81 05       	cpc	r24, r1
    92a0:	61 f0       	breq	.+24     	; 0x92ba <pow+0x3c>
    92a2:	80 38       	cpi	r24, 0x80	; 128
    92a4:	bf ef       	ldi	r27, 0xFF	; 255
    92a6:	9b 07       	cpc	r25, r27
    92a8:	41 f0       	breq	.+16     	; 0x92ba <pow+0x3c>
    92aa:	99 23       	and	r25, r25
    92ac:	42 f5       	brpl	.+80     	; 0x92fe <pow+0x80>
    92ae:	ff 3f       	cpi	r31, 0xFF	; 255
    92b0:	e1 05       	cpc	r30, r1
    92b2:	31 05       	cpc	r19, r1
    92b4:	21 05       	cpc	r18, r1
    92b6:	11 f1       	breq	.+68     	; 0x92fc <pow+0x7e>
    92b8:	e8 94       	clt
    92ba:	08 94       	sec
    92bc:	e7 95       	ror	r30
    92be:	d9 01       	movw	r26, r18
    92c0:	aa 23       	and	r26, r26
    92c2:	29 f4       	brne	.+10     	; 0x92ce <pow+0x50>
    92c4:	ab 2f       	mov	r26, r27
    92c6:	be 2f       	mov	r27, r30
    92c8:	f8 5f       	subi	r31, 0xF8	; 248
    92ca:	d0 f3       	brcs	.-12     	; 0x92c0 <pow+0x42>
    92cc:	10 c0       	rjmp	.+32     	; 0x92ee <pow+0x70>
    92ce:	ff 5f       	subi	r31, 0xFF	; 255
    92d0:	70 f4       	brcc	.+28     	; 0x92ee <pow+0x70>
    92d2:	a6 95       	lsr	r26
    92d4:	e0 f7       	brcc	.-8      	; 0x92ce <pow+0x50>
    92d6:	f7 39       	cpi	r31, 0x97	; 151
    92d8:	50 f0       	brcs	.+20     	; 0x92ee <pow+0x70>
    92da:	19 f0       	breq	.+6      	; 0x92e2 <pow+0x64>
    92dc:	ff 3a       	cpi	r31, 0xAF	; 175
    92de:	38 f4       	brcc	.+14     	; 0x92ee <pow+0x70>
    92e0:	9f 77       	andi	r25, 0x7F	; 127
    92e2:	9f 93       	push	r25
    92e4:	0c d0       	rcall	.+24     	; 0x92fe <pow+0x80>
    92e6:	0f 90       	pop	r0
    92e8:	07 fc       	sbrc	r0, 7
    92ea:	90 58       	subi	r25, 0x80	; 128
    92ec:	08 95       	ret
    92ee:	3e f0       	brts	.+14     	; 0x92fe <pow+0x80>
    92f0:	cf ce       	rjmp	.-610    	; 0x9090 <__fp_nan>
    92f2:	60 e0       	ldi	r22, 0x00	; 0
    92f4:	70 e0       	ldi	r23, 0x00	; 0
    92f6:	80 e8       	ldi	r24, 0x80	; 128
    92f8:	9f e3       	ldi	r25, 0x3F	; 63
    92fa:	08 95       	ret
    92fc:	4f e7       	ldi	r20, 0x7F	; 127
    92fe:	9f 77       	andi	r25, 0x7F	; 127
    9300:	5f 93       	push	r21
    9302:	4f 93       	push	r20
    9304:	3f 93       	push	r19
    9306:	2f 93       	push	r18
    9308:	17 df       	rcall	.-466    	; 0x9138 <log>
    930a:	2f 91       	pop	r18
    930c:	3f 91       	pop	r19
    930e:	4f 91       	pop	r20
    9310:	5f 91       	pop	r21
    9312:	52 df       	rcall	.-348    	; 0x91b8 <__mulsf3>
    9314:	05 c0       	rjmp	.+10     	; 0x9320 <exp>
    9316:	19 f4       	brne	.+6      	; 0x931e <pow+0xa0>
    9318:	0e f0       	brts	.+2      	; 0x931c <pow+0x9e>
    931a:	b4 ce       	rjmp	.-664    	; 0x9084 <__fp_inf>
    931c:	fd ce       	rjmp	.-518    	; 0x9118 <__fp_zero>
    931e:	b8 ce       	rjmp	.-656    	; 0x9090 <__fp_nan>

00009320 <exp>:
    9320:	e1 de       	rcall	.-574    	; 0x90e4 <__fp_splitA>
    9322:	c8 f3       	brcs	.-14     	; 0x9316 <pow+0x98>
    9324:	96 38       	cpi	r25, 0x86	; 134
    9326:	c0 f7       	brcc	.-16     	; 0x9318 <pow+0x9a>
    9328:	07 f8       	bld	r0, 7
    932a:	0f 92       	push	r0
    932c:	e8 94       	clt
    932e:	2b e3       	ldi	r18, 0x3B	; 59
    9330:	3a ea       	ldi	r19, 0xAA	; 170
    9332:	48 eb       	ldi	r20, 0xB8	; 184
    9334:	5f e7       	ldi	r21, 0x7F	; 127
    9336:	4e df       	rcall	.-356    	; 0x91d4 <__mulsf3_pse>
    9338:	0f 92       	push	r0
    933a:	0f 92       	push	r0
    933c:	0f 92       	push	r0
    933e:	4d b7       	in	r20, 0x3d	; 61
    9340:	5e b7       	in	r21, 0x3e	; 62
    9342:	0f 92       	push	r0
    9344:	ad d0       	rcall	.+346    	; 0x94a0 <modf>
    9346:	e2 e1       	ldi	r30, 0x12	; 18
    9348:	f1 e0       	ldi	r31, 0x01	; 1
    934a:	48 d0       	rcall	.+144    	; 0x93dc <__fp_powser>
    934c:	4f 91       	pop	r20
    934e:	5f 91       	pop	r21
    9350:	ef 91       	pop	r30
    9352:	ff 91       	pop	r31
    9354:	e5 95       	asr	r30
    9356:	ee 1f       	adc	r30, r30
    9358:	ff 1f       	adc	r31, r31
    935a:	49 f0       	breq	.+18     	; 0x936e <exp+0x4e>
    935c:	fe 57       	subi	r31, 0x7E	; 126
    935e:	e0 68       	ori	r30, 0x80	; 128
    9360:	44 27       	eor	r20, r20
    9362:	ee 0f       	add	r30, r30
    9364:	44 1f       	adc	r20, r20
    9366:	fa 95       	dec	r31
    9368:	e1 f7       	brne	.-8      	; 0x9362 <exp+0x42>
    936a:	41 95       	neg	r20
    936c:	55 0b       	sbc	r21, r21
    936e:	64 d0       	rcall	.+200    	; 0x9438 <ldexp>
    9370:	0f 90       	pop	r0
    9372:	07 fe       	sbrs	r0, 7
    9374:	58 c0       	rjmp	.+176    	; 0x9426 <inverse>
    9376:	08 95       	ret

00009378 <__fp_cmp>:
    9378:	99 0f       	add	r25, r25
    937a:	00 08       	sbc	r0, r0
    937c:	55 0f       	add	r21, r21
    937e:	aa 0b       	sbc	r26, r26
    9380:	e0 e8       	ldi	r30, 0x80	; 128
    9382:	fe ef       	ldi	r31, 0xFE	; 254
    9384:	16 16       	cp	r1, r22
    9386:	17 06       	cpc	r1, r23
    9388:	e8 07       	cpc	r30, r24
    938a:	f9 07       	cpc	r31, r25
    938c:	c0 f0       	brcs	.+48     	; 0x93be <__fp_cmp+0x46>
    938e:	12 16       	cp	r1, r18
    9390:	13 06       	cpc	r1, r19
    9392:	e4 07       	cpc	r30, r20
    9394:	f5 07       	cpc	r31, r21
    9396:	98 f0       	brcs	.+38     	; 0x93be <__fp_cmp+0x46>
    9398:	62 1b       	sub	r22, r18
    939a:	73 0b       	sbc	r23, r19
    939c:	84 0b       	sbc	r24, r20
    939e:	95 0b       	sbc	r25, r21
    93a0:	39 f4       	brne	.+14     	; 0x93b0 <__fp_cmp+0x38>
    93a2:	0a 26       	eor	r0, r26
    93a4:	61 f0       	breq	.+24     	; 0x93be <__fp_cmp+0x46>
    93a6:	23 2b       	or	r18, r19
    93a8:	24 2b       	or	r18, r20
    93aa:	25 2b       	or	r18, r21
    93ac:	21 f4       	brne	.+8      	; 0x93b6 <__fp_cmp+0x3e>
    93ae:	08 95       	ret
    93b0:	0a 26       	eor	r0, r26
    93b2:	09 f4       	brne	.+2      	; 0x93b6 <__fp_cmp+0x3e>
    93b4:	a1 40       	sbci	r26, 0x01	; 1
    93b6:	a6 95       	lsr	r26
    93b8:	8f ef       	ldi	r24, 0xFF	; 255
    93ba:	81 1d       	adc	r24, r1
    93bc:	81 1d       	adc	r24, r1
    93be:	08 95       	ret

000093c0 <__fp_mpack>:
    93c0:	9f 3f       	cpi	r25, 0xFF	; 255
    93c2:	31 f0       	breq	.+12     	; 0x93d0 <__fp_mpack_finite+0xc>

000093c4 <__fp_mpack_finite>:
    93c4:	91 50       	subi	r25, 0x01	; 1
    93c6:	20 f4       	brcc	.+8      	; 0x93d0 <__fp_mpack_finite+0xc>
    93c8:	87 95       	ror	r24
    93ca:	77 95       	ror	r23
    93cc:	67 95       	ror	r22
    93ce:	b7 95       	ror	r27
    93d0:	88 0f       	add	r24, r24
    93d2:	91 1d       	adc	r25, r1
    93d4:	96 95       	lsr	r25
    93d6:	87 95       	ror	r24
    93d8:	97 f9       	bld	r25, 7
    93da:	08 95       	ret

000093dc <__fp_powser>:
    93dc:	df 93       	push	r29
    93de:	cf 93       	push	r28
    93e0:	1f 93       	push	r17
    93e2:	0f 93       	push	r16
    93e4:	ff 92       	push	r15
    93e6:	ef 92       	push	r14
    93e8:	df 92       	push	r13
    93ea:	7b 01       	movw	r14, r22
    93ec:	8c 01       	movw	r16, r24
    93ee:	68 94       	set
    93f0:	05 c0       	rjmp	.+10     	; 0x93fc <__fp_powser+0x20>
    93f2:	da 2e       	mov	r13, r26
    93f4:	ef 01       	movw	r28, r30
    93f6:	ec de       	rcall	.-552    	; 0x91d0 <__mulsf3x>
    93f8:	fe 01       	movw	r30, r28
    93fa:	e8 94       	clt
    93fc:	a5 91       	lpm	r26, Z+
    93fe:	25 91       	lpm	r18, Z+
    9400:	35 91       	lpm	r19, Z+
    9402:	45 91       	lpm	r20, Z+
    9404:	55 91       	lpm	r21, Z+
    9406:	ae f3       	brts	.-22     	; 0x93f2 <__fp_powser+0x16>
    9408:	ef 01       	movw	r28, r30
    940a:	18 dd       	rcall	.-1488   	; 0x8e3c <__addsf3x>
    940c:	fe 01       	movw	r30, r28
    940e:	97 01       	movw	r18, r14
    9410:	a8 01       	movw	r20, r16
    9412:	da 94       	dec	r13
    9414:	79 f7       	brne	.-34     	; 0x93f4 <__fp_powser+0x18>
    9416:	df 90       	pop	r13
    9418:	ef 90       	pop	r14
    941a:	ff 90       	pop	r15
    941c:	0f 91       	pop	r16
    941e:	1f 91       	pop	r17
    9420:	cf 91       	pop	r28
    9422:	df 91       	pop	r29
    9424:	08 95       	ret

00009426 <inverse>:
    9426:	9b 01       	movw	r18, r22
    9428:	ac 01       	movw	r20, r24
    942a:	60 e0       	ldi	r22, 0x00	; 0
    942c:	70 e0       	ldi	r23, 0x00	; 0
    942e:	80 e8       	ldi	r24, 0x80	; 128
    9430:	9f e3       	ldi	r25, 0x3F	; 63
    9432:	57 cd       	rjmp	.-1362   	; 0x8ee2 <__divsf3>
    9434:	27 ce       	rjmp	.-946    	; 0x9084 <__fp_inf>
    9436:	c4 cf       	rjmp	.-120    	; 0x93c0 <__fp_mpack>

00009438 <ldexp>:
    9438:	55 de       	rcall	.-854    	; 0x90e4 <__fp_splitA>
    943a:	e8 f3       	brcs	.-6      	; 0x9436 <inverse+0x10>
    943c:	99 23       	and	r25, r25
    943e:	d9 f3       	breq	.-10     	; 0x9436 <inverse+0x10>
    9440:	94 0f       	add	r25, r20
    9442:	51 1d       	adc	r21, r1
    9444:	bb f3       	brvs	.-18     	; 0x9434 <inverse+0xe>
    9446:	91 50       	subi	r25, 0x01	; 1
    9448:	50 40       	sbci	r21, 0x00	; 0
    944a:	94 f0       	brlt	.+36     	; 0x9470 <ldexp+0x38>
    944c:	59 f0       	breq	.+22     	; 0x9464 <ldexp+0x2c>
    944e:	88 23       	and	r24, r24
    9450:	32 f0       	brmi	.+12     	; 0x945e <ldexp+0x26>
    9452:	66 0f       	add	r22, r22
    9454:	77 1f       	adc	r23, r23
    9456:	88 1f       	adc	r24, r24
    9458:	91 50       	subi	r25, 0x01	; 1
    945a:	50 40       	sbci	r21, 0x00	; 0
    945c:	c1 f7       	brne	.-16     	; 0x944e <ldexp+0x16>
    945e:	9e 3f       	cpi	r25, 0xFE	; 254
    9460:	51 05       	cpc	r21, r1
    9462:	44 f7       	brge	.-48     	; 0x9434 <inverse+0xe>
    9464:	88 0f       	add	r24, r24
    9466:	91 1d       	adc	r25, r1
    9468:	96 95       	lsr	r25
    946a:	87 95       	ror	r24
    946c:	97 f9       	bld	r25, 7
    946e:	08 95       	ret
    9470:	5f 3f       	cpi	r21, 0xFF	; 255
    9472:	ac f0       	brlt	.+42     	; 0x949e <ldexp+0x66>
    9474:	98 3e       	cpi	r25, 0xE8	; 232
    9476:	9c f0       	brlt	.+38     	; 0x949e <ldexp+0x66>
    9478:	bb 27       	eor	r27, r27
    947a:	86 95       	lsr	r24
    947c:	77 95       	ror	r23
    947e:	67 95       	ror	r22
    9480:	b7 95       	ror	r27
    9482:	08 f4       	brcc	.+2      	; 0x9486 <ldexp+0x4e>
    9484:	b1 60       	ori	r27, 0x01	; 1
    9486:	93 95       	inc	r25
    9488:	c1 f7       	brne	.-16     	; 0x947a <ldexp+0x42>
    948a:	bb 0f       	add	r27, r27
    948c:	58 f7       	brcc	.-42     	; 0x9464 <ldexp+0x2c>
    948e:	11 f4       	brne	.+4      	; 0x9494 <ldexp+0x5c>
    9490:	60 ff       	sbrs	r22, 0
    9492:	e8 cf       	rjmp	.-48     	; 0x9464 <ldexp+0x2c>
    9494:	6f 5f       	subi	r22, 0xFF	; 255
    9496:	7f 4f       	sbci	r23, 0xFF	; 255
    9498:	8f 4f       	sbci	r24, 0xFF	; 255
    949a:	9f 4f       	sbci	r25, 0xFF	; 255
    949c:	e3 cf       	rjmp	.-58     	; 0x9464 <ldexp+0x2c>
    949e:	3d ce       	rjmp	.-902    	; 0x911a <__fp_szero>

000094a0 <modf>:
    94a0:	fa 01       	movw	r30, r20
    94a2:	dc 01       	movw	r26, r24
    94a4:	aa 0f       	add	r26, r26
    94a6:	bb 1f       	adc	r27, r27
    94a8:	9b 01       	movw	r18, r22
    94aa:	ac 01       	movw	r20, r24
    94ac:	bf 57       	subi	r27, 0x7F	; 127
    94ae:	28 f4       	brcc	.+10     	; 0x94ba <modf+0x1a>
    94b0:	22 27       	eor	r18, r18
    94b2:	33 27       	eor	r19, r19
    94b4:	44 27       	eor	r20, r20
    94b6:	50 78       	andi	r21, 0x80	; 128
    94b8:	1f c0       	rjmp	.+62     	; 0x94f8 <modf+0x58>
    94ba:	b7 51       	subi	r27, 0x17	; 23
    94bc:	88 f4       	brcc	.+34     	; 0x94e0 <modf+0x40>
    94be:	ab 2f       	mov	r26, r27
    94c0:	00 24       	eor	r0, r0
    94c2:	46 95       	lsr	r20
    94c4:	37 95       	ror	r19
    94c6:	27 95       	ror	r18
    94c8:	01 1c       	adc	r0, r1
    94ca:	a3 95       	inc	r26
    94cc:	d2 f3       	brmi	.-12     	; 0x94c2 <modf+0x22>
    94ce:	00 20       	and	r0, r0
    94d0:	69 f0       	breq	.+26     	; 0x94ec <modf+0x4c>
    94d2:	22 0f       	add	r18, r18
    94d4:	33 1f       	adc	r19, r19
    94d6:	44 1f       	adc	r20, r20
    94d8:	b3 95       	inc	r27
    94da:	da f3       	brmi	.-10     	; 0x94d2 <modf+0x32>
    94dc:	0d d0       	rcall	.+26     	; 0x94f8 <modf+0x58>
    94de:	9c cc       	rjmp	.-1736   	; 0x8e18 <__subsf3>
    94e0:	61 30       	cpi	r22, 0x01	; 1
    94e2:	71 05       	cpc	r23, r1
    94e4:	a0 e8       	ldi	r26, 0x80	; 128
    94e6:	8a 07       	cpc	r24, r26
    94e8:	b9 46       	sbci	r27, 0x69	; 105
    94ea:	30 f4       	brcc	.+12     	; 0x94f8 <modf+0x58>
    94ec:	9b 01       	movw	r18, r22
    94ee:	ac 01       	movw	r20, r24
    94f0:	66 27       	eor	r22, r22
    94f2:	77 27       	eor	r23, r23
    94f4:	88 27       	eor	r24, r24
    94f6:	90 78       	andi	r25, 0x80	; 128
    94f8:	30 96       	adiw	r30, 0x00	; 0
    94fa:	21 f0       	breq	.+8      	; 0x9504 <modf+0x64>
    94fc:	20 83       	st	Z, r18
    94fe:	31 83       	std	Z+1, r19	; 0x01
    9500:	42 83       	std	Z+2, r20	; 0x02
    9502:	53 83       	std	Z+3, r21	; 0x03
    9504:	08 95       	ret

00009506 <__mulsi3>:
    9506:	62 9f       	mul	r22, r18
    9508:	d0 01       	movw	r26, r0
    950a:	73 9f       	mul	r23, r19
    950c:	f0 01       	movw	r30, r0
    950e:	82 9f       	mul	r24, r18
    9510:	e0 0d       	add	r30, r0
    9512:	f1 1d       	adc	r31, r1
    9514:	64 9f       	mul	r22, r20
    9516:	e0 0d       	add	r30, r0
    9518:	f1 1d       	adc	r31, r1
    951a:	92 9f       	mul	r25, r18
    951c:	f0 0d       	add	r31, r0
    951e:	83 9f       	mul	r24, r19
    9520:	f0 0d       	add	r31, r0
    9522:	74 9f       	mul	r23, r20
    9524:	f0 0d       	add	r31, r0
    9526:	65 9f       	mul	r22, r21
    9528:	f0 0d       	add	r31, r0
    952a:	99 27       	eor	r25, r25
    952c:	72 9f       	mul	r23, r18
    952e:	b0 0d       	add	r27, r0
    9530:	e1 1d       	adc	r30, r1
    9532:	f9 1f       	adc	r31, r25
    9534:	63 9f       	mul	r22, r19
    9536:	b0 0d       	add	r27, r0
    9538:	e1 1d       	adc	r30, r1
    953a:	f9 1f       	adc	r31, r25
    953c:	bd 01       	movw	r22, r26
    953e:	cf 01       	movw	r24, r30
    9540:	11 24       	eor	r1, r1
    9542:	08 95       	ret

00009544 <__udivmodhi4>:
    9544:	aa 1b       	sub	r26, r26
    9546:	bb 1b       	sub	r27, r27
    9548:	51 e1       	ldi	r21, 0x11	; 17
    954a:	07 c0       	rjmp	.+14     	; 0x955a <__udivmodhi4_ep>

0000954c <__udivmodhi4_loop>:
    954c:	aa 1f       	adc	r26, r26
    954e:	bb 1f       	adc	r27, r27
    9550:	a6 17       	cp	r26, r22
    9552:	b7 07       	cpc	r27, r23
    9554:	10 f0       	brcs	.+4      	; 0x955a <__udivmodhi4_ep>
    9556:	a6 1b       	sub	r26, r22
    9558:	b7 0b       	sbc	r27, r23

0000955a <__udivmodhi4_ep>:
    955a:	88 1f       	adc	r24, r24
    955c:	99 1f       	adc	r25, r25
    955e:	5a 95       	dec	r21
    9560:	a9 f7       	brne	.-22     	; 0x954c <__udivmodhi4_loop>
    9562:	80 95       	com	r24
    9564:	90 95       	com	r25
    9566:	bc 01       	movw	r22, r24
    9568:	cd 01       	movw	r24, r26
    956a:	08 95       	ret

0000956c <__udivmodsi4>:
    956c:	a1 e2       	ldi	r26, 0x21	; 33
    956e:	1a 2e       	mov	r1, r26
    9570:	aa 1b       	sub	r26, r26
    9572:	bb 1b       	sub	r27, r27
    9574:	fd 01       	movw	r30, r26
    9576:	0d c0       	rjmp	.+26     	; 0x9592 <__udivmodsi4_ep>

00009578 <__udivmodsi4_loop>:
    9578:	aa 1f       	adc	r26, r26
    957a:	bb 1f       	adc	r27, r27
    957c:	ee 1f       	adc	r30, r30
    957e:	ff 1f       	adc	r31, r31
    9580:	a2 17       	cp	r26, r18
    9582:	b3 07       	cpc	r27, r19
    9584:	e4 07       	cpc	r30, r20
    9586:	f5 07       	cpc	r31, r21
    9588:	20 f0       	brcs	.+8      	; 0x9592 <__udivmodsi4_ep>
    958a:	a2 1b       	sub	r26, r18
    958c:	b3 0b       	sbc	r27, r19
    958e:	e4 0b       	sbc	r30, r20
    9590:	f5 0b       	sbc	r31, r21

00009592 <__udivmodsi4_ep>:
    9592:	66 1f       	adc	r22, r22
    9594:	77 1f       	adc	r23, r23
    9596:	88 1f       	adc	r24, r24
    9598:	99 1f       	adc	r25, r25
    959a:	1a 94       	dec	r1
    959c:	69 f7       	brne	.-38     	; 0x9578 <__udivmodsi4_loop>
    959e:	60 95       	com	r22
    95a0:	70 95       	com	r23
    95a2:	80 95       	com	r24
    95a4:	90 95       	com	r25
    95a6:	9b 01       	movw	r18, r22
    95a8:	ac 01       	movw	r20, r24
    95aa:	bd 01       	movw	r22, r26
    95ac:	cf 01       	movw	r24, r30
    95ae:	08 95       	ret

000095b0 <__prologue_saves__>:
    95b0:	2f 92       	push	r2
    95b2:	3f 92       	push	r3
    95b4:	4f 92       	push	r4
    95b6:	5f 92       	push	r5
    95b8:	6f 92       	push	r6
    95ba:	7f 92       	push	r7
    95bc:	8f 92       	push	r8
    95be:	9f 92       	push	r9
    95c0:	af 92       	push	r10
    95c2:	bf 92       	push	r11
    95c4:	cf 92       	push	r12
    95c6:	df 92       	push	r13
    95c8:	ef 92       	push	r14
    95ca:	ff 92       	push	r15
    95cc:	0f 93       	push	r16
    95ce:	1f 93       	push	r17
    95d0:	cf 93       	push	r28
    95d2:	df 93       	push	r29
    95d4:	cd b7       	in	r28, 0x3d	; 61
    95d6:	de b7       	in	r29, 0x3e	; 62
    95d8:	ca 1b       	sub	r28, r26
    95da:	db 0b       	sbc	r29, r27
    95dc:	0f b6       	in	r0, 0x3f	; 63
    95de:	f8 94       	cli
    95e0:	de bf       	out	0x3e, r29	; 62
    95e2:	0f be       	out	0x3f, r0	; 63
    95e4:	cd bf       	out	0x3d, r28	; 61
    95e6:	09 94       	ijmp

000095e8 <__epilogue_restores__>:
    95e8:	2a 88       	ldd	r2, Y+18	; 0x12
    95ea:	39 88       	ldd	r3, Y+17	; 0x11
    95ec:	48 88       	ldd	r4, Y+16	; 0x10
    95ee:	5f 84       	ldd	r5, Y+15	; 0x0f
    95f0:	6e 84       	ldd	r6, Y+14	; 0x0e
    95f2:	7d 84       	ldd	r7, Y+13	; 0x0d
    95f4:	8c 84       	ldd	r8, Y+12	; 0x0c
    95f6:	9b 84       	ldd	r9, Y+11	; 0x0b
    95f8:	aa 84       	ldd	r10, Y+10	; 0x0a
    95fa:	b9 84       	ldd	r11, Y+9	; 0x09
    95fc:	c8 84       	ldd	r12, Y+8	; 0x08
    95fe:	df 80       	ldd	r13, Y+7	; 0x07
    9600:	ee 80       	ldd	r14, Y+6	; 0x06
    9602:	fd 80       	ldd	r15, Y+5	; 0x05
    9604:	0c 81       	ldd	r16, Y+4	; 0x04
    9606:	1b 81       	ldd	r17, Y+3	; 0x03
    9608:	aa 81       	ldd	r26, Y+2	; 0x02
    960a:	b9 81       	ldd	r27, Y+1	; 0x01
    960c:	ce 0f       	add	r28, r30
    960e:	d1 1d       	adc	r29, r1
    9610:	0f b6       	in	r0, 0x3f	; 63
    9612:	f8 94       	cli
    9614:	de bf       	out	0x3e, r29	; 62
    9616:	0f be       	out	0x3f, r0	; 63
    9618:	cd bf       	out	0x3d, r28	; 61
    961a:	ed 01       	movw	r28, r26
    961c:	08 95       	ret

0000961e <__ftoa_engine>:
    961e:	28 30       	cpi	r18, 0x08	; 8
    9620:	08 f0       	brcs	.+2      	; 0x9624 <__ftoa_engine+0x6>
    9622:	27 e0       	ldi	r18, 0x07	; 7
    9624:	33 27       	eor	r19, r19
    9626:	da 01       	movw	r26, r20
    9628:	99 0f       	add	r25, r25
    962a:	31 1d       	adc	r19, r1
    962c:	87 fd       	sbrc	r24, 7
    962e:	91 60       	ori	r25, 0x01	; 1
    9630:	00 96       	adiw	r24, 0x00	; 0
    9632:	61 05       	cpc	r22, r1
    9634:	71 05       	cpc	r23, r1
    9636:	39 f4       	brne	.+14     	; 0x9646 <__ftoa_engine+0x28>
    9638:	32 60       	ori	r19, 0x02	; 2
    963a:	2e 5f       	subi	r18, 0xFE	; 254
    963c:	3d 93       	st	X+, r19
    963e:	30 e3       	ldi	r19, 0x30	; 48
    9640:	2a 95       	dec	r18
    9642:	e1 f7       	brne	.-8      	; 0x963c <__ftoa_engine+0x1e>
    9644:	08 95       	ret
    9646:	9f 3f       	cpi	r25, 0xFF	; 255
    9648:	30 f0       	brcs	.+12     	; 0x9656 <__ftoa_engine+0x38>
    964a:	80 38       	cpi	r24, 0x80	; 128
    964c:	71 05       	cpc	r23, r1
    964e:	61 05       	cpc	r22, r1
    9650:	09 f0       	breq	.+2      	; 0x9654 <__ftoa_engine+0x36>
    9652:	3c 5f       	subi	r19, 0xFC	; 252
    9654:	3c 5f       	subi	r19, 0xFC	; 252
    9656:	3d 93       	st	X+, r19
    9658:	91 30       	cpi	r25, 0x01	; 1
    965a:	08 f0       	brcs	.+2      	; 0x965e <__ftoa_engine+0x40>
    965c:	80 68       	ori	r24, 0x80	; 128
    965e:	91 1d       	adc	r25, r1
    9660:	df 93       	push	r29
    9662:	cf 93       	push	r28
    9664:	1f 93       	push	r17
    9666:	0f 93       	push	r16
    9668:	ff 92       	push	r15
    966a:	ef 92       	push	r14
    966c:	19 2f       	mov	r17, r25
    966e:	98 7f       	andi	r25, 0xF8	; 248
    9670:	96 95       	lsr	r25
    9672:	e9 2f       	mov	r30, r25
    9674:	96 95       	lsr	r25
    9676:	96 95       	lsr	r25
    9678:	e9 0f       	add	r30, r25
    967a:	ff 27       	eor	r31, r31
    967c:	e1 53       	subi	r30, 0x31	; 49
    967e:	f6 4f       	sbci	r31, 0xF6	; 246
    9680:	99 27       	eor	r25, r25
    9682:	33 27       	eor	r19, r19
    9684:	ee 24       	eor	r14, r14
    9686:	ff 24       	eor	r15, r15
    9688:	a7 01       	movw	r20, r14
    968a:	e7 01       	movw	r28, r14
    968c:	05 90       	lpm	r0, Z+
    968e:	08 94       	sec
    9690:	07 94       	ror	r0
    9692:	28 f4       	brcc	.+10     	; 0x969e <__ftoa_engine+0x80>
    9694:	36 0f       	add	r19, r22
    9696:	e7 1e       	adc	r14, r23
    9698:	f8 1e       	adc	r15, r24
    969a:	49 1f       	adc	r20, r25
    969c:	51 1d       	adc	r21, r1
    969e:	66 0f       	add	r22, r22
    96a0:	77 1f       	adc	r23, r23
    96a2:	88 1f       	adc	r24, r24
    96a4:	99 1f       	adc	r25, r25
    96a6:	06 94       	lsr	r0
    96a8:	a1 f7       	brne	.-24     	; 0x9692 <__ftoa_engine+0x74>
    96aa:	05 90       	lpm	r0, Z+
    96ac:	07 94       	ror	r0
    96ae:	28 f4       	brcc	.+10     	; 0x96ba <__ftoa_engine+0x9c>
    96b0:	e7 0e       	add	r14, r23
    96b2:	f8 1e       	adc	r15, r24
    96b4:	49 1f       	adc	r20, r25
    96b6:	56 1f       	adc	r21, r22
    96b8:	c1 1d       	adc	r28, r1
    96ba:	77 0f       	add	r23, r23
    96bc:	88 1f       	adc	r24, r24
    96be:	99 1f       	adc	r25, r25
    96c0:	66 1f       	adc	r22, r22
    96c2:	06 94       	lsr	r0
    96c4:	a1 f7       	brne	.-24     	; 0x96ae <__ftoa_engine+0x90>
    96c6:	05 90       	lpm	r0, Z+
    96c8:	07 94       	ror	r0
    96ca:	28 f4       	brcc	.+10     	; 0x96d6 <__ftoa_engine+0xb8>
    96cc:	f8 0e       	add	r15, r24
    96ce:	49 1f       	adc	r20, r25
    96d0:	56 1f       	adc	r21, r22
    96d2:	c7 1f       	adc	r28, r23
    96d4:	d1 1d       	adc	r29, r1
    96d6:	88 0f       	add	r24, r24
    96d8:	99 1f       	adc	r25, r25
    96da:	66 1f       	adc	r22, r22
    96dc:	77 1f       	adc	r23, r23
    96de:	06 94       	lsr	r0
    96e0:	a1 f7       	brne	.-24     	; 0x96ca <__ftoa_engine+0xac>
    96e2:	05 90       	lpm	r0, Z+
    96e4:	07 94       	ror	r0
    96e6:	20 f4       	brcc	.+8      	; 0x96f0 <__ftoa_engine+0xd2>
    96e8:	49 0f       	add	r20, r25
    96ea:	56 1f       	adc	r21, r22
    96ec:	c7 1f       	adc	r28, r23
    96ee:	d8 1f       	adc	r29, r24
    96f0:	99 0f       	add	r25, r25
    96f2:	66 1f       	adc	r22, r22
    96f4:	77 1f       	adc	r23, r23
    96f6:	88 1f       	adc	r24, r24
    96f8:	06 94       	lsr	r0
    96fa:	a9 f7       	brne	.-22     	; 0x96e6 <__ftoa_engine+0xc8>
    96fc:	84 91       	lpm	r24, Z+
    96fe:	10 95       	com	r17
    9700:	17 70       	andi	r17, 0x07	; 7
    9702:	41 f0       	breq	.+16     	; 0x9714 <__ftoa_engine+0xf6>
    9704:	d6 95       	lsr	r29
    9706:	c7 95       	ror	r28
    9708:	57 95       	ror	r21
    970a:	47 95       	ror	r20
    970c:	f7 94       	ror	r15
    970e:	e7 94       	ror	r14
    9710:	1a 95       	dec	r17
    9712:	c1 f7       	brne	.-16     	; 0x9704 <__ftoa_engine+0xe6>
    9714:	e5 e7       	ldi	r30, 0x75	; 117
    9716:	f9 e0       	ldi	r31, 0x09	; 9
    9718:	68 94       	set
    971a:	15 90       	lpm	r1, Z+
    971c:	15 91       	lpm	r17, Z+
    971e:	35 91       	lpm	r19, Z+
    9720:	65 91       	lpm	r22, Z+
    9722:	95 91       	lpm	r25, Z+
    9724:	05 90       	lpm	r0, Z+
    9726:	7f e2       	ldi	r23, 0x2F	; 47
    9728:	73 95       	inc	r23
    972a:	e1 18       	sub	r14, r1
    972c:	f1 0a       	sbc	r15, r17
    972e:	43 0b       	sbc	r20, r19
    9730:	56 0b       	sbc	r21, r22
    9732:	c9 0b       	sbc	r28, r25
    9734:	d0 09       	sbc	r29, r0
    9736:	c0 f7       	brcc	.-16     	; 0x9728 <__ftoa_engine+0x10a>
    9738:	e1 0c       	add	r14, r1
    973a:	f1 1e       	adc	r15, r17
    973c:	43 1f       	adc	r20, r19
    973e:	56 1f       	adc	r21, r22
    9740:	c9 1f       	adc	r28, r25
    9742:	d0 1d       	adc	r29, r0
    9744:	7e f4       	brtc	.+30     	; 0x9764 <__ftoa_engine+0x146>
    9746:	70 33       	cpi	r23, 0x30	; 48
    9748:	11 f4       	brne	.+4      	; 0x974e <__ftoa_engine+0x130>
    974a:	8a 95       	dec	r24
    974c:	e6 cf       	rjmp	.-52     	; 0x971a <__ftoa_engine+0xfc>
    974e:	e8 94       	clt
    9750:	01 50       	subi	r16, 0x01	; 1
    9752:	30 f0       	brcs	.+12     	; 0x9760 <__ftoa_engine+0x142>
    9754:	08 0f       	add	r16, r24
    9756:	0a f4       	brpl	.+2      	; 0x975a <__ftoa_engine+0x13c>
    9758:	00 27       	eor	r16, r16
    975a:	02 17       	cp	r16, r18
    975c:	08 f4       	brcc	.+2      	; 0x9760 <__ftoa_engine+0x142>
    975e:	20 2f       	mov	r18, r16
    9760:	23 95       	inc	r18
    9762:	02 2f       	mov	r16, r18
    9764:	7a 33       	cpi	r23, 0x3A	; 58
    9766:	28 f0       	brcs	.+10     	; 0x9772 <__ftoa_engine+0x154>
    9768:	79 e3       	ldi	r23, 0x39	; 57
    976a:	7d 93       	st	X+, r23
    976c:	2a 95       	dec	r18
    976e:	e9 f7       	brne	.-6      	; 0x976a <__ftoa_engine+0x14c>
    9770:	10 c0       	rjmp	.+32     	; 0x9792 <__ftoa_engine+0x174>
    9772:	7d 93       	st	X+, r23
    9774:	2a 95       	dec	r18
    9776:	89 f6       	brne	.-94     	; 0x971a <__ftoa_engine+0xfc>
    9778:	06 94       	lsr	r0
    977a:	97 95       	ror	r25
    977c:	67 95       	ror	r22
    977e:	37 95       	ror	r19
    9780:	17 95       	ror	r17
    9782:	17 94       	ror	r1
    9784:	e1 18       	sub	r14, r1
    9786:	f1 0a       	sbc	r15, r17
    9788:	43 0b       	sbc	r20, r19
    978a:	56 0b       	sbc	r21, r22
    978c:	c9 0b       	sbc	r28, r25
    978e:	d0 09       	sbc	r29, r0
    9790:	98 f0       	brcs	.+38     	; 0x97b8 <__ftoa_engine+0x19a>
    9792:	23 95       	inc	r18
    9794:	7e 91       	ld	r23, -X
    9796:	73 95       	inc	r23
    9798:	7a 33       	cpi	r23, 0x3A	; 58
    979a:	08 f0       	brcs	.+2      	; 0x979e <__ftoa_engine+0x180>
    979c:	70 e3       	ldi	r23, 0x30	; 48
    979e:	7c 93       	st	X, r23
    97a0:	20 13       	cpse	r18, r16
    97a2:	b8 f7       	brcc	.-18     	; 0x9792 <__ftoa_engine+0x174>
    97a4:	7e 91       	ld	r23, -X
    97a6:	70 61       	ori	r23, 0x10	; 16
    97a8:	7d 93       	st	X+, r23
    97aa:	30 f0       	brcs	.+12     	; 0x97b8 <__ftoa_engine+0x19a>
    97ac:	83 95       	inc	r24
    97ae:	71 e3       	ldi	r23, 0x31	; 49
    97b0:	7d 93       	st	X+, r23
    97b2:	70 e3       	ldi	r23, 0x30	; 48
    97b4:	2a 95       	dec	r18
    97b6:	e1 f7       	brne	.-8      	; 0x97b0 <__ftoa_engine+0x192>
    97b8:	11 24       	eor	r1, r1
    97ba:	ef 90       	pop	r14
    97bc:	ff 90       	pop	r15
    97be:	0f 91       	pop	r16
    97c0:	1f 91       	pop	r17
    97c2:	cf 91       	pop	r28
    97c4:	df 91       	pop	r29
    97c6:	99 27       	eor	r25, r25
    97c8:	87 fd       	sbrc	r24, 7
    97ca:	90 95       	com	r25
    97cc:	08 95       	ret

000097ce <strnlen_P>:
    97ce:	fc 01       	movw	r30, r24
    97d0:	05 90       	lpm	r0, Z+
    97d2:	61 50       	subi	r22, 0x01	; 1
    97d4:	70 40       	sbci	r23, 0x00	; 0
    97d6:	01 10       	cpse	r0, r1
    97d8:	d8 f7       	brcc	.-10     	; 0x97d0 <strnlen_P+0x2>
    97da:	80 95       	com	r24
    97dc:	90 95       	com	r25
    97de:	8e 0f       	add	r24, r30
    97e0:	9f 1f       	adc	r25, r31
    97e2:	08 95       	ret

000097e4 <strnlen>:
    97e4:	fc 01       	movw	r30, r24
    97e6:	61 50       	subi	r22, 0x01	; 1
    97e8:	70 40       	sbci	r23, 0x00	; 0
    97ea:	01 90       	ld	r0, Z+
    97ec:	01 10       	cpse	r0, r1
    97ee:	d8 f7       	brcc	.-10     	; 0x97e6 <strnlen+0x2>
    97f0:	80 95       	com	r24
    97f2:	90 95       	com	r25
    97f4:	8e 0f       	add	r24, r30
    97f6:	9f 1f       	adc	r25, r31
    97f8:	08 95       	ret

000097fa <fdevopen>:
    97fa:	0f 93       	push	r16
    97fc:	1f 93       	push	r17
    97fe:	cf 93       	push	r28
    9800:	df 93       	push	r29
    9802:	8c 01       	movw	r16, r24
    9804:	eb 01       	movw	r28, r22
    9806:	00 97       	sbiw	r24, 0x00	; 0
    9808:	31 f4       	brne	.+12     	; 0x9816 <fdevopen+0x1c>
    980a:	61 15       	cp	r22, r1
    980c:	71 05       	cpc	r23, r1
    980e:	19 f4       	brne	.+6      	; 0x9816 <fdevopen+0x1c>
    9810:	20 e0       	ldi	r18, 0x00	; 0
    9812:	30 e0       	ldi	r19, 0x00	; 0
    9814:	38 c0       	rjmp	.+112    	; 0x9886 <fdevopen+0x8c>
    9816:	81 e0       	ldi	r24, 0x01	; 1
    9818:	90 e0       	ldi	r25, 0x00	; 0
    981a:	6e e0       	ldi	r22, 0x0E	; 14
    981c:	70 e0       	ldi	r23, 0x00	; 0
    981e:	0e 94 a2 4d 	call	0x9b44	; 0x9b44 <calloc>
    9822:	fc 01       	movw	r30, r24
    9824:	9c 01       	movw	r18, r24
    9826:	00 97       	sbiw	r24, 0x00	; 0
    9828:	71 f1       	breq	.+92     	; 0x9886 <fdevopen+0x8c>
    982a:	80 e8       	ldi	r24, 0x80	; 128
    982c:	83 83       	std	Z+3, r24	; 0x03
    982e:	20 97       	sbiw	r28, 0x00	; 0
    9830:	71 f0       	breq	.+28     	; 0x984e <fdevopen+0x54>
    9832:	d3 87       	std	Z+11, r29	; 0x0b
    9834:	c2 87       	std	Z+10, r28	; 0x0a
    9836:	81 e8       	ldi	r24, 0x81	; 129
    9838:	83 83       	std	Z+3, r24	; 0x03
    983a:	80 91 bd 08 	lds	r24, 0x08BD
    983e:	90 91 be 08 	lds	r25, 0x08BE
    9842:	89 2b       	or	r24, r25
    9844:	21 f4       	brne	.+8      	; 0x984e <fdevopen+0x54>
    9846:	f0 93 be 08 	sts	0x08BE, r31
    984a:	e0 93 bd 08 	sts	0x08BD, r30
    984e:	01 15       	cp	r16, r1
    9850:	11 05       	cpc	r17, r1
    9852:	c9 f0       	breq	.+50     	; 0x9886 <fdevopen+0x8c>
    9854:	11 87       	std	Z+9, r17	; 0x09
    9856:	00 87       	std	Z+8, r16	; 0x08
    9858:	83 81       	ldd	r24, Z+3	; 0x03
    985a:	82 60       	ori	r24, 0x02	; 2
    985c:	83 83       	std	Z+3, r24	; 0x03
    985e:	80 91 bf 08 	lds	r24, 0x08BF
    9862:	90 91 c0 08 	lds	r25, 0x08C0
    9866:	89 2b       	or	r24, r25
    9868:	71 f4       	brne	.+28     	; 0x9886 <fdevopen+0x8c>
    986a:	f0 93 c0 08 	sts	0x08C0, r31
    986e:	e0 93 bf 08 	sts	0x08BF, r30
    9872:	80 91 c1 08 	lds	r24, 0x08C1
    9876:	90 91 c2 08 	lds	r25, 0x08C2
    987a:	89 2b       	or	r24, r25
    987c:	21 f4       	brne	.+8      	; 0x9886 <fdevopen+0x8c>
    987e:	f0 93 c2 08 	sts	0x08C2, r31
    9882:	e0 93 c1 08 	sts	0x08C1, r30
    9886:	c9 01       	movw	r24, r18
    9888:	df 91       	pop	r29
    988a:	cf 91       	pop	r28
    988c:	1f 91       	pop	r17
    988e:	0f 91       	pop	r16
    9890:	08 95       	ret

00009892 <fgetc>:
    9892:	cf 93       	push	r28
    9894:	df 93       	push	r29
    9896:	ec 01       	movw	r28, r24
    9898:	4b 81       	ldd	r20, Y+3	; 0x03
    989a:	40 ff       	sbrs	r20, 0
    989c:	1a c0       	rjmp	.+52     	; 0x98d2 <fgetc+0x40>
    989e:	46 ff       	sbrs	r20, 6
    98a0:	0a c0       	rjmp	.+20     	; 0x98b6 <fgetc+0x24>
    98a2:	4f 7b       	andi	r20, 0xBF	; 191
    98a4:	4b 83       	std	Y+3, r20	; 0x03
    98a6:	8e 81       	ldd	r24, Y+6	; 0x06
    98a8:	9f 81       	ldd	r25, Y+7	; 0x07
    98aa:	01 96       	adiw	r24, 0x01	; 1
    98ac:	9f 83       	std	Y+7, r25	; 0x07
    98ae:	8e 83       	std	Y+6, r24	; 0x06
    98b0:	8a 81       	ldd	r24, Y+2	; 0x02
    98b2:	28 2f       	mov	r18, r24
    98b4:	2b c0       	rjmp	.+86     	; 0x990c <fgetc+0x7a>
    98b6:	42 ff       	sbrs	r20, 2
    98b8:	13 c0       	rjmp	.+38     	; 0x98e0 <fgetc+0x4e>
    98ba:	e8 81       	ld	r30, Y
    98bc:	f9 81       	ldd	r31, Y+1	; 0x01
    98be:	80 81       	ld	r24, Z
    98c0:	28 2f       	mov	r18, r24
    98c2:	33 27       	eor	r19, r19
    98c4:	27 fd       	sbrc	r18, 7
    98c6:	30 95       	com	r19
    98c8:	21 15       	cp	r18, r1
    98ca:	31 05       	cpc	r19, r1
    98cc:	29 f4       	brne	.+10     	; 0x98d8 <fgetc+0x46>
    98ce:	40 62       	ori	r20, 0x20	; 32
    98d0:	4b 83       	std	Y+3, r20	; 0x03
    98d2:	2f ef       	ldi	r18, 0xFF	; 255
    98d4:	3f ef       	ldi	r19, 0xFF	; 255
    98d6:	1b c0       	rjmp	.+54     	; 0x990e <fgetc+0x7c>
    98d8:	31 96       	adiw	r30, 0x01	; 1
    98da:	f9 83       	std	Y+1, r31	; 0x01
    98dc:	e8 83       	st	Y, r30
    98de:	11 c0       	rjmp	.+34     	; 0x9902 <fgetc+0x70>
    98e0:	ea 85       	ldd	r30, Y+10	; 0x0a
    98e2:	fb 85       	ldd	r31, Y+11	; 0x0b
    98e4:	ce 01       	movw	r24, r28
    98e6:	09 95       	icall
    98e8:	9c 01       	movw	r18, r24
    98ea:	97 ff       	sbrs	r25, 7
    98ec:	0a c0       	rjmp	.+20     	; 0x9902 <fgetc+0x70>
    98ee:	9b 81       	ldd	r25, Y+3	; 0x03
    98f0:	2f 5f       	subi	r18, 0xFF	; 255
    98f2:	3f 4f       	sbci	r19, 0xFF	; 255
    98f4:	11 f0       	breq	.+4      	; 0x98fa <fgetc+0x68>
    98f6:	80 e2       	ldi	r24, 0x20	; 32
    98f8:	01 c0       	rjmp	.+2      	; 0x98fc <fgetc+0x6a>
    98fa:	80 e1       	ldi	r24, 0x10	; 16
    98fc:	89 2b       	or	r24, r25
    98fe:	8b 83       	std	Y+3, r24	; 0x03
    9900:	e8 cf       	rjmp	.-48     	; 0x98d2 <fgetc+0x40>
    9902:	8e 81       	ldd	r24, Y+6	; 0x06
    9904:	9f 81       	ldd	r25, Y+7	; 0x07
    9906:	01 96       	adiw	r24, 0x01	; 1
    9908:	9f 83       	std	Y+7, r25	; 0x07
    990a:	8e 83       	std	Y+6, r24	; 0x06
    990c:	30 e0       	ldi	r19, 0x00	; 0
    990e:	c9 01       	movw	r24, r18
    9910:	df 91       	pop	r29
    9912:	cf 91       	pop	r28
    9914:	08 95       	ret

00009916 <fputc>:
    9916:	0f 93       	push	r16
    9918:	1f 93       	push	r17
    991a:	cf 93       	push	r28
    991c:	df 93       	push	r29
    991e:	8c 01       	movw	r16, r24
    9920:	eb 01       	movw	r28, r22
    9922:	8b 81       	ldd	r24, Y+3	; 0x03
    9924:	81 ff       	sbrs	r24, 1
    9926:	1b c0       	rjmp	.+54     	; 0x995e <fputc+0x48>
    9928:	82 ff       	sbrs	r24, 2
    992a:	0d c0       	rjmp	.+26     	; 0x9946 <fputc+0x30>
    992c:	2e 81       	ldd	r18, Y+6	; 0x06
    992e:	3f 81       	ldd	r19, Y+7	; 0x07
    9930:	8c 81       	ldd	r24, Y+4	; 0x04
    9932:	9d 81       	ldd	r25, Y+5	; 0x05
    9934:	28 17       	cp	r18, r24
    9936:	39 07       	cpc	r19, r25
    9938:	64 f4       	brge	.+24     	; 0x9952 <fputc+0x3c>
    993a:	e8 81       	ld	r30, Y
    993c:	f9 81       	ldd	r31, Y+1	; 0x01
    993e:	01 93       	st	Z+, r16
    9940:	f9 83       	std	Y+1, r31	; 0x01
    9942:	e8 83       	st	Y, r30
    9944:	06 c0       	rjmp	.+12     	; 0x9952 <fputc+0x3c>
    9946:	e8 85       	ldd	r30, Y+8	; 0x08
    9948:	f9 85       	ldd	r31, Y+9	; 0x09
    994a:	80 2f       	mov	r24, r16
    994c:	09 95       	icall
    994e:	89 2b       	or	r24, r25
    9950:	31 f4       	brne	.+12     	; 0x995e <fputc+0x48>
    9952:	8e 81       	ldd	r24, Y+6	; 0x06
    9954:	9f 81       	ldd	r25, Y+7	; 0x07
    9956:	01 96       	adiw	r24, 0x01	; 1
    9958:	9f 83       	std	Y+7, r25	; 0x07
    995a:	8e 83       	std	Y+6, r24	; 0x06
    995c:	02 c0       	rjmp	.+4      	; 0x9962 <fputc+0x4c>
    995e:	0f ef       	ldi	r16, 0xFF	; 255
    9960:	1f ef       	ldi	r17, 0xFF	; 255
    9962:	c8 01       	movw	r24, r16
    9964:	df 91       	pop	r29
    9966:	cf 91       	pop	r28
    9968:	1f 91       	pop	r17
    996a:	0f 91       	pop	r16
    996c:	08 95       	ret

0000996e <printf>:
    996e:	df 93       	push	r29
    9970:	cf 93       	push	r28
    9972:	cd b7       	in	r28, 0x3d	; 61
    9974:	de b7       	in	r29, 0x3e	; 62
    9976:	fe 01       	movw	r30, r28
    9978:	35 96       	adiw	r30, 0x05	; 5
    997a:	61 91       	ld	r22, Z+
    997c:	71 91       	ld	r23, Z+
    997e:	80 91 bf 08 	lds	r24, 0x08BF
    9982:	90 91 c0 08 	lds	r25, 0x08C0
    9986:	af 01       	movw	r20, r30
    9988:	0e 94 5c 43 	call	0x86b8	; 0x86b8 <vfprintf>
    998c:	cf 91       	pop	r28
    998e:	df 91       	pop	r29
    9990:	08 95       	ret

00009992 <puts>:
    9992:	0f 93       	push	r16
    9994:	1f 93       	push	r17
    9996:	cf 93       	push	r28
    9998:	df 93       	push	r29
    999a:	8c 01       	movw	r16, r24
    999c:	e0 91 bf 08 	lds	r30, 0x08BF
    99a0:	f0 91 c0 08 	lds	r31, 0x08C0
    99a4:	83 81       	ldd	r24, Z+3	; 0x03
    99a6:	81 ff       	sbrs	r24, 1
    99a8:	21 c0       	rjmp	.+66     	; 0x99ec <puts+0x5a>
    99aa:	c0 e0       	ldi	r28, 0x00	; 0
    99ac:	d0 e0       	ldi	r29, 0x00	; 0
    99ae:	0d c0       	rjmp	.+26     	; 0x99ca <puts+0x38>
    99b0:	e0 91 bf 08 	lds	r30, 0x08BF
    99b4:	f0 91 c0 08 	lds	r31, 0x08C0
    99b8:	20 85       	ldd	r18, Z+8	; 0x08
    99ba:	31 85       	ldd	r19, Z+9	; 0x09
    99bc:	bf 01       	movw	r22, r30
    99be:	f9 01       	movw	r30, r18
    99c0:	09 95       	icall
    99c2:	89 2b       	or	r24, r25
    99c4:	11 f0       	breq	.+4      	; 0x99ca <puts+0x38>
    99c6:	cf ef       	ldi	r28, 0xFF	; 255
    99c8:	df ef       	ldi	r29, 0xFF	; 255
    99ca:	f8 01       	movw	r30, r16
    99cc:	81 91       	ld	r24, Z+
    99ce:	8f 01       	movw	r16, r30
    99d0:	88 23       	and	r24, r24
    99d2:	71 f7       	brne	.-36     	; 0x99b0 <puts+0x1e>
    99d4:	e0 91 bf 08 	lds	r30, 0x08BF
    99d8:	f0 91 c0 08 	lds	r31, 0x08C0
    99dc:	20 85       	ldd	r18, Z+8	; 0x08
    99de:	31 85       	ldd	r19, Z+9	; 0x09
    99e0:	8a e0       	ldi	r24, 0x0A	; 10
    99e2:	bf 01       	movw	r22, r30
    99e4:	f9 01       	movw	r30, r18
    99e6:	09 95       	icall
    99e8:	89 2b       	or	r24, r25
    99ea:	11 f0       	breq	.+4      	; 0x99f0 <puts+0x5e>
    99ec:	cf ef       	ldi	r28, 0xFF	; 255
    99ee:	df ef       	ldi	r29, 0xFF	; 255
    99f0:	ce 01       	movw	r24, r28
    99f2:	df 91       	pop	r29
    99f4:	cf 91       	pop	r28
    99f6:	1f 91       	pop	r17
    99f8:	0f 91       	pop	r16
    99fa:	08 95       	ret

000099fc <sprintf>:
    99fc:	0f 93       	push	r16
    99fe:	1f 93       	push	r17
    9a00:	df 93       	push	r29
    9a02:	cf 93       	push	r28
    9a04:	cd b7       	in	r28, 0x3d	; 61
    9a06:	de b7       	in	r29, 0x3e	; 62
    9a08:	2e 97       	sbiw	r28, 0x0e	; 14
    9a0a:	0f b6       	in	r0, 0x3f	; 63
    9a0c:	f8 94       	cli
    9a0e:	de bf       	out	0x3e, r29	; 62
    9a10:	0f be       	out	0x3f, r0	; 63
    9a12:	cd bf       	out	0x3d, r28	; 61
    9a14:	0d 89       	ldd	r16, Y+21	; 0x15
    9a16:	1e 89       	ldd	r17, Y+22	; 0x16
    9a18:	86 e0       	ldi	r24, 0x06	; 6
    9a1a:	8c 83       	std	Y+4, r24	; 0x04
    9a1c:	1a 83       	std	Y+2, r17	; 0x02
    9a1e:	09 83       	std	Y+1, r16	; 0x01
    9a20:	8f ef       	ldi	r24, 0xFF	; 255
    9a22:	9f e7       	ldi	r25, 0x7F	; 127
    9a24:	9e 83       	std	Y+6, r25	; 0x06
    9a26:	8d 83       	std	Y+5, r24	; 0x05
    9a28:	9e 01       	movw	r18, r28
    9a2a:	27 5e       	subi	r18, 0xE7	; 231
    9a2c:	3f 4f       	sbci	r19, 0xFF	; 255
    9a2e:	ce 01       	movw	r24, r28
    9a30:	01 96       	adiw	r24, 0x01	; 1
    9a32:	6f 89       	ldd	r22, Y+23	; 0x17
    9a34:	78 8d       	ldd	r23, Y+24	; 0x18
    9a36:	a9 01       	movw	r20, r18
    9a38:	0e 94 5c 43 	call	0x86b8	; 0x86b8 <vfprintf>
    9a3c:	2f 81       	ldd	r18, Y+7	; 0x07
    9a3e:	38 85       	ldd	r19, Y+8	; 0x08
    9a40:	02 0f       	add	r16, r18
    9a42:	13 1f       	adc	r17, r19
    9a44:	f8 01       	movw	r30, r16
    9a46:	10 82       	st	Z, r1
    9a48:	2e 96       	adiw	r28, 0x0e	; 14
    9a4a:	0f b6       	in	r0, 0x3f	; 63
    9a4c:	f8 94       	cli
    9a4e:	de bf       	out	0x3e, r29	; 62
    9a50:	0f be       	out	0x3f, r0	; 63
    9a52:	cd bf       	out	0x3d, r28	; 61
    9a54:	cf 91       	pop	r28
    9a56:	df 91       	pop	r29
    9a58:	1f 91       	pop	r17
    9a5a:	0f 91       	pop	r16
    9a5c:	08 95       	ret

00009a5e <__ultoa_invert>:
    9a5e:	fa 01       	movw	r30, r20
    9a60:	aa 27       	eor	r26, r26
    9a62:	28 30       	cpi	r18, 0x08	; 8
    9a64:	51 f1       	breq	.+84     	; 0x9aba <__ultoa_invert+0x5c>
    9a66:	20 31       	cpi	r18, 0x10	; 16
    9a68:	81 f1       	breq	.+96     	; 0x9aca <__ultoa_invert+0x6c>
    9a6a:	e8 94       	clt
    9a6c:	6f 93       	push	r22
    9a6e:	6e 7f       	andi	r22, 0xFE	; 254
    9a70:	6e 5f       	subi	r22, 0xFE	; 254
    9a72:	7f 4f       	sbci	r23, 0xFF	; 255
    9a74:	8f 4f       	sbci	r24, 0xFF	; 255
    9a76:	9f 4f       	sbci	r25, 0xFF	; 255
    9a78:	af 4f       	sbci	r26, 0xFF	; 255
    9a7a:	b1 e0       	ldi	r27, 0x01	; 1
    9a7c:	3e d0       	rcall	.+124    	; 0x9afa <__ultoa_invert+0x9c>
    9a7e:	b4 e0       	ldi	r27, 0x04	; 4
    9a80:	3c d0       	rcall	.+120    	; 0x9afa <__ultoa_invert+0x9c>
    9a82:	67 0f       	add	r22, r23
    9a84:	78 1f       	adc	r23, r24
    9a86:	89 1f       	adc	r24, r25
    9a88:	9a 1f       	adc	r25, r26
    9a8a:	a1 1d       	adc	r26, r1
    9a8c:	68 0f       	add	r22, r24
    9a8e:	79 1f       	adc	r23, r25
    9a90:	8a 1f       	adc	r24, r26
    9a92:	91 1d       	adc	r25, r1
    9a94:	a1 1d       	adc	r26, r1
    9a96:	6a 0f       	add	r22, r26
    9a98:	71 1d       	adc	r23, r1
    9a9a:	81 1d       	adc	r24, r1
    9a9c:	91 1d       	adc	r25, r1
    9a9e:	a1 1d       	adc	r26, r1
    9aa0:	20 d0       	rcall	.+64     	; 0x9ae2 <__ultoa_invert+0x84>
    9aa2:	09 f4       	brne	.+2      	; 0x9aa6 <__ultoa_invert+0x48>
    9aa4:	68 94       	set
    9aa6:	3f 91       	pop	r19
    9aa8:	2a e0       	ldi	r18, 0x0A	; 10
    9aaa:	26 9f       	mul	r18, r22
    9aac:	11 24       	eor	r1, r1
    9aae:	30 19       	sub	r19, r0
    9ab0:	30 5d       	subi	r19, 0xD0	; 208
    9ab2:	31 93       	st	Z+, r19
    9ab4:	de f6       	brtc	.-74     	; 0x9a6c <__ultoa_invert+0xe>
    9ab6:	cf 01       	movw	r24, r30
    9ab8:	08 95       	ret
    9aba:	46 2f       	mov	r20, r22
    9abc:	47 70       	andi	r20, 0x07	; 7
    9abe:	40 5d       	subi	r20, 0xD0	; 208
    9ac0:	41 93       	st	Z+, r20
    9ac2:	b3 e0       	ldi	r27, 0x03	; 3
    9ac4:	0f d0       	rcall	.+30     	; 0x9ae4 <__ultoa_invert+0x86>
    9ac6:	c9 f7       	brne	.-14     	; 0x9aba <__ultoa_invert+0x5c>
    9ac8:	f6 cf       	rjmp	.-20     	; 0x9ab6 <__ultoa_invert+0x58>
    9aca:	46 2f       	mov	r20, r22
    9acc:	4f 70       	andi	r20, 0x0F	; 15
    9ace:	40 5d       	subi	r20, 0xD0	; 208
    9ad0:	4a 33       	cpi	r20, 0x3A	; 58
    9ad2:	18 f0       	brcs	.+6      	; 0x9ada <__ultoa_invert+0x7c>
    9ad4:	49 5d       	subi	r20, 0xD9	; 217
    9ad6:	31 fd       	sbrc	r19, 1
    9ad8:	40 52       	subi	r20, 0x20	; 32
    9ada:	41 93       	st	Z+, r20
    9adc:	02 d0       	rcall	.+4      	; 0x9ae2 <__ultoa_invert+0x84>
    9ade:	a9 f7       	brne	.-22     	; 0x9aca <__ultoa_invert+0x6c>
    9ae0:	ea cf       	rjmp	.-44     	; 0x9ab6 <__ultoa_invert+0x58>
    9ae2:	b4 e0       	ldi	r27, 0x04	; 4
    9ae4:	a6 95       	lsr	r26
    9ae6:	97 95       	ror	r25
    9ae8:	87 95       	ror	r24
    9aea:	77 95       	ror	r23
    9aec:	67 95       	ror	r22
    9aee:	ba 95       	dec	r27
    9af0:	c9 f7       	brne	.-14     	; 0x9ae4 <__ultoa_invert+0x86>
    9af2:	00 97       	sbiw	r24, 0x00	; 0
    9af4:	61 05       	cpc	r22, r1
    9af6:	71 05       	cpc	r23, r1
    9af8:	08 95       	ret
    9afa:	9b 01       	movw	r18, r22
    9afc:	ac 01       	movw	r20, r24
    9afe:	0a 2e       	mov	r0, r26
    9b00:	06 94       	lsr	r0
    9b02:	57 95       	ror	r21
    9b04:	47 95       	ror	r20
    9b06:	37 95       	ror	r19
    9b08:	27 95       	ror	r18
    9b0a:	ba 95       	dec	r27
    9b0c:	c9 f7       	brne	.-14     	; 0x9b00 <__ultoa_invert+0xa2>
    9b0e:	62 0f       	add	r22, r18
    9b10:	73 1f       	adc	r23, r19
    9b12:	84 1f       	adc	r24, r20
    9b14:	95 1f       	adc	r25, r21
    9b16:	a0 1d       	adc	r26, r0
    9b18:	08 95       	ret

00009b1a <__eerd_byte_m128>:
    9b1a:	e1 99       	sbic	0x1c, 1	; 28
    9b1c:	fe cf       	rjmp	.-4      	; 0x9b1a <__eerd_byte_m128>
    9b1e:	9f bb       	out	0x1f, r25	; 31
    9b20:	8e bb       	out	0x1e, r24	; 30
    9b22:	e0 9a       	sbi	0x1c, 0	; 28
    9b24:	99 27       	eor	r25, r25
    9b26:	8d b3       	in	r24, 0x1d	; 29
    9b28:	08 95       	ret

00009b2a <__eewr_byte_m128>:
    9b2a:	26 2f       	mov	r18, r22

00009b2c <__eewr_r18_m128>:
    9b2c:	e1 99       	sbic	0x1c, 1	; 28
    9b2e:	fe cf       	rjmp	.-4      	; 0x9b2c <__eewr_r18_m128>
    9b30:	9f bb       	out	0x1f, r25	; 31
    9b32:	8e bb       	out	0x1e, r24	; 30
    9b34:	2d bb       	out	0x1d, r18	; 29
    9b36:	0f b6       	in	r0, 0x3f	; 63
    9b38:	f8 94       	cli
    9b3a:	e2 9a       	sbi	0x1c, 2	; 28
    9b3c:	e1 9a       	sbi	0x1c, 1	; 28
    9b3e:	0f be       	out	0x3f, r0	; 63
    9b40:	01 96       	adiw	r24, 0x01	; 1
    9b42:	08 95       	ret

00009b44 <calloc>:
    9b44:	0f 93       	push	r16
    9b46:	1f 93       	push	r17
    9b48:	cf 93       	push	r28
    9b4a:	df 93       	push	r29
    9b4c:	68 9f       	mul	r22, r24
    9b4e:	80 01       	movw	r16, r0
    9b50:	69 9f       	mul	r22, r25
    9b52:	10 0d       	add	r17, r0
    9b54:	78 9f       	mul	r23, r24
    9b56:	10 0d       	add	r17, r0
    9b58:	11 24       	eor	r1, r1
    9b5a:	c8 01       	movw	r24, r16
    9b5c:	0e 94 be 4d 	call	0x9b7c	; 0x9b7c <malloc>
    9b60:	ec 01       	movw	r28, r24
    9b62:	00 97       	sbiw	r24, 0x00	; 0
    9b64:	29 f0       	breq	.+10     	; 0x9b70 <calloc+0x2c>
    9b66:	60 e0       	ldi	r22, 0x00	; 0
    9b68:	70 e0       	ldi	r23, 0x00	; 0
    9b6a:	a8 01       	movw	r20, r16
    9b6c:	0e 94 c3 4e 	call	0x9d86	; 0x9d86 <memset>
    9b70:	ce 01       	movw	r24, r28
    9b72:	df 91       	pop	r29
    9b74:	cf 91       	pop	r28
    9b76:	1f 91       	pop	r17
    9b78:	0f 91       	pop	r16
    9b7a:	08 95       	ret

00009b7c <malloc>:
    9b7c:	cf 93       	push	r28
    9b7e:	df 93       	push	r29
    9b80:	bc 01       	movw	r22, r24
    9b82:	82 30       	cpi	r24, 0x02	; 2
    9b84:	91 05       	cpc	r25, r1
    9b86:	10 f4       	brcc	.+4      	; 0x9b8c <malloc+0x10>
    9b88:	62 e0       	ldi	r22, 0x02	; 2
    9b8a:	70 e0       	ldi	r23, 0x00	; 0
    9b8c:	a0 91 c5 08 	lds	r26, 0x08C5
    9b90:	b0 91 c6 08 	lds	r27, 0x08C6
    9b94:	ed 01       	movw	r28, r26
    9b96:	e0 e0       	ldi	r30, 0x00	; 0
    9b98:	f0 e0       	ldi	r31, 0x00	; 0
    9b9a:	40 e0       	ldi	r20, 0x00	; 0
    9b9c:	50 e0       	ldi	r21, 0x00	; 0
    9b9e:	21 c0       	rjmp	.+66     	; 0x9be2 <malloc+0x66>
    9ba0:	88 81       	ld	r24, Y
    9ba2:	99 81       	ldd	r25, Y+1	; 0x01
    9ba4:	86 17       	cp	r24, r22
    9ba6:	97 07       	cpc	r25, r23
    9ba8:	69 f4       	brne	.+26     	; 0x9bc4 <malloc+0x48>
    9baa:	8a 81       	ldd	r24, Y+2	; 0x02
    9bac:	9b 81       	ldd	r25, Y+3	; 0x03
    9bae:	30 97       	sbiw	r30, 0x00	; 0
    9bb0:	19 f0       	breq	.+6      	; 0x9bb8 <malloc+0x3c>
    9bb2:	93 83       	std	Z+3, r25	; 0x03
    9bb4:	82 83       	std	Z+2, r24	; 0x02
    9bb6:	04 c0       	rjmp	.+8      	; 0x9bc0 <malloc+0x44>
    9bb8:	90 93 c6 08 	sts	0x08C6, r25
    9bbc:	80 93 c5 08 	sts	0x08C5, r24
    9bc0:	fe 01       	movw	r30, r28
    9bc2:	34 c0       	rjmp	.+104    	; 0x9c2c <malloc+0xb0>
    9bc4:	68 17       	cp	r22, r24
    9bc6:	79 07       	cpc	r23, r25
    9bc8:	38 f4       	brcc	.+14     	; 0x9bd8 <malloc+0x5c>
    9bca:	41 15       	cp	r20, r1
    9bcc:	51 05       	cpc	r21, r1
    9bce:	19 f0       	breq	.+6      	; 0x9bd6 <malloc+0x5a>
    9bd0:	84 17       	cp	r24, r20
    9bd2:	95 07       	cpc	r25, r21
    9bd4:	08 f4       	brcc	.+2      	; 0x9bd8 <malloc+0x5c>
    9bd6:	ac 01       	movw	r20, r24
    9bd8:	fe 01       	movw	r30, r28
    9bda:	8a 81       	ldd	r24, Y+2	; 0x02
    9bdc:	9b 81       	ldd	r25, Y+3	; 0x03
    9bde:	9c 01       	movw	r18, r24
    9be0:	e9 01       	movw	r28, r18
    9be2:	20 97       	sbiw	r28, 0x00	; 0
    9be4:	e9 f6       	brne	.-70     	; 0x9ba0 <malloc+0x24>
    9be6:	41 15       	cp	r20, r1
    9be8:	51 05       	cpc	r21, r1
    9bea:	a9 f1       	breq	.+106    	; 0x9c56 <malloc+0xda>
    9bec:	ca 01       	movw	r24, r20
    9bee:	86 1b       	sub	r24, r22
    9bf0:	97 0b       	sbc	r25, r23
    9bf2:	04 97       	sbiw	r24, 0x04	; 4
    9bf4:	08 f4       	brcc	.+2      	; 0x9bf8 <malloc+0x7c>
    9bf6:	ba 01       	movw	r22, r20
    9bf8:	e0 e0       	ldi	r30, 0x00	; 0
    9bfa:	f0 e0       	ldi	r31, 0x00	; 0
    9bfc:	2a c0       	rjmp	.+84     	; 0x9c52 <malloc+0xd6>
    9bfe:	8d 91       	ld	r24, X+
    9c00:	9c 91       	ld	r25, X
    9c02:	11 97       	sbiw	r26, 0x01	; 1
    9c04:	84 17       	cp	r24, r20
    9c06:	95 07       	cpc	r25, r21
    9c08:	f9 f4       	brne	.+62     	; 0x9c48 <malloc+0xcc>
    9c0a:	64 17       	cp	r22, r20
    9c0c:	75 07       	cpc	r23, r21
    9c0e:	81 f4       	brne	.+32     	; 0x9c30 <malloc+0xb4>
    9c10:	12 96       	adiw	r26, 0x02	; 2
    9c12:	8d 91       	ld	r24, X+
    9c14:	9c 91       	ld	r25, X
    9c16:	13 97       	sbiw	r26, 0x03	; 3
    9c18:	30 97       	sbiw	r30, 0x00	; 0
    9c1a:	19 f0       	breq	.+6      	; 0x9c22 <malloc+0xa6>
    9c1c:	93 83       	std	Z+3, r25	; 0x03
    9c1e:	82 83       	std	Z+2, r24	; 0x02
    9c20:	04 c0       	rjmp	.+8      	; 0x9c2a <malloc+0xae>
    9c22:	90 93 c6 08 	sts	0x08C6, r25
    9c26:	80 93 c5 08 	sts	0x08C5, r24
    9c2a:	fd 01       	movw	r30, r26
    9c2c:	32 96       	adiw	r30, 0x02	; 2
    9c2e:	4f c0       	rjmp	.+158    	; 0x9cce <malloc+0x152>
    9c30:	ca 01       	movw	r24, r20
    9c32:	86 1b       	sub	r24, r22
    9c34:	97 0b       	sbc	r25, r23
    9c36:	fd 01       	movw	r30, r26
    9c38:	e8 0f       	add	r30, r24
    9c3a:	f9 1f       	adc	r31, r25
    9c3c:	61 93       	st	Z+, r22
    9c3e:	71 93       	st	Z+, r23
    9c40:	02 97       	sbiw	r24, 0x02	; 2
    9c42:	8d 93       	st	X+, r24
    9c44:	9c 93       	st	X, r25
    9c46:	43 c0       	rjmp	.+134    	; 0x9cce <malloc+0x152>
    9c48:	fd 01       	movw	r30, r26
    9c4a:	82 81       	ldd	r24, Z+2	; 0x02
    9c4c:	93 81       	ldd	r25, Z+3	; 0x03
    9c4e:	9c 01       	movw	r18, r24
    9c50:	d9 01       	movw	r26, r18
    9c52:	10 97       	sbiw	r26, 0x00	; 0
    9c54:	a1 f6       	brne	.-88     	; 0x9bfe <malloc+0x82>
    9c56:	80 91 c3 08 	lds	r24, 0x08C3
    9c5a:	90 91 c4 08 	lds	r25, 0x08C4
    9c5e:	89 2b       	or	r24, r25
    9c60:	41 f4       	brne	.+16     	; 0x9c72 <malloc+0xf6>
    9c62:	80 91 6d 03 	lds	r24, 0x036D
    9c66:	90 91 6e 03 	lds	r25, 0x036E
    9c6a:	90 93 c4 08 	sts	0x08C4, r25
    9c6e:	80 93 c3 08 	sts	0x08C3, r24
    9c72:	40 91 6f 03 	lds	r20, 0x036F
    9c76:	50 91 70 03 	lds	r21, 0x0370
    9c7a:	41 15       	cp	r20, r1
    9c7c:	51 05       	cpc	r21, r1
    9c7e:	41 f4       	brne	.+16     	; 0x9c90 <malloc+0x114>
    9c80:	4d b7       	in	r20, 0x3d	; 61
    9c82:	5e b7       	in	r21, 0x3e	; 62
    9c84:	80 91 6b 03 	lds	r24, 0x036B
    9c88:	90 91 6c 03 	lds	r25, 0x036C
    9c8c:	48 1b       	sub	r20, r24
    9c8e:	59 0b       	sbc	r21, r25
    9c90:	20 91 c3 08 	lds	r18, 0x08C3
    9c94:	30 91 c4 08 	lds	r19, 0x08C4
    9c98:	24 17       	cp	r18, r20
    9c9a:	35 07       	cpc	r19, r21
    9c9c:	b0 f4       	brcc	.+44     	; 0x9cca <malloc+0x14e>
    9c9e:	ca 01       	movw	r24, r20
    9ca0:	82 1b       	sub	r24, r18
    9ca2:	93 0b       	sbc	r25, r19
    9ca4:	86 17       	cp	r24, r22
    9ca6:	97 07       	cpc	r25, r23
    9ca8:	80 f0       	brcs	.+32     	; 0x9cca <malloc+0x14e>
    9caa:	ab 01       	movw	r20, r22
    9cac:	4e 5f       	subi	r20, 0xFE	; 254
    9cae:	5f 4f       	sbci	r21, 0xFF	; 255
    9cb0:	84 17       	cp	r24, r20
    9cb2:	95 07       	cpc	r25, r21
    9cb4:	50 f0       	brcs	.+20     	; 0x9cca <malloc+0x14e>
    9cb6:	42 0f       	add	r20, r18
    9cb8:	53 1f       	adc	r21, r19
    9cba:	50 93 c4 08 	sts	0x08C4, r21
    9cbe:	40 93 c3 08 	sts	0x08C3, r20
    9cc2:	f9 01       	movw	r30, r18
    9cc4:	61 93       	st	Z+, r22
    9cc6:	71 93       	st	Z+, r23
    9cc8:	02 c0       	rjmp	.+4      	; 0x9cce <malloc+0x152>
    9cca:	e0 e0       	ldi	r30, 0x00	; 0
    9ccc:	f0 e0       	ldi	r31, 0x00	; 0
    9cce:	cf 01       	movw	r24, r30
    9cd0:	df 91       	pop	r29
    9cd2:	cf 91       	pop	r28
    9cd4:	08 95       	ret

00009cd6 <free>:
    9cd6:	cf 93       	push	r28
    9cd8:	df 93       	push	r29
    9cda:	00 97       	sbiw	r24, 0x00	; 0
    9cdc:	09 f4       	brne	.+2      	; 0x9ce0 <free+0xa>
    9cde:	50 c0       	rjmp	.+160    	; 0x9d80 <free+0xaa>
    9ce0:	ec 01       	movw	r28, r24
    9ce2:	22 97       	sbiw	r28, 0x02	; 2
    9ce4:	1b 82       	std	Y+3, r1	; 0x03
    9ce6:	1a 82       	std	Y+2, r1	; 0x02
    9ce8:	a0 91 c5 08 	lds	r26, 0x08C5
    9cec:	b0 91 c6 08 	lds	r27, 0x08C6
    9cf0:	10 97       	sbiw	r26, 0x00	; 0
    9cf2:	09 f1       	breq	.+66     	; 0x9d36 <free+0x60>
    9cf4:	40 e0       	ldi	r20, 0x00	; 0
    9cf6:	50 e0       	ldi	r21, 0x00	; 0
    9cf8:	ac 17       	cp	r26, r28
    9cfa:	bd 07       	cpc	r27, r29
    9cfc:	08 f1       	brcs	.+66     	; 0x9d40 <free+0x6a>
    9cfe:	bb 83       	std	Y+3, r27	; 0x03
    9d00:	aa 83       	std	Y+2, r26	; 0x02
    9d02:	fe 01       	movw	r30, r28
    9d04:	21 91       	ld	r18, Z+
    9d06:	31 91       	ld	r19, Z+
    9d08:	e2 0f       	add	r30, r18
    9d0a:	f3 1f       	adc	r31, r19
    9d0c:	ae 17       	cp	r26, r30
    9d0e:	bf 07       	cpc	r27, r31
    9d10:	79 f4       	brne	.+30     	; 0x9d30 <free+0x5a>
    9d12:	8d 91       	ld	r24, X+
    9d14:	9c 91       	ld	r25, X
    9d16:	11 97       	sbiw	r26, 0x01	; 1
    9d18:	28 0f       	add	r18, r24
    9d1a:	39 1f       	adc	r19, r25
    9d1c:	2e 5f       	subi	r18, 0xFE	; 254
    9d1e:	3f 4f       	sbci	r19, 0xFF	; 255
    9d20:	39 83       	std	Y+1, r19	; 0x01
    9d22:	28 83       	st	Y, r18
    9d24:	12 96       	adiw	r26, 0x02	; 2
    9d26:	8d 91       	ld	r24, X+
    9d28:	9c 91       	ld	r25, X
    9d2a:	13 97       	sbiw	r26, 0x03	; 3
    9d2c:	9b 83       	std	Y+3, r25	; 0x03
    9d2e:	8a 83       	std	Y+2, r24	; 0x02
    9d30:	41 15       	cp	r20, r1
    9d32:	51 05       	cpc	r21, r1
    9d34:	71 f4       	brne	.+28     	; 0x9d52 <free+0x7c>
    9d36:	d0 93 c6 08 	sts	0x08C6, r29
    9d3a:	c0 93 c5 08 	sts	0x08C5, r28
    9d3e:	20 c0       	rjmp	.+64     	; 0x9d80 <free+0xaa>
    9d40:	12 96       	adiw	r26, 0x02	; 2
    9d42:	8d 91       	ld	r24, X+
    9d44:	9c 91       	ld	r25, X
    9d46:	13 97       	sbiw	r26, 0x03	; 3
    9d48:	ad 01       	movw	r20, r26
    9d4a:	00 97       	sbiw	r24, 0x00	; 0
    9d4c:	11 f0       	breq	.+4      	; 0x9d52 <free+0x7c>
    9d4e:	dc 01       	movw	r26, r24
    9d50:	d3 cf       	rjmp	.-90     	; 0x9cf8 <free+0x22>
    9d52:	fa 01       	movw	r30, r20
    9d54:	d3 83       	std	Z+3, r29	; 0x03
    9d56:	c2 83       	std	Z+2, r28	; 0x02
    9d58:	21 91       	ld	r18, Z+
    9d5a:	31 91       	ld	r19, Z+
    9d5c:	e2 0f       	add	r30, r18
    9d5e:	f3 1f       	adc	r31, r19
    9d60:	ce 17       	cp	r28, r30
    9d62:	df 07       	cpc	r29, r31
    9d64:	69 f4       	brne	.+26     	; 0x9d80 <free+0xaa>
    9d66:	88 81       	ld	r24, Y
    9d68:	99 81       	ldd	r25, Y+1	; 0x01
    9d6a:	28 0f       	add	r18, r24
    9d6c:	39 1f       	adc	r19, r25
    9d6e:	2e 5f       	subi	r18, 0xFE	; 254
    9d70:	3f 4f       	sbci	r19, 0xFF	; 255
    9d72:	fa 01       	movw	r30, r20
    9d74:	31 83       	std	Z+1, r19	; 0x01
    9d76:	20 83       	st	Z, r18
    9d78:	8a 81       	ldd	r24, Y+2	; 0x02
    9d7a:	9b 81       	ldd	r25, Y+3	; 0x03
    9d7c:	93 83       	std	Z+3, r25	; 0x03
    9d7e:	82 83       	std	Z+2, r24	; 0x02
    9d80:	df 91       	pop	r29
    9d82:	cf 91       	pop	r28
    9d84:	08 95       	ret

00009d86 <memset>:
    9d86:	dc 01       	movw	r26, r24
    9d88:	01 c0       	rjmp	.+2      	; 0x9d8c <memset+0x6>
    9d8a:	6d 93       	st	X+, r22
    9d8c:	41 50       	subi	r20, 0x01	; 1
    9d8e:	50 40       	sbci	r21, 0x00	; 0
    9d90:	e0 f7       	brcc	.-8      	; 0x9d8a <memset+0x4>
    9d92:	08 95       	ret

00009d94 <_exit>:
    9d94:	f8 94       	cli

00009d96 <__stop_program>:
    9d96:	ff cf       	rjmp	.-2      	; 0x9d96 <__stop_program>
