// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate3_I_ch3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        blk_i_s2c_address0,
        blk_i_s2c_ce0,
        blk_i_s2c_q0,
        blk_i_s2c_offset,
        blk_i_c2s_address0,
        blk_i_c2s_ce0,
        blk_i_c2s_we0,
        blk_i_c2s_d0,
        blk_i_c2s_offset,
        c_address0,
        c_ce0,
        c_we0,
        c_d0,
        c_q0,
        c_address1,
        c_ce1,
        c_we1,
        c_d1,
        c_q1,
        a_offset,
        b_offset,
        c_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [5:0] l_offset;
output  [14:0] blk_i_s2c_address0;
output   blk_i_s2c_ce0;
input  [5:0] blk_i_s2c_q0;
input  [4:0] blk_i_s2c_offset;
output  [14:0] blk_i_c2s_address0;
output   blk_i_c2s_ce0;
output   blk_i_c2s_we0;
output  [5:0] blk_i_c2s_d0;
input  [4:0] blk_i_c2s_offset;
output  [16:0] c_address0;
output   c_ce0;
output   c_we0;
output  [5:0] c_d0;
input  [5:0] c_q0;
output  [16:0] c_address1;
output   c_ce1;
output   c_we1;
output  [5:0] c_d1;
input  [5:0] c_q1;
input  [6:0] a_offset;
input  [6:0] b_offset;
input  [6:0] c_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] sub_ln509_fu_118_p2;
reg   [16:0] sub_ln509_reg_260;
wire   [16:0] sub_ln508_fu_145_p2;
reg   [16:0] sub_ln508_reg_265;
wire   [16:0] sub_ln507_fu_172_p2;
reg   [16:0] sub_ln507_reg_270;
wire   [14:0] sub_ln524_fu_199_p2;
reg   [14:0] sub_ln524_reg_275;
wire   [14:0] sub_ln232_fu_226_p2;
reg   [14:0] sub_ln232_reg_280;
wire   [15:0] sub_ln232_1_fu_253_p2;
reg   [15:0] sub_ln232_1_reg_285;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_idle;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_ready;
wire   [15:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_address0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_ce0;
wire   [14:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_address0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_ce0;
wire   [14:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_address0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_ce0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_we0;
wire   [5:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_d0;
wire   [16:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce0;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we0;
wire   [5:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d0;
wire   [16:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address1;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce1;
wire    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we1;
wire   [5:0] grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d1;
reg    grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [12:0] tmp_s_fu_106_p3;
wire   [16:0] tmp_fu_98_p3;
wire   [16:0] zext_ln509_fu_114_p1;
wire   [12:0] tmp_196_fu_133_p3;
wire   [16:0] tmp_195_fu_125_p3;
wire   [16:0] zext_ln508_fu_141_p1;
wire   [12:0] tmp_198_fu_160_p3;
wire   [16:0] tmp_197_fu_152_p3;
wire   [16:0] zext_ln507_fu_168_p1;
wire   [10:0] tmp_200_fu_187_p3;
wire   [14:0] tmp_199_fu_179_p3;
wire   [14:0] zext_ln524_fu_195_p1;
wire   [10:0] tmp_202_fu_214_p3;
wire   [14:0] tmp_201_fu_206_p3;
wire   [14:0] zext_ln232_fu_222_p1;
wire   [11:0] tmp_204_fu_241_p3;
wire   [15:0] tmp_203_fu_233_p3;
wire   [15:0] zext_ln232_9_fu_249_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1 grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start),
    .ap_done(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done),
    .ap_idle(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_idle),
    .ap_ready(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_ready),
    .sub_ln232_1(sub_ln232_1_reg_285),
    .l_address0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_address0),
    .l_ce0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_ce0),
    .l_q0(l_q0),
    .sub_ln232(sub_ln232_reg_280),
    .blk_i_s2c_address0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_address0),
    .blk_i_s2c_ce0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_ce0),
    .blk_i_s2c_q0(blk_i_s2c_q0),
    .sub_ln524(sub_ln524_reg_275),
    .blk_i_c2s_address0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_address0),
    .blk_i_c2s_ce0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_ce0),
    .blk_i_c2s_we0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_we0),
    .blk_i_c2s_d0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_d0),
    .sub_ln507(sub_ln507_reg_270),
    .c_address0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address0),
    .c_ce0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce0),
    .c_we0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we0),
    .c_d0(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d0),
    .c_q0(c_q0),
    .c_address1(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address1),
    .c_ce1(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce1),
    .c_we1(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we1),
    .c_d1(grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d1),
    .c_q1(c_q1),
    .sub_ln508(sub_ln508_reg_265),
    .sub_ln509(sub_ln509_reg_260)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_ready == 1'b1)) begin
            grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_1_reg_285[15 : 6] <= sub_ln232_1_fu_253_p2[15 : 6];
        sub_ln232_reg_280[14 : 6] <= sub_ln232_fu_226_p2[14 : 6];
        sub_ln507_reg_270[16 : 6] <= sub_ln507_fu_172_p2[16 : 6];
        sub_ln508_reg_265[16 : 6] <= sub_ln508_fu_145_p2[16 : 6];
        sub_ln509_reg_260[16 : 6] <= sub_ln509_fu_118_p2[16 : 6];
        sub_ln524_reg_275[14 : 6] <= sub_ln524_fu_199_p2[14 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign blk_i_c2s_address0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_address0;

assign blk_i_c2s_ce0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_ce0;

assign blk_i_c2s_d0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_d0;

assign blk_i_c2s_we0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_c2s_we0;

assign blk_i_s2c_address0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_address0;

assign blk_i_s2c_ce0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_blk_i_s2c_ce0;

assign c_address0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address0;

assign c_address1 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_address1;

assign c_ce0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce0;

assign c_ce1 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_ce1;

assign c_d0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d0;

assign c_d1 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_d1;

assign c_we0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we0;

assign c_we1 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_c_we1;

assign grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_ap_start_reg;

assign l_address0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_address0;

assign l_ce0 = grp_colUpdate3_I_ch3_Pipeline_VITIS_LOOP_504_1_fu_80_l_ce0;

assign sub_ln232_1_fu_253_p2 = (tmp_203_fu_233_p3 - zext_ln232_9_fu_249_p1);

assign sub_ln232_fu_226_p2 = (tmp_201_fu_206_p3 - zext_ln232_fu_222_p1);

assign sub_ln507_fu_172_p2 = (tmp_197_fu_152_p3 - zext_ln507_fu_168_p1);

assign sub_ln508_fu_145_p2 = (tmp_195_fu_125_p3 - zext_ln508_fu_141_p1);

assign sub_ln509_fu_118_p2 = (tmp_fu_98_p3 - zext_ln509_fu_114_p1);

assign sub_ln524_fu_199_p2 = (tmp_199_fu_179_p3 - zext_ln524_fu_195_p1);

assign tmp_195_fu_125_p3 = {{b_offset}, {10'd0}};

assign tmp_196_fu_133_p3 = {{b_offset}, {6'd0}};

assign tmp_197_fu_152_p3 = {{a_offset}, {10'd0}};

assign tmp_198_fu_160_p3 = {{a_offset}, {6'd0}};

assign tmp_199_fu_179_p3 = {{blk_i_c2s_offset}, {10'd0}};

assign tmp_200_fu_187_p3 = {{blk_i_c2s_offset}, {6'd0}};

assign tmp_201_fu_206_p3 = {{blk_i_s2c_offset}, {10'd0}};

assign tmp_202_fu_214_p3 = {{blk_i_s2c_offset}, {6'd0}};

assign tmp_203_fu_233_p3 = {{l_offset}, {10'd0}};

assign tmp_204_fu_241_p3 = {{l_offset}, {6'd0}};

assign tmp_fu_98_p3 = {{c_offset}, {10'd0}};

assign tmp_s_fu_106_p3 = {{c_offset}, {6'd0}};

assign zext_ln232_9_fu_249_p1 = tmp_204_fu_241_p3;

assign zext_ln232_fu_222_p1 = tmp_202_fu_214_p3;

assign zext_ln507_fu_168_p1 = tmp_198_fu_160_p3;

assign zext_ln508_fu_141_p1 = tmp_196_fu_133_p3;

assign zext_ln509_fu_114_p1 = tmp_s_fu_106_p3;

assign zext_ln524_fu_195_p1 = tmp_200_fu_187_p3;

always @ (posedge ap_clk) begin
    sub_ln509_reg_260[5:0] <= 6'b000000;
    sub_ln508_reg_265[5:0] <= 6'b000000;
    sub_ln507_reg_270[5:0] <= 6'b000000;
    sub_ln524_reg_275[5:0] <= 6'b000000;
    sub_ln232_reg_280[5:0] <= 6'b000000;
    sub_ln232_1_reg_285[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate3_I_ch3
