$date
	Tue Aug 29 11:31:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module asyncres_tb $end
$var wire 1 ! q $end
$var reg 1 " ares $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module asyncresuut $end
$var wire 1 " ares $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#15000
0!
1#
#20000
1"
#30000
0#
#40000
0"
1$
#45000
1!
1#
#60000
0!
0#
1"
#75000
1#
#80000
0"
0$
#90000
0#
#100000
1"
#105000
1#
#120000
0#
0"
1$
