// Seed: 873878501
module module_0;
  logic id_1 = 1'd0 > -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  always @(posedge -1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6
    , id_27,
    input tri1 id_7,
    input wand id_8,
    input wor module_2,
    output tri1 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15,
    input tri0 id_16,
    output logic id_17,
    input wor id_18,
    input tri1 id_19,
    input wand id_20,
    input wire id_21,
    input tri1 id_22,
    output wire id_23,
    input tri1 id_24,
    output supply0 id_25
);
  initial begin : LABEL_0
    id_17 = -1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
