TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Mon Jul 30 12:26:50 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'reloj_ADS9223:inst2|EA[0]'
 14. Slow Model Setup: 'reloj_ADS9223:inst2|clkSig'
 15. Slow Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'
 16. Slow Model Setup: 'ifclk'
 17. Slow Model Hold: 'reloj_ADS9223:inst2|EA[0]'
 18. Slow Model Hold: 'reloj_ADS9223:inst2|clkSig'
 19. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'
 21. Slow Model Hold: 'ifclk'
 22. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 23. Slow Model Recovery: 'ifclk'
 24. Slow Model Removal: 'ifclk'
 25. Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'
 26. Slow Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'
 27. Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'
 28. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'ifclk'
 30. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 44. Fast Model Setup: 'reloj_ADS9223:inst2|EA[0]'
 45. Fast Model Setup: 'reloj_ADS9223:inst2|clkSig'
 46. Fast Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'
 47. Fast Model Setup: 'ifclk'
 48. Fast Model Hold: 'reloj_ADS9223:inst2|EA[0]'
 49. Fast Model Hold: 'reloj_ADS9223:inst2|clkSig'
 50. Fast Model Hold: 'ifclk'
 51. Fast Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'
 52. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 53. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 54. Fast Model Recovery: 'ifclk'
 55. Fast Model Removal: 'ifclk'
 56. Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'
 57. Fast Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'
 58. Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'
 59. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 60. Fast Model Minimum Pulse Width: 'ifclk'
 61. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] } ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; reloj_ADS9223:inst2|clkSig        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { reloj_ADS9223:inst2|clkSig }        ;
; reloj_ADS9223:inst2|EA[0]         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { reloj_ADS9223:inst2|EA[0] }         ;
; Retrasar_entrada:inst3|q5_Entrada ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { Retrasar_entrada:inst3|q5_Entrada } ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 32.35 MHz  ; 32.35 MHz       ; reloj_ADS9223:inst2|EA[0]         ;                                                       ;
; 114.84 MHz ; 114.84 MHz      ; ifclk                             ;                                                       ;
; 169.2 MHz  ; 169.2 MHz       ; Retrasar_entrada:inst3|q5_Entrada ;                                                       ;
; 214.64 MHz ; 214.64 MHz      ; reloj_ADS9223:inst2|clkSig        ;                                                       ;
; 602.41 MHz ; 449.84 MHz      ; inst4|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; inst4|altpll_component|pll|clk[0] ; -19.937 ; -19.937       ;
; inst4|altpll_component|pll|clk[1] ; -19.465 ; -19.465       ;
; reloj_ADS9223:inst2|EA[0]         ; -14.958 ; -132.242      ;
; reloj_ADS9223:inst2|clkSig        ; -14.911 ; -130.228      ;
; Retrasar_entrada:inst3|q5_Entrada ; -4.910  ; -2103.746     ;
; ifclk                             ; -2.454  ; -4.683        ;
+-----------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -13.589 ; -127.167      ;
; reloj_ADS9223:inst2|clkSig        ; -2.337  ; -13.777       ;
; inst4|altpll_component|pll|clk[0] ; 0.092   ; 0.000         ;
; Retrasar_entrada:inst3|q5_Entrada ; 0.445   ; 0.000         ;
; ifclk                             ; 0.445   ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 0.612   ; 0.000         ;
+-----------------------------------+---------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 7.712 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.586 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -8.358 ; -461.698      ;
; Retrasar_entrada:inst3|q5_Entrada ; -2.064 ; -2047.428     ;
; reloj_ADS9223:inst2|clkSig        ; 0.500  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 3.888  ; 0.000         ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                         ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; -19.937 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.050    ; 4.926      ;
; -19.861 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.040    ; 4.860      ;
; -19.611 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.065    ; 4.585      ;
; -19.546 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.040    ; 4.545      ;
; -19.533 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.050    ; 4.522      ;
; -19.506 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -14.902    ; 4.643      ;
; -19.497 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.064    ; 4.472      ;
; -19.272 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -15.065    ; 4.246      ;
; -18.833 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -14.902    ; 3.970      ;
; -14.558 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 14.950     ;
; -14.558 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 14.950     ;
; -9.138  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.251     ; 4.926      ;
; -9.062  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.241     ; 4.860      ;
; -8.812  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.266     ; 4.585      ;
; -8.747  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.241     ; 4.545      ;
; -8.734  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.251     ; 4.522      ;
; -8.707  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.103     ; 4.643      ;
; -8.698  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.265     ; 4.472      ;
; -8.685  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.798     ; 4.926      ;
; -8.609  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.788     ; 4.860      ;
; -8.473  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.266     ; 4.246      ;
; -8.359  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.813     ; 4.585      ;
; -8.294  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.788     ; 4.545      ;
; -8.281  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.798     ; 4.522      ;
; -8.254  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.650     ; 4.643      ;
; -8.245  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.812     ; 4.472      ;
; -8.034  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -4.103     ; 3.970      ;
; -8.020  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.813     ; 4.246      ;
; -7.581  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -3.650     ; 3.970      ;
; -3.306  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 3.421      ;
; -3.306  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 3.421      ;
+---------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                            ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -19.465 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.050    ; 4.454      ;
; -19.389 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.040    ; 4.388      ;
; -19.139 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.065    ; 4.113      ;
; -19.074 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.040    ; 4.073      ;
; -19.061 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.050    ; 4.050      ;
; -19.034 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -14.902    ; 4.171      ;
; -19.025 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.064    ; 4.000      ;
; -18.800 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -15.065    ; 3.774      ;
; -18.361 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -14.902    ; 3.498      ;
; -14.086 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.076      ; 14.478     ;
; -14.086 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.076      ; 14.478     ;
; -8.666  ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.251     ; 4.454      ;
; -8.590  ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.241     ; 4.388      ;
; -8.340  ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.266     ; 4.113      ;
; -8.275  ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.241     ; 4.073      ;
; -8.262  ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.251     ; 4.050      ;
; -8.235  ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.103     ; 4.171      ;
; -8.226  ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.265     ; 4.000      ;
; -8.213  ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.798     ; 4.454      ;
; -8.137  ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.788     ; 4.388      ;
; -8.001  ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.266     ; 3.774      ;
; -7.887  ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.813     ; 4.113      ;
; -7.822  ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.788     ; 4.073      ;
; -7.809  ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.798     ; 4.050      ;
; -7.782  ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.650     ; 4.171      ;
; -7.773  ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.812     ; 4.000      ;
; -7.562  ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -4.103     ; 3.498      ;
; -7.548  ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.813     ; 3.774      ;
; -7.109  ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -3.650     ; 3.498      ;
; -2.834  ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.076      ; 2.949      ;
; -2.834  ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.076      ; 2.949      ;
; 18.339  ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.697      ;
; 19.132  ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.905      ;
; 19.134  ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.903      ;
; 19.139  ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.898      ;
; 19.139  ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.898      ;
+---------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                             ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -14.958 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 3.510      ;
; -14.866 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.937    ; 3.421      ;
; -14.723 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.800    ; 3.258      ;
; -14.712 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.636    ; 3.378      ;
; -14.708 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.824    ; 3.235      ;
; -14.640 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.937    ; 3.195      ;
; -14.618 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.637    ; 3.316      ;
; -14.616 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.962    ; 3.146      ;
; -14.612 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.809    ; 3.154      ;
; -14.603 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.661    ; 3.293      ;
; -14.594 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.823    ; 3.122      ;
; -14.585 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.789    ; 3.143      ;
; -14.552 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.809    ; 3.094      ;
; -14.521 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.774    ; 3.082      ;
; -14.520 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.947    ; 3.065      ;
; -14.511 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 3.204      ;
; -14.502 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.961    ; 3.033      ;
; -14.496 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.789    ; 3.063      ;
; -14.464 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.967      ;
; -14.460 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.947    ; 3.005      ;
; -14.380 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.932      ;
; -14.342 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.824    ; 2.863      ;
; -14.335 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.814    ; 2.868      ;
; -14.295 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.774    ; 2.856      ;
; -14.271 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.807      ;
; -14.257 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.793      ;
; -14.246 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.814    ; 2.788      ;
; -14.240 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.786      ;
; -14.239 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.787      ;
; -14.237 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.661    ; 2.921      ;
; -14.230 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.651    ; 2.926      ;
; -14.228 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.823    ; 2.750      ;
; -14.221 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.813    ; 2.755      ;
; -14.175 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.784    ; 2.726      ;
; -14.166 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.636    ; 2.865      ;
; -14.157 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.798    ; 2.694      ;
; -14.141 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.651    ; 2.846      ;
; -14.132 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.813    ; 2.675      ;
; -14.115 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.784    ; 2.666      ;
; -14.110 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.962    ; 2.640      ;
; -13.827 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.375      ;
; -13.797 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.354      ;
; -13.448 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 2.119      ;
; -13.406 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 1.942      ;
; -13.052 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -10.799    ; 1.745      ;
; -12.480 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 3.510      ;
; -12.388 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.959     ; 3.421      ;
; -12.245 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.822     ; 3.258      ;
; -12.234 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.658     ; 3.378      ;
; -12.230 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.846     ; 3.235      ;
; -12.162 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.959     ; 3.195      ;
; -12.140 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.659     ; 3.316      ;
; -12.138 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.984     ; 3.146      ;
; -12.134 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.831     ; 3.154      ;
; -12.125 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.683     ; 3.293      ;
; -12.116 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.845     ; 3.122      ;
; -12.107 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.811     ; 3.143      ;
; -12.074 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.831     ; 3.094      ;
; -12.043 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.796     ; 3.082      ;
; -12.042 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.969     ; 3.065      ;
; -12.033 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 3.204      ;
; -12.024 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.983     ; 3.033      ;
; -12.018 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.811     ; 3.063      ;
; -11.986 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.967      ;
; -11.982 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.969     ; 3.005      ;
; -11.902 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.932      ;
; -11.864 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.846     ; 2.863      ;
; -11.857 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.836     ; 2.868      ;
; -11.817 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.796     ; 2.856      ;
; -11.793 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.807      ;
; -11.779 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.793      ;
; -11.768 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.836     ; 2.788      ;
; -11.762 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.786      ;
; -11.761 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.787      ;
; -11.759 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.683     ; 2.921      ;
; -11.752 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.673     ; 2.926      ;
; -11.750 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.845     ; 2.750      ;
; -11.743 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.835     ; 2.755      ;
; -11.697 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.806     ; 2.726      ;
; -11.688 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.658     ; 2.865      ;
; -11.679 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.820     ; 2.694      ;
; -11.663 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.673     ; 2.846      ;
; -11.654 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.835     ; 2.675      ;
; -11.637 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.806     ; 2.666      ;
; -11.632 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.984     ; 2.640      ;
; -11.349 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.375      ;
; -11.319 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.354      ;
; -10.970 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 2.119      ;
; -10.928 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 1.942      ;
; -10.574 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -8.821     ; 1.745      ;
; -3.706  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.453      ; 3.510      ;
; -3.659  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; 0.000      ; 3.510      ;
; -3.614  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.315      ; 3.421      ;
; -3.567  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -0.138     ; 3.421      ;
; -3.471  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.452      ; 3.258      ;
; -3.460  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.616      ; 3.378      ;
; -3.456  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.428      ; 3.235      ;
; -3.424  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -0.001     ; 3.258      ;
; -3.413  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; 0.163      ; 3.378      ;
; -3.409  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -0.025     ; 3.235      ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -14.911 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 3.510      ;
; -14.819 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.390    ; 3.421      ;
; -14.676 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.253    ; 3.258      ;
; -14.665 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.089    ; 3.378      ;
; -14.661 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.277    ; 3.235      ;
; -14.593 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.390    ; 3.195      ;
; -14.571 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.090    ; 3.316      ;
; -14.569 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.415    ; 3.146      ;
; -14.565 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.262    ; 3.154      ;
; -14.556 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.114    ; 3.293      ;
; -14.547 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.276    ; 3.122      ;
; -14.538 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.242    ; 3.143      ;
; -14.505 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.262    ; 3.094      ;
; -14.474 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.227    ; 3.082      ;
; -14.473 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.400    ; 3.065      ;
; -14.464 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 3.204      ;
; -14.455 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.414    ; 3.033      ;
; -14.449 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.242    ; 3.063      ;
; -14.417 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.967      ;
; -14.413 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.400    ; 3.005      ;
; -14.333 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.932      ;
; -14.295 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.277    ; 2.863      ;
; -14.288 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.267    ; 2.868      ;
; -14.248 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.227    ; 2.856      ;
; -14.224 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.807      ;
; -14.210 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.793      ;
; -14.199 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.267    ; 2.788      ;
; -14.193 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.786      ;
; -14.192 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.787      ;
; -14.190 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.114    ; 2.921      ;
; -14.183 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.104    ; 2.926      ;
; -14.181 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.276    ; 2.750      ;
; -14.174 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.266    ; 2.755      ;
; -14.128 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.237    ; 2.726      ;
; -14.119 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.089    ; 2.865      ;
; -14.110 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.251    ; 2.694      ;
; -14.094 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.104    ; 2.846      ;
; -14.085 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.266    ; 2.675      ;
; -14.068 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.237    ; 2.666      ;
; -14.063 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.415    ; 2.640      ;
; -13.780 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.375      ;
; -13.750 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.354      ;
; -13.401 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 2.119      ;
; -13.359 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 1.942      ;
; -13.005 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -11.252    ; 1.745      ;
; -4.612  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 3.510      ;
; -4.520  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.591     ; 3.421      ;
; -4.377  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.454     ; 3.258      ;
; -4.366  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.290     ; 3.378      ;
; -4.362  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.478     ; 3.235      ;
; -4.294  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.591     ; 3.195      ;
; -4.272  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.291     ; 3.316      ;
; -4.270  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.616     ; 3.146      ;
; -4.266  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.463     ; 3.154      ;
; -4.257  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.315     ; 3.293      ;
; -4.248  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.477     ; 3.122      ;
; -4.239  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.443     ; 3.143      ;
; -4.206  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.463     ; 3.094      ;
; -4.175  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.428     ; 3.082      ;
; -4.174  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.601     ; 3.065      ;
; -4.165  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 3.204      ;
; -4.156  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.615     ; 3.033      ;
; -4.150  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.443     ; 3.063      ;
; -4.118  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.967      ;
; -4.114  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.601     ; 3.005      ;
; -4.034  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.932      ;
; -3.996  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.478     ; 2.863      ;
; -3.989  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.468     ; 2.868      ;
; -3.949  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.428     ; 2.856      ;
; -3.925  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.807      ;
; -3.911  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.793      ;
; -3.900  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.468     ; 2.788      ;
; -3.894  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.786      ;
; -3.893  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.787      ;
; -3.891  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.315     ; 2.921      ;
; -3.884  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.305     ; 2.926      ;
; -3.882  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.477     ; 2.750      ;
; -3.875  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.467     ; 2.755      ;
; -3.829  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.438     ; 2.726      ;
; -3.820  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.290     ; 2.865      ;
; -3.811  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.452     ; 2.694      ;
; -3.795  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.305     ; 2.846      ;
; -3.786  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.467     ; 2.675      ;
; -3.769  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.438     ; 2.666      ;
; -3.764  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.616     ; 2.640      ;
; -3.659  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.000      ; 3.510      ;
; -3.567  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.138     ; 3.421      ;
; -3.481  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.375      ;
; -3.451  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.453     ; 2.354      ;
; -3.424  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.001     ; 3.258      ;
; -3.413  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.163      ; 3.378      ;
; -3.409  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.025     ; 3.235      ;
; -3.341  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.138     ; 3.195      ;
; -3.319  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.162      ; 3.316      ;
; -3.317  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.163     ; 3.146      ;
; -3.313  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.010     ; 3.154      ;
; -3.304  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.138      ; 3.293      ;
; -3.295  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.024     ; 3.122      ;
; -3.286  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.010      ; 3.143      ;
; -3.253  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.010     ; 3.094      ;
+---------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.094      ; 5.964      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.982      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.098      ; 5.903      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.845 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.921      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.094      ; 5.883      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.829 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.112      ; 5.901      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.098      ; 5.822      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.116      ; 5.840      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.088      ; 5.684      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.636 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.106      ; 5.702      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.089      ; 5.653      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.107      ; 5.671      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.101      ; 5.657      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.596 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.119      ; 5.675      ;
; -4.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.117      ; 5.672      ;
; -4.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.099      ; 5.654      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.823      ;
; -2.356 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.725      ;
; -2.281 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.650      ;
; -2.252 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.621      ;
; -2.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.329      ; 2.597      ;
; -2.206 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.575      ;
; -2.184 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.553      ;
; -2.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.487      ;
; -2.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.329      ; 2.435      ;
; -1.970 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.339      ;
; -1.957 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.326      ;
; -1.902 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.329      ; 2.270      ;
; -1.802 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 2.171      ;
; -1.389 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.330      ; 1.758      ;
; 12.125 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 8.753      ;
; 12.169 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 8.709      ;
; 12.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 8.527      ;
; 12.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 8.403      ;
; 12.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 8.397      ;
; 12.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 8.376      ;
; 12.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 8.359      ;
; 12.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 8.332      ;
; 12.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 8.177      ;
; 12.721 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 8.150      ;
; 12.827 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 8.047      ;
; 12.840 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 8.021      ;
; 12.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 8.020      ;
; 12.879 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 7.988      ;
; 12.884 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 7.977      ;
; 12.923 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 7.944      ;
; 13.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 7.795      ;
; 13.105 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 7.762      ;
; 13.196 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 7.665      ;
; 13.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.645      ;
; 13.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 7.632      ;
; 13.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.619      ;
; 13.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.601      ;
; 13.303 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.575      ;
; 13.356 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.522      ;
; 13.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.419      ;
; 13.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.393      ;
; 13.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.087      ; 7.328      ;
; 13.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 7.260      ;
; 13.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.289      ;
; 13.610 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 7.264      ;
; 13.612 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.264      ;
; 13.615 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.085      ; 7.263      ;
; 13.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 7.237      ;
; 13.654 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 7.220      ;
; 13.656 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.220      ;
; 13.678 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 7.193      ;
; 13.702 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 7.172      ;
; 13.726 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 7.145      ;
; 13.730 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.040      ; 7.103      ;
; 13.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 7.086      ;
; 13.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 7.076      ;
; 13.836 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 7.038      ;
; 13.838 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 7.038      ;
; 13.860 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 7.011      ;
; 13.898 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.978      ;
; 13.922 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.080      ; 6.951      ;
; 13.923 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 6.931      ;
; 13.942 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29                     ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.914      ;
; 13.956 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                     ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 6.902      ;
; 13.961 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.906      ;
; 13.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.081      ; 6.908      ;
; 13.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.083      ; 6.908      ;
; 13.969 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22                     ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 6.889      ;
; 13.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                      ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 6.883      ;
; 13.976 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.885      ;
; 13.990 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 6.881      ;
; 14.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.859      ;
; 14.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.862      ;
; 14.020 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.841      ;
; 14.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.815      ;
; 14.061 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.087      ; 6.819      ;
; 14.071 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.790      ;
; 14.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 6.761      ;
; 14.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 6.741      ;
; 14.106 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.741      ;
; 14.110 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.757      ;
; 14.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.680      ;
; 14.202 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.659      ;
; 14.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 6.633      ;
; 14.267 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 6.596      ;
; 14.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6                      ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 6.550      ;
; 14.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.076      ; 6.563      ;
; 14.317 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.550      ;
; 14.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 6.529      ;
; 14.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 6.529      ;
; 14.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.074      ; 6.523      ;
; 14.347 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                     ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 6.500      ;
; 14.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.079      ; 6.523      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
; 14.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.077      ; 6.513      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                              ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -13.589 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.126     ; 1.814      ;
; -13.585 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.126     ; 1.818      ;
; -13.486 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.141     ; 1.932      ;
; -13.168 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 14.978     ; 2.087      ;
; -13.089 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.126     ; 1.814      ;
; -13.085 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.126     ; 1.818      ;
; -12.986 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.141     ; 1.932      ;
; -12.668 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 14.978     ; 2.087      ;
; -12.557 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.116     ; 2.836      ;
; -12.442 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.141     ; 2.976      ;
; -12.394 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.116     ; 2.999      ;
; -12.122 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 13.085     ; 0.963      ;
; -12.080 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 15.140     ; 3.337      ;
; -12.057 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.116     ; 2.836      ;
; -11.942 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.141     ; 2.976      ;
; -11.894 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.116     ; 2.999      ;
; -11.744 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 14.978     ; 3.511      ;
; -11.622 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 13.085     ; 0.963      ;
; -11.580 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 15.140     ; 3.337      ;
; -11.244 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 14.978     ; 3.511      ;
; -10.495 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 13.085     ; 2.867      ;
; -9.995  ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 13.085     ; 2.867      ;
; -9.507  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 1.745      ;
; -9.310  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 1.942      ;
; -9.133  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.119      ;
; -8.898  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.354      ;
; -8.877  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.375      ;
; -8.601  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.267     ; 2.666      ;
; -8.563  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.238     ; 2.675      ;
; -8.559  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.253     ; 2.694      ;
; -8.554  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.400     ; 2.846      ;
; -8.554  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 1.745      ;
; -8.550  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.415     ; 2.865      ;
; -8.541  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.267     ; 2.726      ;
; -8.483  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.238     ; 2.755      ;
; -8.478  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.228     ; 2.750      ;
; -8.474  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.400     ; 2.926      ;
; -8.469  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.390     ; 2.921      ;
; -8.466  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.786      ;
; -8.465  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.787      ;
; -8.459  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.793      ;
; -8.449  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.089     ; 2.640      ;
; -8.449  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.237     ; 2.788      ;
; -8.445  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.807      ;
; -8.421  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.277     ; 2.856      ;
; -8.369  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.237     ; 2.868      ;
; -8.364  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.227     ; 2.863      ;
; -8.357  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 1.942      ;
; -8.320  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.932      ;
; -8.285  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 2.967      ;
; -8.199  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.262     ; 3.063      ;
; -8.195  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.277     ; 3.082      ;
; -8.180  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.119      ;
; -8.148  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.242     ; 3.094      ;
; -8.119  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.262     ; 3.143      ;
; -8.106  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.228     ; 3.122      ;
; -8.099  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.104     ; 3.005      ;
; -8.098  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.414     ; 3.316      ;
; -8.097  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.390     ; 3.293      ;
; -8.088  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.242     ; 3.154      ;
; -8.057  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.090     ; 3.033      ;
; -8.048  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 3.204      ;
; -8.039  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.104     ; 3.065      ;
; -8.037  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.415     ; 3.378      ;
; -7.993  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.251     ; 3.258      ;
; -7.992  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.227     ; 3.235      ;
; -7.945  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.354      ;
; -7.943  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.089     ; 3.146      ;
; -7.924  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.375      ;
; -7.919  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.114     ; 3.195      ;
; -7.742  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.252     ; 3.510      ;
; -7.693  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 11.114     ; 3.421      ;
; -7.648  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.814     ; 2.666      ;
; -7.610  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.785     ; 2.675      ;
; -7.606  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.800     ; 2.694      ;
; -7.601  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.947     ; 2.846      ;
; -7.597  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.962     ; 2.865      ;
; -7.588  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.814     ; 2.726      ;
; -7.530  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.785     ; 2.755      ;
; -7.525  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.775     ; 2.750      ;
; -7.521  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.947     ; 2.926      ;
; -7.516  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.937     ; 2.921      ;
; -7.513  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.786      ;
; -7.512  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.787      ;
; -7.506  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.793      ;
; -7.496  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.636     ; 2.640      ;
; -7.496  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.784     ; 2.788      ;
; -7.492  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.807      ;
; -7.468  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.824     ; 2.856      ;
; -7.416  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.784     ; 2.868      ;
; -7.411  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.774     ; 2.863      ;
; -7.367  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.932      ;
; -7.332  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.799     ; 2.967      ;
; -7.246  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.809     ; 3.063      ;
; -7.242  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.824     ; 3.082      ;
; -7.195  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.789     ; 3.094      ;
; -7.166  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.809     ; 3.143      ;
; -7.153  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.775     ; 3.122      ;
; -7.146  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.651     ; 3.005      ;
; -7.145  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 10.961     ; 3.316      ;
+---------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.337 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.874      ; 1.814      ;
; -2.333 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.874      ; 1.818      ;
; -2.234 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.889      ; 1.932      ;
; -1.916 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.726      ; 2.087      ;
; -1.837 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.874      ; 1.814      ;
; -1.833 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.874      ; 1.818      ;
; -1.734 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.889      ; 1.932      ;
; -1.416 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.726      ; 2.087      ;
; -1.305 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.864      ; 2.836      ;
; -1.190 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.889      ; 2.976      ;
; -1.142 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.864      ; 2.999      ;
; -0.828 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.888      ; 3.337      ;
; -0.805 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.864      ; 2.836      ;
; -0.690 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.889      ; 2.976      ;
; -0.642 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.864      ; 2.999      ;
; -0.492 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 3.726      ; 3.511      ;
; -0.328 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.888      ; 3.337      ;
; 0.008  ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 3.726      ; 3.511      ;
; 1.745  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.745      ;
; 1.942  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.942      ;
; 2.119  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.119      ;
; 2.354  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.354      ;
; 2.375  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.375      ;
; 2.651  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.015      ; 2.666      ;
; 2.689  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.014     ; 2.675      ;
; 2.693  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.001      ; 2.694      ;
; 2.698  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.148      ; 2.846      ;
; 2.698  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 1.745      ;
; 2.702  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.163      ; 2.865      ;
; 2.711  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.015      ; 2.726      ;
; 2.769  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.014     ; 2.755      ;
; 2.774  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.024     ; 2.750      ;
; 2.778  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.148      ; 2.926      ;
; 2.783  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.138      ; 2.921      ;
; 2.786  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.786      ;
; 2.787  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.787      ;
; 2.793  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.793      ;
; 2.803  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.163     ; 2.640      ;
; 2.803  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.015     ; 2.788      ;
; 2.807  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.807      ;
; 2.831  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.025      ; 2.856      ;
; 2.883  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.015     ; 2.868      ;
; 2.888  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.025     ; 2.863      ;
; 2.895  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 1.942      ;
; 2.932  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.932      ;
; 2.967  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 2.967      ;
; 3.053  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.010      ; 3.063      ;
; 3.057  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.025      ; 3.082      ;
; 3.072  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.119      ;
; 3.104  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.010     ; 3.094      ;
; 3.133  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.010      ; 3.143      ;
; 3.146  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.024     ; 3.122      ;
; 3.153  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.148     ; 3.005      ;
; 3.154  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.162      ; 3.316      ;
; 3.155  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.138      ; 3.293      ;
; 3.164  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.010     ; 3.154      ;
; 3.195  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.162     ; 3.033      ;
; 3.204  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 3.204      ;
; 3.213  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.148     ; 3.065      ;
; 3.215  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.163      ; 3.378      ;
; 3.259  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.001     ; 3.258      ;
; 3.260  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.025     ; 3.235      ;
; 3.307  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.354      ;
; 3.309  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.163     ; 3.146      ;
; 3.328  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.375      ;
; 3.333  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.138     ; 3.195      ;
; 3.510  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 3.510      ;
; 3.559  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.138     ; 3.421      ;
; 3.604  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.438     ; 2.666      ;
; 3.642  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.467     ; 2.675      ;
; 3.646  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.452     ; 2.694      ;
; 3.651  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.305     ; 2.846      ;
; 3.655  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.290     ; 2.865      ;
; 3.664  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.438     ; 2.726      ;
; 3.722  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.467     ; 2.755      ;
; 3.727  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.477     ; 2.750      ;
; 3.731  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.305     ; 2.926      ;
; 3.736  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.315     ; 2.921      ;
; 3.739  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.786      ;
; 3.740  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.787      ;
; 3.746  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.793      ;
; 3.756  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.616     ; 2.640      ;
; 3.756  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.468     ; 2.788      ;
; 3.760  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.807      ;
; 3.784  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.428     ; 2.856      ;
; 3.836  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.468     ; 2.868      ;
; 3.841  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.478     ; 2.863      ;
; 3.885  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.932      ;
; 3.920  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 2.967      ;
; 4.006  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.443     ; 3.063      ;
; 4.010  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.428     ; 3.082      ;
; 4.057  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.463     ; 3.094      ;
; 4.086  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.443     ; 3.143      ;
; 4.099  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.477     ; 3.122      ;
; 4.106  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.601     ; 3.005      ;
; 4.107  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.291     ; 3.316      ;
; 4.108  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.315     ; 3.293      ;
; 4.117  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.463     ; 3.154      ;
; 4.148  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.615     ; 3.033      ;
; 4.157  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.453     ; 3.204      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; 0.092  ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.731      ;
; 0.092  ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.731      ;
; 2.403  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.765      ;
; 2.403  ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.765      ;
; 5.907  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.788     ; 2.405      ;
; 6.330  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.812     ; 2.804      ;
; 6.360  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.241     ; 2.405      ;
; 6.389  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.650     ; 3.025      ;
; 6.450  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.650     ; 3.086      ;
; 6.559  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.813     ; 3.032      ;
; 6.641  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.788     ; 3.139      ;
; 6.783  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.265     ; 2.804      ;
; 6.842  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.103     ; 3.025      ;
; 6.903  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.103     ; 3.086      ;
; 7.012  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.266     ; 3.032      ;
; 7.094  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.241     ; 3.139      ;
; 7.158  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.813     ; 3.631      ;
; 7.540  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.798     ; 4.028      ;
; 7.611  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.266     ; 3.631      ;
; 7.663  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.798     ; 4.151      ;
; 7.993  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.251     ; 4.028      ;
; 8.116  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -4.251     ; 4.151      ;
; 8.338  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.219     ; 2.405      ;
; 8.761  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.243     ; 2.804      ;
; 8.820  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.081     ; 3.025      ;
; 8.881  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.081     ; 3.086      ;
; 8.990  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.244     ; 3.032      ;
; 9.072  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.219     ; 3.139      ;
; 9.589  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.244     ; 3.631      ;
; 9.971  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.229     ; 4.028      ;
; 10.094 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -6.229     ; 4.151      ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.731      ;
; 0.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.905      ;
; 0.641 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.927      ;
; 0.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.930      ;
; 0.656 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.942      ;
; 0.774 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.061      ;
; 0.777 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.063      ;
; 0.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.078      ;
; 0.797 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.083      ;
; 0.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 1.157      ;
; 0.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.158      ;
; 0.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.172      ;
; 0.892 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.178      ;
; 0.894 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.180      ;
; 0.896 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.182      ;
; 0.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.183      ;
; 0.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.183      ;
; 0.962 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.248      ;
; 0.971 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.257      ;
; 0.974 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.260      ;
; 0.976 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.262      ;
; 0.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.267      ;
; 0.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.274      ;
; 0.991 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.277      ;
; 1.008 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.294      ;
; 1.018 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.304      ;
; 1.028 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 1.313      ;
; 1.033 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.319      ;
; 1.034 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.320      ;
; 1.035 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.321      ;
; 1.038 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.324      ;
; 1.041 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.327      ;
; 1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.329      ;
; 1.092 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg3 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.114      ; 1.456      ;
; 1.109 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.113      ; 1.472      ;
; 1.116 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.117      ; 1.483      ;
; 1.121 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.115      ; 1.486      ;
; 1.127 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.114      ; 1.491      ;
; 1.157 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.002     ; 1.441      ;
; 1.159 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.002     ; 1.443      ;
; 1.167 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 1.452      ;
; 1.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 1.461      ;
; 1.182 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.468      ;
; 1.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.477      ;
; 1.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 1.483      ;
; 1.197 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.483      ;
; 1.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.003      ; 1.539      ;
; 1.266 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.552      ;
; 1.280 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.566      ;
; 1.280 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.566      ;
; 1.287 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.573      ;
; 1.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.575      ;
; 1.320 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 1.601      ;
; 1.343 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.629      ;
; 1.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.004     ; 1.633      ;
; 1.430 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.716      ;
; 1.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.720      ;
; 1.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.720      ;
; 1.444 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.003      ; 1.733      ;
; 1.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.118      ; 1.814      ;
; 1.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.002     ; 1.735      ;
; 1.452 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.119      ; 1.821      ;
; 1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.114      ; 1.821      ;
; 1.458 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.110      ; 1.818      ;
; 1.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.002     ; 1.743      ;
; 1.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.100      ; 1.809      ;
; 1.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.115      ; 1.827      ;
; 1.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.115      ; 1.831      ;
; 1.468 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.117      ; 1.835      ;
; 1.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.758      ;
; 1.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.108      ; 1.835      ;
; 1.479 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.121      ; 1.850      ;
; 1.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.119      ; 1.850      ;
; 1.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 1.768      ;
; 1.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 1.772      ;
; 1.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.104      ; 1.842      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.590 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 1.206      ;
; 0.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.902      ;
; 0.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.917      ;
; 0.781 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.067      ;
; 0.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.070      ;
; 0.862 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.149      ;
; 0.863 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.150      ;
; 0.910 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.196      ;
; 0.929 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 1.545      ;
; 0.947 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.233      ;
; 0.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.240      ;
; 0.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.254      ;
; 0.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.261      ;
; 0.986 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.272      ;
; 1.011 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.300      ;
; 1.040 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.326      ;
; 1.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.329      ;
; 1.085 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.371      ;
; 1.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 1.713      ;
; 1.102 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.388      ;
; 1.116 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.445      ;
; 1.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.430      ;
; 1.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.473      ;
; 1.147 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.474      ;
; 1.150 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.002     ; 1.434      ;
; 1.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.440      ;
; 1.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.482      ;
; 1.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.490      ;
; 1.164 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.449      ;
; 1.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.474      ;
; 1.238 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.523      ;
; 1.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.528      ;
; 1.255 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.540      ;
; 1.269 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.555      ;
; 1.271 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.557      ;
; 1.272 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.002      ; 1.560      ;
; 1.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.563      ;
; 1.279 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.565      ;
; 1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.569      ;
; 1.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.577      ;
; 1.305 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.591      ;
; 1.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.593      ;
; 1.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.620      ;
; 1.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.005     ; 1.659      ;
; 1.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.329      ; 1.998      ;
; 1.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.005     ; 1.669      ;
; 1.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.005     ; 1.669      ;
; 1.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.668      ;
; 1.414 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 2.030      ;
; 1.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 2.050      ;
; 1.440 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.726      ;
; 1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.736      ;
; 1.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.755      ;
; 1.470 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.756      ;
; 1.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.762      ;
; 1.489 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.818      ;
; 1.492 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.818      ;
; 1.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg5   ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.824      ;
; 1.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.823      ;
; 1.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.782      ;
; 1.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg0   ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.827      ;
; 1.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                             ; ifclk       ; 0.000        ; 0.081      ; 1.829      ;
; 1.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 1.830      ;
; 1.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg2   ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.838      ;
; 1.509 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                             ; ifclk       ; 0.000        ; 0.081      ; 1.840      ;
; 1.509 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.082      ; 1.841      ;
; 1.514 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.840      ;
; 1.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.802      ;
; 1.517 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.074      ; 1.841      ;
; 1.517 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.804      ;
; 1.518 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 1.837      ;
; 1.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.852      ;
; 1.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 1.845      ;
; 1.528 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 0.000        ; 0.063      ; 1.841      ;
; 1.529 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.081      ; 1.860      ;
; 1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 1.853      ;
; 1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 1.849      ;
; 1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.816      ;
; 1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.330      ; 2.146      ;
; 1.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg5  ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.861      ;
; 1.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.081      ; 1.863      ;
; 1.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.081      ; 1.863      ;
; 1.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.070      ; 1.854      ;
; 1.536 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.073      ; 1.859      ;
; 1.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.866      ;
; 1.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg0   ; ifclk                             ; ifclk       ; 0.000        ; 0.077      ; 1.867      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.612 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.898      ;
; 0.617 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.905      ;
; 1.162 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.801      ;
; 1.162 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.801      ;
; 1.412 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.697      ;
; 1.931 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.293      ;
; 1.931 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 2.293      ;
; 5.435 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.788     ; 1.933      ;
; 5.858 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.812     ; 2.332      ;
; 5.888 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.241     ; 1.933      ;
; 5.917 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.650     ; 2.553      ;
; 5.978 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.650     ; 2.614      ;
; 6.087 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.813     ; 2.560      ;
; 6.169 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.788     ; 2.667      ;
; 6.311 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.265     ; 2.332      ;
; 6.370 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.103     ; 2.553      ;
; 6.431 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.103     ; 2.614      ;
; 6.540 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.266     ; 2.560      ;
; 6.622 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.241     ; 2.667      ;
; 6.686 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.813     ; 3.159      ;
; 7.068 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.798     ; 3.556      ;
; 7.139 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.266     ; 3.159      ;
; 7.191 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.798     ; 3.679      ;
; 7.521 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.251     ; 3.556      ;
; 7.644 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -4.251     ; 3.679      ;
; 7.866 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.219     ; 1.933      ;
; 8.289 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.243     ; 2.332      ;
; 8.348 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.081     ; 2.553      ;
; 8.409 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.081     ; 2.614      ;
; 8.518 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.244     ; 2.560      ;
; 8.600 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.219     ; 2.667      ;
; 9.117 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.244     ; 3.159      ;
; 9.499 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.229     ; 3.556      ;
; 9.622 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -6.229     ; 3.679      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.712 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; -0.006     ; 2.737      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 2.003      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; -0.002     ; 1.999      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
; 8.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.456      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 11.586 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.456      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.131 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; -0.002     ; 1.999      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.134 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 2.003      ;
; 12.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; -0.006     ; 2.737      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; -8.358 ; -8.358       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -8.358 ; -8.358       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -8.358 ; -8.358       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -8.358 ; -8.358       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -8.358 ; -8.358       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -8.358 ; -8.358       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datad          ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datad          ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -8.321 ; -8.321       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -8.321 ; -8.321       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -7.196 ; -7.196       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -7.196 ; -7.196       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -7.196 ; -7.196       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -7.196 ; -7.196       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 5.317  ; 5.317  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.721  ; 4.721  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.770  ; 4.770  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.050  ; 5.050  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.317  ; 5.317  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.792  ; 4.792  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.156  ; 5.156  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.665  ; 4.665  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.858  ; 4.858  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.779  ; 4.779  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.967  ; 4.967  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 5.130  ; 5.130  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 5.292  ; 5.292  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 10.284 ; 10.284 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 8.393  ; 8.393  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 7.921  ; 7.921  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 7.482  ; 7.482  ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 4.915  ; 4.915  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 5.932  ; 5.932  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -4.040 ; -4.040 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.263 ; -4.263 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.450 ; -4.450 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.387 ; -4.387 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.656 ; -4.656 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.149 ; -4.149 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.518 ; -4.518 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.040 ; -4.040 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.504 ; -4.504 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.144 ; -4.144 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -4.059 ; -4.059 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -4.808 ; -4.808 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -4.403 ; -4.403 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -6.182 ; -6.182 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -7.199 ; -7.199 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -7.673 ; -7.673 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -4.449 ; -4.449 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 6.350  ; 6.350  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -4.902 ; -4.902 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 9.875  ; 9.875  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 6.259  ;        ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;        ; 6.259  ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 11.876 ; 11.876 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 11.874 ; 11.874 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 11.855 ; 11.855 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 11.876 ; 11.876 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 11.513 ; 11.513 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 11.773 ; 11.773 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 10.207 ; 10.207 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 10.946 ; 10.946 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 10.470 ; 10.470 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 10.954 ; 10.954 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 10.200 ; 10.200 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 11.126 ; 11.126 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 11.314 ; 11.314 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 11.543 ; 11.543 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 11.685 ; 11.685 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 10.774 ; 10.774 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 11.361 ; 11.361 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 19.878 ; 19.878 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 24.240 ; 24.240 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 8.626  ; 8.626  ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 6.161  ;        ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 12.988 ; 12.988 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;        ; 6.161  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 9.630 ; 9.630 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 6.259 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 6.259 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 8.193 ; 8.193 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 9.657 ; 9.657 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 9.805 ; 9.805 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 9.953 ; 9.953 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 9.192 ; 9.192 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 8.920 ; 8.920 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 9.153 ; 9.153 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 8.834 ; 8.834 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 8.193 ; 8.193 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 9.391 ; 9.391 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 9.219 ; 9.219 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 9.731 ; 9.731 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 8.584 ; 8.584 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 9.770 ; 9.770 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 9.650 ; 9.650 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 9.372 ; 9.372 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 9.963 ; 9.963 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 7.201 ; 7.201 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 7.201 ; 7.201 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 6.874 ; 6.953 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 6.161 ;       ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 6.953 ; 6.874 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;       ; 6.161 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -7.962 ; -7.962        ;
; inst4|altpll_component|pll|clk[1] ; -7.797 ; -7.797        ;
; reloj_ADS9223:inst2|EA[0]         ; -4.935 ; -43.124       ;
; reloj_ADS9223:inst2|clkSig        ; -4.620 ; -40.074       ;
; Retrasar_entrada:inst3|q5_Entrada ; -1.457 ; -564.994      ;
; ifclk                             ; -0.824 ; -1.578        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -5.336 ; -49.577       ;
; reloj_ADS9223:inst2|clkSig        ; -1.367 ; -9.573        ;
; ifclk                             ; 0.161  ; 0.000         ;
; Retrasar_entrada:inst3|q5_Entrada ; 0.215  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 0.236  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 0.367  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.207 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.996 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; reloj_ADS9223:inst2|EA[0]         ; -2.581 ; -142.896      ;
; Retrasar_entrada:inst3|q5_Entrada ; -1.880 ; -1858.800     ;
; reloj_ADS9223:inst2|clkSig        ; 0.500  ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 3.999  ; 0.000         ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                        ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; -7.962 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.198     ; 1.797      ;
; -7.911 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.193     ; 1.751      ;
; -7.860 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.197     ; 1.696      ;
; -7.844 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.208     ; 1.669      ;
; -7.815 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.149     ; 1.699      ;
; -7.806 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.193     ; 1.646      ;
; -7.799 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.207     ; 1.625      ;
; -7.751 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.208     ; 1.576      ;
; -7.571 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -6.149     ; 1.455      ;
; -5.481 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 5.362      ;
; -5.481 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 5.362      ;
; -4.178 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.414     ; 1.797      ;
; -4.127 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.409     ; 1.751      ;
; -4.076 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.413     ; 1.696      ;
; -4.060 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.424     ; 1.669      ;
; -4.031 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.365     ; 1.699      ;
; -4.022 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.409     ; 1.646      ;
; -4.015 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.423     ; 1.625      ;
; -3.993 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.229     ; 1.797      ;
; -3.967 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.424     ; 1.576      ;
; -3.942 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.224     ; 1.751      ;
; -3.891 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.228     ; 1.696      ;
; -3.875 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.239     ; 1.669      ;
; -3.846 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.180     ; 1.699      ;
; -3.837 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.224     ; 1.646      ;
; -3.830 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.238     ; 1.625      ;
; -3.787 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.365     ; 1.455      ;
; -3.782 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.239     ; 1.576      ;
; -3.602 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -2.180     ; 1.455      ;
; -1.512 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 1.252      ;
; -1.512 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 1.252      ;
+--------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -7.797 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.199     ; 1.631      ;
; -7.746 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.194     ; 1.585      ;
; -7.695 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.198     ; 1.530      ;
; -7.679 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.209     ; 1.503      ;
; -7.650 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.150     ; 1.533      ;
; -7.641 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.194     ; 1.480      ;
; -7.634 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.208     ; 1.459      ;
; -7.586 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.209     ; 1.410      ;
; -7.406 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -6.150     ; 1.289      ;
; -5.316 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.294     ; 5.196      ;
; -5.316 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.294     ; 5.196      ;
; -4.013 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.415     ; 1.631      ;
; -3.962 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.410     ; 1.585      ;
; -3.911 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.414     ; 1.530      ;
; -3.895 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.425     ; 1.503      ;
; -3.866 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.366     ; 1.533      ;
; -3.857 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.410     ; 1.480      ;
; -3.850 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.424     ; 1.459      ;
; -3.828 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.230     ; 1.631      ;
; -3.802 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.425     ; 1.410      ;
; -3.777 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.225     ; 1.585      ;
; -3.726 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.229     ; 1.530      ;
; -3.710 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.240     ; 1.503      ;
; -3.681 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.181     ; 1.533      ;
; -3.672 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.225     ; 1.480      ;
; -3.665 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.239     ; 1.459      ;
; -3.622 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.366     ; 1.289      ;
; -3.617 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.240     ; 1.410      ;
; -3.437 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.181     ; 1.289      ;
; -1.347 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.294     ; 1.086      ;
; -1.347 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.294     ; 1.086      ;
; 19.346 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.001      ; 0.686      ;
; 19.639 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.392      ;
; 19.641 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.390      ;
; 19.643 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.388      ;
; 19.643 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.388      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                            ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -4.935 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.828     ; 1.257      ;
; -4.912 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 1.238      ;
; -4.868 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.843     ; 1.175      ;
; -4.845 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.799     ; 1.156      ;
; -4.839 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 1.205      ;
; -4.838 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.828     ; 1.160      ;
; -4.835 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.725     ; 1.203      ;
; -4.823 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.842     ; 1.131      ;
; -4.819 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.785     ; 1.133      ;
; -4.816 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.740     ; 1.186      ;
; -4.814 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.832     ; 1.132      ;
; -4.800 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.798     ; 1.112      ;
; -4.791 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.788     ; 1.113      ;
; -4.790 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.726     ; 1.163      ;
; -4.786 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.779     ; 1.115      ;
; -4.778 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.833     ; 1.095      ;
; -4.775 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.769     ; 1.106      ;
; -4.759 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 1.068      ;
; -4.755 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.789     ; 1.076      ;
; -4.752 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.780     ; 1.083      ;
; -4.719 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.794     ; 1.033      ;
; -4.712 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 1.038      ;
; -4.708 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 1.024      ;
; -4.698 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.799     ; 1.005      ;
; -4.690 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.735     ; 1.063      ;
; -4.685 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.795     ; 1.001      ;
; -4.679 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.725     ; 1.054      ;
; -4.678 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.769     ; 1.009      ;
; -4.674 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.793     ; 0.989      ;
; -4.671 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.986      ;
; -4.669 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.740     ; 1.035      ;
; -4.665 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.783     ; 0.990      ;
; -4.663 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.783     ; 0.980      ;
; -4.662 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.984      ;
; -4.656 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.736     ; 1.031      ;
; -4.654 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.773     ; 0.981      ;
; -4.653 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.798     ; 0.961      ;
; -4.645 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.843     ; 0.952      ;
; -4.640 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.794     ; 0.957      ;
; -4.618 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.774     ; 0.944      ;
; -4.526 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.850      ;
; -4.526 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.853      ;
; -4.397 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.753      ;
; -4.386 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.702      ;
; -4.266 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; -3.784     ; 0.632      ;
; -3.732 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.125     ; 1.257      ;
; -3.709 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 1.238      ;
; -3.665 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.140     ; 1.175      ;
; -3.642 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.096     ; 1.156      ;
; -3.636 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 1.205      ;
; -3.635 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.125     ; 1.160      ;
; -3.632 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.022     ; 1.203      ;
; -3.620 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.139     ; 1.131      ;
; -3.616 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.082     ; 1.133      ;
; -3.613 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.037     ; 1.186      ;
; -3.611 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.129     ; 1.132      ;
; -3.597 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.095     ; 1.112      ;
; -3.588 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.085     ; 1.113      ;
; -3.587 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.023     ; 1.163      ;
; -3.583 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.076     ; 1.115      ;
; -3.575 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.130     ; 1.095      ;
; -3.572 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.066     ; 1.106      ;
; -3.556 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 1.068      ;
; -3.552 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.086     ; 1.076      ;
; -3.549 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.077     ; 1.083      ;
; -3.516 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.091     ; 1.033      ;
; -3.509 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 1.038      ;
; -3.505 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 1.024      ;
; -3.495 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.096     ; 1.005      ;
; -3.487 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.032     ; 1.063      ;
; -3.482 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.092     ; 1.001      ;
; -3.476 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.022     ; 1.054      ;
; -3.475 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.066     ; 1.009      ;
; -3.471 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.090     ; 0.989      ;
; -3.468 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.986      ;
; -3.466 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.037     ; 1.035      ;
; -3.462 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.080     ; 0.990      ;
; -3.460 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.080     ; 0.980      ;
; -3.459 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.984      ;
; -3.453 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.033     ; 1.031      ;
; -3.451 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.070     ; 0.981      ;
; -3.450 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.095     ; 0.961      ;
; -3.442 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.140     ; 0.952      ;
; -3.437 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.091     ; 0.957      ;
; -3.415 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.071     ; 0.944      ;
; -3.323 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.850      ;
; -3.323 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.853      ;
; -3.194 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.753      ;
; -3.183 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.702      ;
; -3.063 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 1.000        ; -3.081     ; 0.632      ;
; -0.966 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.141      ; 1.257      ;
; -0.943 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.185      ; 1.238      ;
; -0.899 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.126      ; 1.175      ;
; -0.876 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.170      ; 1.156      ;
; -0.870 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.185      ; 1.205      ;
; -0.869 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.141      ; 1.160      ;
; -0.866 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.244      ; 1.203      ;
; -0.854 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.127      ; 1.131      ;
; -0.850 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.184      ; 1.133      ;
; -0.847 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.500        ; 0.229      ; 1.186      ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reloj_ADS9223:inst2|clkSig'                                                                                                                            ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.620 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.013     ; 1.257      ;
; -4.597 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 1.238      ;
; -4.553 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.028     ; 1.175      ;
; -4.530 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.984     ; 1.156      ;
; -4.524 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 1.205      ;
; -4.523 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.013     ; 1.160      ;
; -4.520 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.910     ; 1.203      ;
; -4.508 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.027     ; 1.131      ;
; -4.504 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.970     ; 1.133      ;
; -4.501 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.925     ; 1.186      ;
; -4.499 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.017     ; 1.132      ;
; -4.485 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.983     ; 1.112      ;
; -4.476 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.973     ; 1.113      ;
; -4.475 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.911     ; 1.163      ;
; -4.471 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.964     ; 1.115      ;
; -4.463 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.018     ; 1.095      ;
; -4.460 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.954     ; 1.106      ;
; -4.444 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 1.068      ;
; -4.440 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.974     ; 1.076      ;
; -4.437 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.965     ; 1.083      ;
; -4.404 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.979     ; 1.033      ;
; -4.397 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 1.038      ;
; -4.393 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 1.024      ;
; -4.383 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.984     ; 1.005      ;
; -4.375 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.920     ; 1.063      ;
; -4.370 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.980     ; 1.001      ;
; -4.364 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.910     ; 1.054      ;
; -4.363 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.954     ; 1.009      ;
; -4.359 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.978     ; 0.989      ;
; -4.356 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.986      ;
; -4.354 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.925     ; 1.035      ;
; -4.350 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.968     ; 0.990      ;
; -4.348 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.968     ; 0.980      ;
; -4.347 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.984      ;
; -4.341 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.921     ; 1.031      ;
; -4.339 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.958     ; 0.981      ;
; -4.338 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.983     ; 0.961      ;
; -4.330 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -4.028     ; 0.952      ;
; -4.325 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.979     ; 0.957      ;
; -4.303 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.959     ; 0.944      ;
; -4.211 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.850      ;
; -4.211 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.853      ;
; -4.082 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.753      ;
; -4.071 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.702      ;
; -3.951 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -3.969     ; 0.632      ;
; -1.336 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.229     ; 1.257      ;
; -1.313 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 1.238      ;
; -1.269 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.244     ; 1.175      ;
; -1.246 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.200     ; 1.156      ;
; -1.240 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 1.205      ;
; -1.239 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.229     ; 1.160      ;
; -1.236 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.126     ; 1.203      ;
; -1.224 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.243     ; 1.131      ;
; -1.220 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.186     ; 1.133      ;
; -1.217 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.141     ; 1.186      ;
; -1.215 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.233     ; 1.132      ;
; -1.201 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.199     ; 1.112      ;
; -1.192 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.189     ; 1.113      ;
; -1.191 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.127     ; 1.163      ;
; -1.187 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.180     ; 1.115      ;
; -1.179 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.234     ; 1.095      ;
; -1.176 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.170     ; 1.106      ;
; -1.160 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 1.068      ;
; -1.156 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.190     ; 1.076      ;
; -1.153 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.181     ; 1.083      ;
; -1.120 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.195     ; 1.033      ;
; -1.113 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 1.038      ;
; -1.109 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 1.024      ;
; -1.099 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.200     ; 1.005      ;
; -1.091 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.136     ; 1.063      ;
; -1.086 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.196     ; 1.001      ;
; -1.080 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.126     ; 1.054      ;
; -1.079 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.170     ; 1.009      ;
; -1.075 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.194     ; 0.989      ;
; -1.072 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.986      ;
; -1.070 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.141     ; 1.035      ;
; -1.066 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.184     ; 0.990      ;
; -1.064 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.184     ; 0.980      ;
; -1.063 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.984      ;
; -1.057 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.137     ; 1.031      ;
; -1.055 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.174     ; 0.981      ;
; -1.054 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.199     ; 0.961      ;
; -1.046 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.244     ; 0.952      ;
; -1.041 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.195     ; 0.957      ;
; -1.019 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.175     ; 0.944      ;
; -0.927 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.850      ;
; -0.927 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.853      ;
; -0.798 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.753      ;
; -0.787 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.702      ;
; -0.667 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.500        ; -0.185     ; 0.632      ;
; -0.651 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.044     ; 1.257      ;
; -0.628 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.000      ; 1.238      ;
; -0.584 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.059     ; 1.175      ;
; -0.561 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.015     ; 1.156      ;
; -0.555 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.000      ; 1.205      ;
; -0.554 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.044     ; 1.160      ;
; -0.551 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.059      ; 1.203      ;
; -0.539 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.058     ; 1.131      ;
; -0.535 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; -0.001     ; 1.133      ;
; -0.532 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 1.000        ; 0.044      ; 1.186      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; -0.018     ; 2.438      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.065      ; 2.460      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.462      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.069      ; 2.421      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.423      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.065      ; 2.406      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.067      ; 2.408      ;
; -1.328 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 0.001        ; -0.221     ; 1.140      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.069      ; 2.367      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg9  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg10 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg11 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.071      ; 2.369      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_we_reg        ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0   ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.060      ; 2.352      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg1  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg2  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg3  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg4  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg5  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg6  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
; -1.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg8  ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 1.000        ; 0.062      ; 2.354      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -0.824 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.078      ;
; -0.773 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.027      ;
; -0.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.022      ;
; -0.764 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.018      ;
; -0.754 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.008      ;
; -0.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 1.005      ;
; -0.742 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.996      ;
; -0.719 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.973      ;
; -0.698 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.952      ;
; -0.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.896      ;
; -0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.894      ;
; -0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.894      ;
; -0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.837      ;
; -0.442 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.001        ; 0.221      ; 0.696      ;
; 17.417 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 3.487      ;
; 17.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 3.469      ;
; 17.490 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 3.414      ;
; 17.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 3.349      ;
; 17.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 3.342      ;
; 17.571 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.326      ;
; 17.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 3.324      ;
; 17.589 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.308      ;
; 17.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 3.269      ;
; 17.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.253      ;
; 17.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 3.204      ;
; 17.709 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 3.188      ;
; 17.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.174      ;
; 17.732 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.156      ;
; 17.739 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.154      ;
; 17.757 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.136      ;
; 17.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.101      ;
; 17.812 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.081      ;
; 17.852 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 3.036      ;
; 17.867 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.045      ; 3.010      ;
; 17.877 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 3.016      ;
; 17.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 3.026      ;
; 17.881 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.034      ; 2.985      ;
; 17.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 3.014      ;
; 17.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.996      ;
; 17.909 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.995      ;
; 17.915 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                     ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 2.966      ;
; 17.922 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.960      ;
; 17.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.977      ;
; 17.947 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 2.958      ;
; 17.961 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.941      ;
; 17.982 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.922      ;
; 18.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.882      ;
; 18.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29                     ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 2.871      ;
; 18.019 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.881      ;
; 18.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.876      ;
; 18.027 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                     ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.861      ;
; 18.029 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                     ; ifclk                             ; ifclk       ; 20.833       ; 0.040      ; 2.843      ;
; 18.032 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.865      ;
; 18.038 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22                     ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.850      ;
; 18.038 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                             ; ifclk       ; 20.833       ; 0.041      ; 2.835      ;
; 18.041 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                      ; ifclk                             ; ifclk       ; 20.833       ; 0.046      ; 2.837      ;
; 18.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                      ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 2.839      ;
; 18.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 2.857      ;
; 18.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.853      ;
; 18.052 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.848      ;
; 18.067 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.835      ;
; 18.069 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.828      ;
; 18.070 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.830      ;
; 18.087 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.810      ;
; 18.088 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 2.813      ;
; 18.099 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.073      ; 2.806      ;
; 18.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.066      ; 2.797      ;
; 18.122 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.780      ;
; 18.125 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.775      ;
; 18.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.755      ;
; 18.169 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6                      ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 2.715      ;
; 18.175 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.713      ;
; 18.182 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 2.698      ;
; 18.183 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                     ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 2.698      ;
; 18.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 2.715      ;
; 18.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.710      ;
; 18.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.700      ;
; 18.196 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                     ; ifclk                             ; ifclk       ; 20.833       ; 0.037      ; 2.673      ;
; 18.198 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.690      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg6  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg7  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.199 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.063      ; 2.696      ;
; 18.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                     ; ifclk                             ; ifclk       ; 20.833       ; 0.045      ; 2.677      ;
; 18.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.693      ;
; 18.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.690      ;
; 18.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.682      ;
; 18.213 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.687      ;
; 18.216 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.672      ;
; 18.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 2.667      ;
; 18.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg8  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 2.674      ;
; 18.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.056      ; 2.659      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reloj_ADS9223:inst2|EA[0]'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -5.336 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.904      ; 0.709      ;
; -5.333 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.905      ; 0.713      ;
; -5.307 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.915      ; 0.749      ;
; -5.197 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.856      ; 0.800      ;
; -4.927 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.900      ; 1.114      ;
; -4.902 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.915      ; 1.154      ;
; -4.865 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.900      ; 1.176      ;
; -4.836 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.904      ; 0.709      ;
; -4.833 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.905      ; 0.713      ;
; -4.807 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.915      ; 0.749      ;
; -4.762 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.914      ; 1.293      ;
; -4.697 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.856      ; 0.800      ;
; -4.665 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 5.856      ; 1.332      ;
; -4.427 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.900      ; 1.114      ;
; -4.402 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.915      ; 1.154      ;
; -4.365 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.900      ; 1.176      ;
; -4.283 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.621      ; 0.338      ;
; -4.262 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.914      ; 1.293      ;
; -4.165 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 5.856      ; 1.332      ;
; -3.783 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 4.621      ; 0.338      ;
; -3.657 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.621      ; 1.105      ;
; -3.337 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.632      ;
; -3.267 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.702      ;
; -3.216 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.753      ;
; -3.157 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 4.621      ; 1.105      ;
; -3.119 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.850      ;
; -3.116 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.853      ;
; -3.035 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.979      ; 0.944      ;
; -3.002 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.959      ; 0.957      ;
; -2.999 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.980      ; 0.981      ;
; -2.994 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.955      ; 0.961      ;
; -2.990 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.970      ; 0.980      ;
; -2.986 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.017      ; 1.031      ;
; -2.985 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.984      ;
; -2.983 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 0.986      ;
; -2.980 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.970      ; 0.990      ;
; -2.978 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.013      ; 1.035      ;
; -2.975 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.984      ; 1.009      ;
; -2.974 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.028      ; 1.054      ;
; -2.971 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.960      ; 0.989      ;
; -2.958 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.910      ; 0.952      ;
; -2.957 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.958      ; 1.001      ;
; -2.955 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.018      ; 1.063      ;
; -2.949 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.954      ; 1.005      ;
; -2.945 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 1.024      ;
; -2.931 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 1.038      ;
; -2.926 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.959      ; 1.033      ;
; -2.901 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 1.068      ;
; -2.890 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.973      ; 1.083      ;
; -2.888 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.964      ; 1.076      ;
; -2.878 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.984      ; 1.106      ;
; -2.864 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.027      ; 1.163      ;
; -2.859 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.974      ; 1.115      ;
; -2.852 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.965      ; 1.113      ;
; -2.843 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.955      ; 1.112      ;
; -2.835 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.968      ; 1.133      ;
; -2.827 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.013      ; 1.186      ;
; -2.825 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.920      ; 1.095      ;
; -2.825 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 4.028      ; 1.203      ;
; -2.798 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.954      ; 1.156      ;
; -2.789 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.921      ; 1.132      ;
; -2.780 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.911      ; 1.131      ;
; -2.765 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.925      ; 1.160      ;
; -2.764 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 1.205      ;
; -2.735 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.910      ; 1.175      ;
; -2.731 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.969      ; 1.238      ;
; -2.668 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.925      ; 1.257      ;
; -2.652 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.632      ;
; -2.582 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.702      ;
; -2.531 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.753      ;
; -2.449 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.081      ; 0.632      ;
; -2.434 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.850      ;
; -2.431 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.853      ;
; -2.379 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.081      ; 0.702      ;
; -2.350 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.794      ; 0.944      ;
; -2.328 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.081      ; 0.753      ;
; -2.317 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.774      ; 0.957      ;
; -2.314 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.795      ; 0.981      ;
; -2.309 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.770      ; 0.961      ;
; -2.305 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.785      ; 0.980      ;
; -2.301 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.832      ; 1.031      ;
; -2.300 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.984      ;
; -2.298 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 0.986      ;
; -2.295 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.785      ; 0.990      ;
; -2.293 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.828      ; 1.035      ;
; -2.290 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.799      ; 1.009      ;
; -2.289 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.843      ; 1.054      ;
; -2.286 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.775      ; 0.989      ;
; -2.273 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.725      ; 0.952      ;
; -2.272 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.773      ; 1.001      ;
; -2.270 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.833      ; 1.063      ;
; -2.264 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.769      ; 1.005      ;
; -2.260 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 1.024      ;
; -2.246 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 1.038      ;
; -2.241 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.774      ; 1.033      ;
; -2.231 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.081      ; 0.850      ;
; -2.228 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; 0.000        ; 3.081      ; 0.853      ;
; -2.216 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.784      ; 1.068      ;
; -2.205 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.788      ; 1.083      ;
; -2.203 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|EA[0] ; -0.500       ; 3.779      ; 1.076      ;
+--------+-------------------------------+-------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reloj_ADS9223:inst2|clkSig'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.367 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.935      ; 0.709      ;
; -1.364 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.936      ; 0.713      ;
; -1.338 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.946      ; 0.749      ;
; -1.228 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.887      ; 0.800      ;
; -0.958 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.931      ; 1.114      ;
; -0.933 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.946      ; 1.154      ;
; -0.896 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.931      ; 1.176      ;
; -0.867 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.935      ; 0.709      ;
; -0.864 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.936      ; 0.713      ;
; -0.838 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.946      ; 0.749      ;
; -0.793 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.945      ; 1.293      ;
; -0.728 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.887      ; 0.800      ;
; -0.696 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 1.887      ; 1.332      ;
; -0.458 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.931      ; 1.114      ;
; -0.433 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.946      ; 1.154      ;
; -0.396 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.931      ; 1.176      ;
; -0.293 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.945      ; 1.293      ;
; -0.196 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; 1.887      ; 1.332      ;
; 0.632  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.632      ;
; 0.702  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.702      ;
; 0.753  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.753      ;
; 0.850  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.850      ;
; 0.853  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.853      ;
; 0.934  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.010      ; 0.944      ;
; 0.967  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.010     ; 0.957      ;
; 0.970  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.011      ; 0.981      ;
; 0.975  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.014     ; 0.961      ;
; 0.979  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.001      ; 0.980      ;
; 0.983  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.048      ; 1.031      ;
; 0.984  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.984      ;
; 0.986  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 0.986      ;
; 0.989  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.001      ; 0.990      ;
; 0.991  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.044      ; 1.035      ;
; 0.994  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.015      ; 1.009      ;
; 0.995  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.059      ; 1.054      ;
; 0.998  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.009     ; 0.989      ;
; 1.011  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.059     ; 0.952      ;
; 1.012  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.011     ; 1.001      ;
; 1.014  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.049      ; 1.063      ;
; 1.020  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.015     ; 1.005      ;
; 1.024  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.024      ;
; 1.038  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.038      ;
; 1.043  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.010     ; 1.033      ;
; 1.068  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.068      ;
; 1.079  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.004      ; 1.083      ;
; 1.081  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.005     ; 1.076      ;
; 1.091  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.015      ; 1.106      ;
; 1.105  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.058      ; 1.163      ;
; 1.110  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.005      ; 1.115      ;
; 1.117  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.004     ; 1.113      ;
; 1.126  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.014     ; 1.112      ;
; 1.134  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.001     ; 1.133      ;
; 1.142  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.044      ; 1.186      ;
; 1.144  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.049     ; 1.095      ;
; 1.144  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.059      ; 1.203      ;
; 1.171  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.015     ; 1.156      ;
; 1.180  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.048     ; 1.132      ;
; 1.189  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.058     ; 1.131      ;
; 1.204  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.044     ; 1.160      ;
; 1.205  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.205      ;
; 1.234  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.059     ; 1.175      ;
; 1.238  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; 0.000      ; 1.238      ;
; 1.301  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|clkSig ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.044     ; 1.257      ;
; 1.317  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.632      ;
; 1.387  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.702      ;
; 1.438  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.753      ;
; 1.520  ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.888     ; 0.632      ;
; 1.535  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.850      ;
; 1.538  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.853      ;
; 1.590  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.888     ; 0.702      ;
; 1.619  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.175     ; 0.944      ;
; 1.641  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.888     ; 0.753      ;
; 1.652  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.195     ; 0.957      ;
; 1.655  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.174     ; 0.981      ;
; 1.660  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.199     ; 0.961      ;
; 1.664  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.184     ; 0.980      ;
; 1.668  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.137     ; 1.031      ;
; 1.669  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.984      ;
; 1.671  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 0.986      ;
; 1.674  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.184     ; 0.990      ;
; 1.676  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.141     ; 1.035      ;
; 1.679  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.170     ; 1.009      ;
; 1.680  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.126     ; 1.054      ;
; 1.683  ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.194     ; 0.989      ;
; 1.696  ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.244     ; 0.952      ;
; 1.697  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.196     ; 1.001      ;
; 1.699  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.136     ; 1.063      ;
; 1.705  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.200     ; 1.005      ;
; 1.709  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 1.024      ;
; 1.723  ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 1.038      ;
; 1.728  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.195     ; 1.033      ;
; 1.738  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.888     ; 0.850      ;
; 1.741  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; 0.000        ; -0.888     ; 0.853      ;
; 1.753  ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.185     ; 1.068      ;
; 1.764  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.181     ; 1.083      ;
; 1.766  ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.190     ; 1.076      ;
; 1.776  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.170     ; 1.106      ;
; 1.790  ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.127     ; 1.163      ;
; 1.795  ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.180     ; 1.115      ;
; 1.802  ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0]  ; reloj_ADS9223:inst2|clkSig ; -0.500       ; -0.189     ; 1.113      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.161 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.534      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.391      ;
; 0.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.399      ;
; 0.274 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.647      ;
; 0.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.450      ;
; 0.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.460      ;
; 0.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.688      ;
; 0.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.479      ;
; 0.356 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.525      ;
; 0.385 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.538      ;
; 0.389 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.541      ;
; 0.404 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.777      ;
; 0.411 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.786      ;
; 0.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.622      ;
; 0.420 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.624      ;
; 0.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.625      ;
; 0.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.631      ;
; 0.429 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.633      ;
; 0.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.587      ;
; 0.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.589      ;
; 0.441 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.593      ;
; 0.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.607      ;
; 0.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.609      ;
; 0.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.830      ;
; 0.458 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.610      ;
; 0.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.614      ;
; 0.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.617      ;
; 0.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.623      ;
; 0.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.627      ;
; 0.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.630      ;
; 0.481 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.633      ;
; 0.486 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.639      ;
; 0.500 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.876      ;
; 0.504 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.877      ;
; 0.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.910      ;
; 0.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg6   ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.746      ;
; 0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg5   ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.751      ;
; 0.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.753      ;
; 0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg0   ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.757      ;
; 0.556 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.708      ;
; 0.560 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg2   ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.766      ;
; 0.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.714      ;
; 0.562 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.004     ; 0.710      ;
; 0.563 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.766      ;
; 0.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 0.771      ;
; 0.565 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.062      ; 0.765      ;
; 0.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.940      ;
; 0.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.004     ; 0.718      ;
; 0.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.005     ; 0.717      ;
; 0.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.776      ;
; 0.571 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                              ; ifclk                             ; ifclk       ; 0.000        ; -0.004     ; 0.719      ;
; 0.572 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; Retrasar_entrada:inst3|q5_Entrada ; ifclk       ; 0.000        ; 0.221      ; 0.945      ;
; 0.574 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4  ; ifclk                             ; ifclk       ; 0.000        ; 0.058      ; 0.770      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.062      ; 0.776      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.065      ; 0.779      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 0.783      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.782      ;
; 0.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.728      ;
; 0.580 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.058      ; 0.776      ;
; 0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.785      ;
; 0.582 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg5  ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.787      ;
; 0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.062      ; 0.783      ;
; 0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 0.790      ;
; 0.583 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 0.790      ;
; 0.584 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.788      ;
; 0.585 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0  ; ifclk                             ; ifclk       ; 0.000        ; 0.053      ; 0.776      ;
; 0.585 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.737      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.392      ;
; 0.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.402      ;
; 0.255 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.411      ;
; 0.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.445      ;
; 0.300 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.453      ;
; 0.330 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.484      ;
; 0.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.494      ;
; 0.343 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.495      ;
; 0.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.496      ;
; 0.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.497      ;
; 0.356 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.531      ;
; 0.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.535      ;
; 0.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.549      ;
; 0.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg3 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.070      ; 0.614      ;
; 0.413 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.070      ; 0.621      ;
; 0.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.073      ; 0.630      ;
; 0.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.071      ; 0.630      ;
; 0.424 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.576      ;
; 0.424 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.070      ; 0.632      ;
; 0.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.587      ;
; 0.439 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.590      ;
; 0.440 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.592      ;
; 0.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.597      ;
; 0.449 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.001      ; 0.602      ;
; 0.449 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.002      ; 0.603      ;
; 0.452 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.003      ; 0.607      ;
; 0.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.619      ;
; 0.470 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.622      ;
; 0.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.626      ;
; 0.476 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.628      ;
; 0.479 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.631      ;
; 0.496 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.648      ;
; 0.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.674      ;
; 0.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.678      ;
; 0.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.005     ; 0.685      ;
; 0.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.003     ; 0.692      ;
; 0.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.003      ; 0.700      ;
; 0.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.696      ;
; 0.548 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.074      ; 0.760      ;
; 0.548 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.071      ; 0.757      ;
; 0.550 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.074      ; 0.762      ;
; 0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.070      ; 0.760      ;
; 0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.066      ; 0.756      ;
; 0.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg2 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.073      ; 0.764      ;
; 0.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.071      ; 0.762      ;
; 0.553 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.705      ;
; 0.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                            ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg6 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.058      ; 0.754      ;
; 0.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.000      ; 0.710      ;
; 0.562 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; -0.001     ; 0.713      ;
; 0.565 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0 ; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 0.000        ; 0.072      ; 0.775      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.236 ; Retrasar_entrada:inst3|q4_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.533 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.686      ;
; 0.713 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.294     ; 0.712      ;
; 0.713 ; reloj_ADS9223:inst2|EA[0]         ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.294     ; 0.712      ;
; 0.981 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.294     ; 0.839      ;
; 0.981 ; reloj_ADS9223:inst2|clkSig        ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.294     ; 0.839      ;
; 2.788 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.225     ; 0.715      ;
; 2.934 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.239     ; 0.847      ;
; 2.947 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.181     ; 0.918      ;
; 2.951 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.181     ; 0.922      ;
; 2.973 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.410     ; 0.715      ;
; 3.046 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.240     ; 0.958      ;
; 3.064 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.225     ; 0.991      ;
; 3.119 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.424     ; 0.847      ;
; 3.132 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.366     ; 0.918      ;
; 3.136 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.366     ; 0.922      ;
; 3.231 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.425     ; 0.958      ;
; 3.249 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.410     ; 0.991      ;
; 3.261 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.240     ; 1.173      ;
; 3.348 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.230     ; 1.270      ;
; 3.432 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.229     ; 1.355      ;
; 3.446 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.425     ; 1.173      ;
; 3.533 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.415     ; 1.270      ;
; 3.617 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -2.414     ; 1.355      ;
; 3.676 ; reloj_ADS9223:inst2|valClk[3]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.113     ; 0.715      ;
; 3.822 ; reloj_ADS9223:inst2|valClk[2]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.127     ; 0.847      ;
; 3.835 ; reloj_ADS9223:inst2|valClk[8]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.069     ; 0.918      ;
; 3.839 ; reloj_ADS9223:inst2|valClk[0]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.069     ; 0.922      ;
; 3.934 ; reloj_ADS9223:inst2|valClk[1]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.128     ; 0.958      ;
; 3.952 ; reloj_ADS9223:inst2|valClk[6]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.113     ; 0.991      ;
; 4.149 ; reloj_ADS9223:inst2|valClk[7]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.128     ; 1.173      ;
; 4.236 ; reloj_ADS9223:inst2|valClk[5]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.118     ; 1.270      ;
; 4.320 ; reloj_ADS9223:inst2|valClk[4]     ; Retrasar_entrada:inst3|q0_Entrada ; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -3.117     ; 1.355      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                        ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                   ; Launch Clock               ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+
; 0.367 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.367      ;
; 0.367 ; reloj_ADS9223:inst2|EA[0]     ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.367      ;
; 1.146 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 1.005      ;
; 1.146 ; reloj_ADS9223:inst2|clkSig    ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 1.005      ;
; 2.953 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.224     ; 0.881      ;
; 3.099 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.238     ; 1.013      ;
; 3.112 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.180     ; 1.084      ;
; 3.116 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.180     ; 1.088      ;
; 3.138 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.409     ; 0.881      ;
; 3.211 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.239     ; 1.124      ;
; 3.229 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.224     ; 1.157      ;
; 3.284 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.423     ; 1.013      ;
; 3.297 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 1.084      ;
; 3.301 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 1.088      ;
; 3.396 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.424     ; 1.124      ;
; 3.414 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.409     ; 1.157      ;
; 3.426 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.239     ; 1.339      ;
; 3.513 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.229     ; 1.436      ;
; 3.597 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|clkSig ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.228     ; 1.521      ;
; 3.611 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.424     ; 1.339      ;
; 3.698 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.414     ; 1.436      ;
; 3.782 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -2.413     ; 1.521      ;
; 3.841 ; reloj_ADS9223:inst2|valClk[3] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.112     ; 0.881      ;
; 3.987 ; reloj_ADS9223:inst2|valClk[2] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.126     ; 1.013      ;
; 4.000 ; reloj_ADS9223:inst2|valClk[8] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.068     ; 1.084      ;
; 4.004 ; reloj_ADS9223:inst2|valClk[0] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.068     ; 1.088      ;
; 4.099 ; reloj_ADS9223:inst2|valClk[1] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.127     ; 1.124      ;
; 4.117 ; reloj_ADS9223:inst2|valClk[6] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.112     ; 1.157      ;
; 4.314 ; reloj_ADS9223:inst2|valClk[7] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.127     ; 1.339      ;
; 4.401 ; reloj_ADS9223:inst2|valClk[5] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.117     ; 1.436      ;
; 4.485 ; reloj_ADS9223:inst2|valClk[4] ; reloj_ADS9223:inst2|EA[0] ; reloj_ADS9223:inst2|EA[0]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -3.116     ; 1.521      ;
+-------+-------------------------------+---------------------------+----------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; -0.005     ; 1.237      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.957      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.936      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
; 9.717 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.732      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 10.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.732      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.936      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.222 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.957      ;
; 11.506 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; -0.005     ; 1.237      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|EA[0]'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|Add0~8|combout           ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[0]|datad          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[1]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[2]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[3]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[4]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[5]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[6]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[7]|datac          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datad          ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk[8]|datad          ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|valClk~1|combout         ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datac           ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; -2.581 ; -2.581       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -2.581 ; -2.581       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; -2.567 ; -2.567       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -2.567 ; -2.567       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig|datac             ;
; -2.567 ; -2.567       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -2.567 ; -2.567       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|combout         ;
; -2.567 ; -2.567       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -2.567 ; -2.567       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; reloj_ADS9223:inst2|clkSig     ;
; -2.192 ; -2.192       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -2.192 ; -2.192       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|LessThan0~5|combout      ;
; -2.192 ; -2.192       ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; -2.192 ; -2.192       ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|datab           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|EA[0]|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig|datac             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Fall       ; inst2|clkSig~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|clkSig~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[0]~1|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datad        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|cuenta[1]~2|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[0]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[1]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[2]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[3]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[4]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[5]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[6]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[7]|datac          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk[8]|datad          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; inst2|valClk~1|dataa           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|clkSig     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|EA[0] ; Rise       ; reloj_ADS9223:inst2|valClk[1]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Retrasar_entrada:inst3|q5_Entrada'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Retrasar_entrada:inst3|q5_Entrada ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reloj_ADS9223:inst2|clkSig'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|clkSig|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[0]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[3]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk[8]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; inst2|valClk~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Rise       ; inst2|valClk~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; reloj_ADS9223:inst2|clkSig ; Fall       ; reloj_ADS9223:inst2|valClk[8]  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; reloj_ADS9223:inst2|EA[0]                     ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst2|EA[0]|clk                               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; inst4|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 2.469 ; 2.469 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.237 ; 2.237 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.211 ; 2.211 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.273 ; 2.273 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.438 ; 2.438 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.179 ; 2.179 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.396 ; 2.396 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.179 ; 2.179 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.291 ; 2.291 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.177 ; 2.177 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 2.290 ; 2.290 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 2.377 ; 2.377 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 2.469 ; 2.469 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 4.567 ; 4.567 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 4.515 ; 4.515 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 4.350 ; 4.350 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 3.815 ; 3.815 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 2.908 ; 2.908 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 2.765 ; 2.765 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.997 ; -1.997 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.052 ; -2.052 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.977 ; -1.977 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.141 ; -2.141 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.125 ; -2.125 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.915 ; -1.915 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.110 ; -2.110 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.924 ; -1.924 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -2.217 ; -2.217 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -2.043 ; -2.043 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -2.769 ; -2.769 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -4.068 ; -4.068 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -4.230 ; -4.230 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -2.220 ; -2.220 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 1.564  ; 1.564  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -2.405 ; -2.405 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.771 ; 4.771 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.824 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.824 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 5.710 ; 5.710 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 5.710 ; 5.710 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 5.676 ; 5.676 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 5.685 ; 5.685 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 5.574 ; 5.574 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 5.676 ; 5.676 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 5.051 ; 5.051 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 5.398 ; 5.398 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 5.195 ; 5.195 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 5.402 ; 5.402 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 5.075 ; 5.075 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 5.409 ; 5.409 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 5.581 ; 5.581 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 5.565 ; 5.565 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 5.675 ; 5.675 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 5.331 ; 5.331 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 5.583 ; 5.583 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 7.456 ; 7.456 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 9.629 ; 9.629 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 3.487 ; 3.487 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 2.664 ;       ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 5.660 ; 5.660 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;       ; 2.664 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.653 ; 4.653 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.824 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.824 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 4.301 ; 4.301 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 4.873 ; 4.873 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 4.918 ; 4.918 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 4.968 ; 4.968 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 4.652 ; 4.652 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 4.558 ; 4.558 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 4.637 ; 4.637 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 4.496 ; 4.496 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 4.301 ; 4.301 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 4.764 ; 4.764 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 4.706 ; 4.706 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 4.854 ; 4.854 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 4.469 ; 4.469 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 4.876 ; 4.876 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 4.850 ; 4.850 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 4.752 ; 4.752 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 4.975 ; 4.975 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.003 ; 3.003 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.003 ; 3.003 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 2.921 ; 2.932 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 2.664 ;       ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 2.932 ; 2.921 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;       ; 2.664 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.520 ; 6.520 ; 6.520 ; 6.520 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.520 ; 6.520 ; 6.520 ; 6.520 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -19.937   ; -13.589  ; 7.712    ; 10.996  ; -8.358              ;
;  Retrasar_entrada:inst3|q5_Entrada ; -4.910    ; 0.215    ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -2.454    ; 0.161    ; 7.712    ; 10.996  ; 7.852               ;
;  inst4|altpll_component|pll|clk[0] ; -19.937   ; 0.092    ; N/A      ; N/A     ; 3.888               ;
;  inst4|altpll_component|pll|clk[1] ; -19.465   ; 0.236    ; N/A      ; N/A     ; 8.888               ;
;  reloj_ADS9223:inst2|EA[0]         ; -14.958   ; -13.589  ; N/A      ; N/A     ; -8.358              ;
;  reloj_ADS9223:inst2|clkSig        ; -14.911   ; -2.337   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                    ; -2410.301 ; -140.944 ; 0.0      ; 0.0     ; -2509.126           ;
;  Retrasar_entrada:inst3|q5_Entrada ; -2103.746 ; 0.000    ; N/A      ; N/A     ; -2047.428           ;
;  ifclk                             ; -4.683    ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[0] ; -19.937   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -19.465   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  reloj_ADS9223:inst2|EA[0]         ; -132.242  ; -127.167 ; N/A      ; N/A     ; -461.698            ;
;  reloj_ADS9223:inst2|clkSig        ; -130.228  ; -13.777  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; 5.317  ; 5.317  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.721  ; 4.721  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.770  ; 4.770  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.050  ; 5.050  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.317  ; 5.317  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.792  ; 4.792  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; 5.156  ; 5.156  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.665  ; 4.665  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.858  ; 4.858  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.779  ; 4.779  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; 4.967  ; 4.967  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; 5.130  ; 5.130  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; 5.292  ; 5.292  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; 10.284 ; 10.284 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; 8.393  ; 8.393  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; 7.921  ; 7.921  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 7.482  ; 7.482  ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 4.915  ; 4.915  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; 5.932  ; 5.932  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[0]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.997 ; -1.997 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[1]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.052 ; -2.052 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[2]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.977 ; -1.977 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[3]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.141 ; -2.141 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[4]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[5]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.125 ; -2.125 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[6]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.915 ; -1.915 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[7]  ; Retrasar_entrada:inst3|q5_Entrada ; -2.110 ; -2.110 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[8]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.901 ; -1.901 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[9]  ; Retrasar_entrada:inst3|q5_Entrada ; -1.924 ; -1.924 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[10] ; Retrasar_entrada:inst3|q5_Entrada ; -2.217 ; -2.217 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
;  data_in[11] ; Retrasar_entrada:inst3|q5_Entrada ; -2.043 ; -2.043 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; ren          ; ifclk                             ; -2.769 ; -2.769 ; Rise       ; ifclk                             ;
; IO_E13       ; ifclk                             ; -4.068 ; -4.068 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; IO_E13       ; ifclk                             ; -4.230 ; -4.230 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; -2.220 ; -2.220 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|EA[0]         ; 6.350  ; 6.350  ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_E13       ; reloj_ADS9223:inst2|clkSig        ; -2.405 ; -2.405 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+--------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 9.875  ; 9.875  ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 6.259  ;        ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;        ; 6.259  ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 11.876 ; 11.876 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 11.874 ; 11.874 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 11.855 ; 11.855 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 11.876 ; 11.876 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 11.513 ; 11.513 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 11.773 ; 11.773 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 10.207 ; 10.207 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 10.946 ; 10.946 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 10.470 ; 10.470 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 10.954 ; 10.954 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 10.200 ; 10.200 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 11.126 ; 11.126 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 11.314 ; 11.314 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 11.543 ; 11.543 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 11.685 ; 11.685 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 10.774 ; 10.774 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 11.361 ; 11.361 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 19.878 ; 19.878 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 24.240 ; 24.240 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 8.626  ; 8.626  ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 6.161  ;        ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 12.988 ; 12.988 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;        ; 6.161  ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; IO_G16    ; Retrasar_entrada:inst3|q5_Entrada ; 4.653 ; 4.653 ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ; 2.824 ;       ; Rise       ; Retrasar_entrada:inst3|q5_Entrada ;
; IO_M2     ; Retrasar_entrada:inst3|q5_Entrada ;       ; 2.824 ; Fall       ; Retrasar_entrada:inst3|q5_Entrada ;
; fd[*]     ; ifclk                             ; 4.301 ; 4.301 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                             ; 4.873 ; 4.873 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                             ; 4.918 ; 4.918 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                             ; 4.968 ; 4.968 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                             ; 4.652 ; 4.652 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                             ; 4.558 ; 4.558 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                             ; 4.637 ; 4.637 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                             ; 4.496 ; 4.496 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                             ; 4.301 ; 4.301 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                             ; 4.764 ; 4.764 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                             ; 4.706 ; 4.706 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                             ; 4.854 ; 4.854 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                             ; 4.469 ; 4.469 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                             ; 4.876 ; 4.876 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                             ; 4.850 ; 4.850 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                             ; 4.752 ; 4.752 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                             ; 4.975 ; 4.975 ; Rise       ; ifclk                             ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.003 ; 3.003 ; Rise       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|EA[0]         ; 3.003 ; 3.003 ; Fall       ; reloj_ADS9223:inst2|EA[0]         ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 2.921 ; 2.932 ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ; 2.664 ;       ; Rise       ; reloj_ADS9223:inst2|clkSig        ;
; IO_C15    ; reloj_ADS9223:inst2|clkSig        ; 2.932 ; 2.921 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
; IO_D2     ; reloj_ADS9223:inst2|clkSig        ;       ; 2.664 ; Fall       ; reloj_ADS9223:inst2|clkSig        ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IO_E13     ; IO_C15      ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IO_E13     ; IO_C15      ; 6.520 ; 6.520 ; 6.520 ; 6.520 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[0] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[0] ; 139      ; 139      ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 138      ; 138      ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 0        ; 45       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 54       ; 54       ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|EA[0]         ; 2        ; 92       ; 2        ; 92       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|EA[0]         ; 110      ; 110      ; 110      ; 110      ;
; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 28       ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 7857     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[0] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[0] ; 139      ; 139      ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; inst4|altpll_component|pll|clk[1] ; 12       ; 65       ; 0        ; 0        ;
; reloj_ADS9223:inst2|EA[0]         ; inst4|altpll_component|pll|clk[1] ; 138      ; 138      ; 0        ; 0        ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 0        ; 45       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|clkSig        ; 0        ; 0        ; 54       ; 54       ;
; reloj_ADS9223:inst2|clkSig        ; reloj_ADS9223:inst2|EA[0]         ; 2        ; 92       ; 2        ; 92       ;
; reloj_ADS9223:inst2|EA[0]         ; reloj_ADS9223:inst2|EA[0]         ; 110      ; 110      ; 110      ; 110      ;
; ifclk                             ; Retrasar_entrada:inst3|q5_Entrada ; 28       ; 0        ; 0        ; 0        ;
; Retrasar_entrada:inst3|q5_Entrada ; Retrasar_entrada:inst3|q5_Entrada ; 7857     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 478   ; 478  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Jul 30 12:26:21 2012
Info: Command: quartus_sta daq_fpga_ads9223 -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|valClk[0]|combout" is a latch
    Warning (335094): Node "inst2|clkSig|combout" is a latch
    Warning (335094): Node "inst2|valClk[3]|combout" is a latch
    Warning (335094): Node "inst2|valClk[4]|combout" is a latch
    Warning (335094): Node "inst2|valClk[7]|combout" is a latch
    Warning (335094): Node "inst2|valClk[5]|combout" is a latch
    Warning (335094): Node "inst2|valClk[8]|combout" is a latch
    Warning (335094): Node "inst2|valClk[1]|combout" is a latch
    Warning (335094): Node "inst2|valClk[6]|combout" is a latch
    Warning (335094): Node "inst2|valClk[2]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Retrasar_entrada:inst3|q5_Entrada Retrasar_entrada:inst3|q5_Entrada
    Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2|clkSig reloj_ADS9223:inst2|clkSig
    Info (332105): create_clock -period 1.000 -name reloj_ADS9223:inst2|EA[0] reloj_ADS9223:inst2|EA[0]
Warning (332125): Found combinational loop of 37 nodes
    Warning (332126): Node "inst2|Add0~8|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|datac"
    Warning (332126): Node "inst2|cuenta[0]~1|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|datab"
    Warning (332126): Node "inst2|Add0~0|datab"
    Warning (332126): Node "inst2|Add0~0|cout"
    Warning (332126): Node "inst2|Add0~2|cin"
    Warning (332126): Node "inst2|Add0~2|cout"
    Warning (332126): Node "inst2|Add0~4|cin"
    Warning (332126): Node "inst2|Add0~4|cout"
    Warning (332126): Node "inst2|Add0~6|cin"
    Warning (332126): Node "inst2|Add0~6|cout"
    Warning (332126): Node "inst2|Add0~8|cin"
    Warning (332126): Node "inst2|Add0~6|combout"
    Warning (332126): Node "inst2|Add0~6|datab"
    Warning (332126): Node "inst2|LessThan0~5|datab"
    Warning (332126): Node "inst2|LessThan0~5|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|dataa"
    Warning (332126): Node "inst2|cuenta[1]~2|datab"
    Warning (332126): Node "inst2|cuenta[1]~2|combout"
    Warning (332126): Node "inst2|Add0~0|dataa"
    Warning (332126): Node "inst2|Add0~0|combout"
    Warning (332126): Node "inst2|cuenta[1]~2|datac"
    Warning (332126): Node "inst2|LessThan0~5|dataa"
    Warning (332126): Node "inst2|clkSig~1|dataa"
    Warning (332126): Node "inst2|clkSig~1|combout"
    Warning (332126): Node "inst2|Add0~2|dataa"
    Warning (332126): Node "inst2|Add0~2|combout"
    Warning (332126): Node "inst2|Add0~2|datab"
    Warning (332126): Node "inst2|LessThan0~5|datad"
    Warning (332126): Node "inst2|Add0~4|dataa"
    Warning (332126): Node "inst2|Add0~4|combout"
    Warning (332126): Node "inst2|Add0~4|datab"
    Warning (332126): Node "inst2|LessThan0~5|datac"
    Warning (332126): Node "inst2|Add0~6|dataa"
    Warning (332126): Node "inst2|cuenta[1]~2|dataa"
    Warning (332126): Node "inst2|clkSig~1|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst2|clkSig~1|datad  to: inst2|LessThan0~5|combout
    Info (332098): From: inst2|cuenta[0]~1|datad  to: inst2|clkSig~1|combout
    Info (332098): From: inst2|cuenta[1]~2|datad  to: inst2|clkSig~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.937       -19.937 inst4|altpll_component|pll|clk[0] 
    Info (332119):   -19.465       -19.465 inst4|altpll_component|pll|clk[1] 
    Info (332119):   -14.958      -132.242 reloj_ADS9223:inst2|EA[0] 
    Info (332119):   -14.911      -130.228 reloj_ADS9223:inst2|clkSig 
    Info (332119):    -4.910     -2103.746 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):    -2.454        -4.683 ifclk 
Info (332146): Worst-case hold slack is -13.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.589      -127.167 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -2.337       -13.777 reloj_ADS9223:inst2|clkSig 
    Info (332119):     0.092         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.612         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 7.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.712         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.586         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -8.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.358      -461.698 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -2.064     -2047.428 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.500         0.000 reloj_ADS9223:inst2|clkSig 
    Info (332119):     3.888         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 20 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_C15" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst2|clkSig~1|datad  to: inst2|LessThan0~5|combout
    Info (332098): From: inst2|cuenta[0]~1|datad  to: inst2|clkSig~1|combout
    Info (332098): From: inst2|cuenta[1]~2|datad  to: inst2|clkSig~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.962        -7.962 inst4|altpll_component|pll|clk[0] 
    Info (332119):    -7.797        -7.797 inst4|altpll_component|pll|clk[1] 
    Info (332119):    -4.935       -43.124 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -4.620       -40.074 reloj_ADS9223:inst2|clkSig 
    Info (332119):    -1.457      -564.994 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):    -0.824        -1.578 ifclk 
Info (332146): Worst-case hold slack is -5.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.336       -49.577 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -1.367        -9.573 reloj_ADS9223:inst2|clkSig 
    Info (332119):     0.161         0.000 ifclk 
    Info (332119):     0.215         0.000 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.236         0.000 inst4|altpll_component|pll|clk[1] 
    Info (332119):     0.367         0.000 inst4|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.207
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.207         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.996
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.996         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.581      -142.896 reloj_ADS9223:inst2|EA[0] 
    Info (332119):    -1.880     -1858.800 Retrasar_entrada:inst3|q5_Entrada 
    Info (332119):     0.500         0.000 reloj_ADS9223:inst2|clkSig 
    Info (332119):     3.999         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Mon Jul 30 12:26:50 2012
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:13


