// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Tue May 20 06:15:02 2025
// Host        : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s25csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,match_template,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "match_template,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_in_data_dout,
    img_in_data_empty_n,
    img_in_data_read,
    img_template_data_dout,
    img_template_data_empty_n,
    img_template_data_read,
    img_out_data_din,
    img_out_data_full_n,
    img_out_data_write,
    img_in_allocatedFlag,
    img_in_rows,
    img_in_cols,
    img_in_size,
    img_template_allocatedFlag,
    img_template_rows,
    img_template_cols,
    img_template_size,
    img_out_allocatedFlag,
    img_out_rows,
    img_out_cols,
    img_out_size);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 303000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 303000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_in_data RD_DATA" *) (* X_INTERFACE_MODE = "master" *) input [7:0]img_in_data_dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_in_data EMPTY_N" *) input img_in_data_empty_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_in_data RD_EN" *) output img_in_data_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_template_data RD_DATA" *) (* X_INTERFACE_MODE = "master" *) input [7:0]img_template_data_dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_template_data EMPTY_N" *) input img_template_data_empty_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_read:1.0 img_template_data RD_EN" *) output img_template_data_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 img_out_data WR_DATA" *) (* X_INTERFACE_MODE = "master" *) output [15:0]img_out_data_din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 img_out_data FULL_N" *) input img_out_data_full_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_fifo_write:1.0 img_out_data WR_EN" *) output img_out_data_write;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_in_allocatedFlag DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in_allocatedFlag, LAYERED_METADATA undef" *) input [7:0]img_in_allocatedFlag;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_in_rows DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in_rows, LAYERED_METADATA undef" *) input [31:0]img_in_rows;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_in_cols DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in_cols, LAYERED_METADATA undef" *) input [31:0]img_in_cols;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_in_size DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in_size, LAYERED_METADATA undef" *) input [31:0]img_in_size;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_template_allocatedFlag DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_template_allocatedFlag, LAYERED_METADATA undef" *) input [7:0]img_template_allocatedFlag;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_template_rows DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_template_rows, LAYERED_METADATA undef" *) input [31:0]img_template_rows;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_template_cols DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_template_cols, LAYERED_METADATA undef" *) input [31:0]img_template_cols;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_template_size DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_template_size, LAYERED_METADATA undef" *) input [31:0]img_template_size;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_out_allocatedFlag DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out_allocatedFlag, LAYERED_METADATA undef" *) input [7:0]img_out_allocatedFlag;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_out_rows DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out_rows, LAYERED_METADATA undef" *) input [31:0]img_out_rows;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_out_cols DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out_cols, LAYERED_METADATA undef" *) input [31:0]img_out_cols;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 img_out_size DATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out_size, LAYERED_METADATA undef" *) input [31:0]img_out_size;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_read;
  wire [15:0]img_out_data_din;
  wire img_out_data_full_n;
  wire img_out_data_write;
  wire [7:0]img_template_data_dout;
  wire img_template_data_empty_n;
  wire img_template_data_read;
  wire interrupt;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_pp0_stage10 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage16 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage17 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp0_stage18 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage19 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_pp0_stage20 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage21 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage22 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage23 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage24 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage25 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage26 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage27 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage28 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage29 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp0_stage30 = "100'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage31 = "100'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage32 = "100'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage33 = "100'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage34 = "100'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage35 = "100'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage36 = "100'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage37 = "100'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage38 = "100'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage39 = "100'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_pp0_stage40 = "100'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage41 = "100'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage42 = "100'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage43 = "100'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage44 = "100'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage45 = "100'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage46 = "100'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage47 = "100'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage48 = "100'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage49 = "100'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage5 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_pp0_stage50 = "100'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage51 = "100'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage52 = "100'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage53 = "100'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage54 = "100'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage55 = "100'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage56 = "100'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage57 = "100'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage58 = "100'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage59 = "100'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_pp0_stage60 = "100'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage61 = "100'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage62 = "100'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage63 = "100'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage64 = "100'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage65 = "100'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage66 = "100'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage67 = "100'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage68 = "100'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage69 = "100'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_pp0_stage70 = "100'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage71 = "100'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage72 = "100'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage73 = "100'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage74 = "100'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage75 = "100'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage76 = "100'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage77 = "100'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage78 = "100'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage79 = "100'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage80 = "100'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage81 = "100'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage82 = "100'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage83 = "100'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage84 = "100'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage85 = "100'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage86 = "100'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage87 = "100'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage88 = "100'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage89 = "100'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage90 = "100'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage91 = "100'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage92 = "100'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage93 = "100'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage94 = "100'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage95 = "100'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage96 = "100'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage97 = "100'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage98 = "100'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage99 = "100'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_allocatedFlag({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_in_cols({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_in_data_dout(img_in_data_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_read(img_in_data_read),
        .img_in_rows({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_in_size({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_out_allocatedFlag({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_out_cols({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_out_data_din(img_out_data_din),
        .img_out_data_full_n(img_out_data_full_n),
        .img_out_data_write(img_out_data_write),
        .img_out_rows({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_out_size({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_template_allocatedFlag({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_template_cols({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_template_data_dout(img_template_data_dout),
        .img_template_data_empty_n(img_template_data_empty_n),
        .img_template_data_read(img_template_data_read),
        .img_template_rows({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .img_template_size({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:10],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_pp0_stage1 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_pp0_stage10 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_pp0_stage11 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage13 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_pp0_stage14 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_pp0_stage16 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_pp0_stage17 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_pp0_stage18 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_pp0_stage19 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_pp0_stage20 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_pp0_stage21 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_pp0_stage22 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage23 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_pp0_stage24 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_pp0_stage25 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage26 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_pp0_stage27 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage28 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage29 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage3 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_pp0_stage30 = "100'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage31 = "100'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage32 = "100'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage33 = "100'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage34 = "100'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage35 = "100'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage36 = "100'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage37 = "100'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage38 = "100'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage39 = "100'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage4 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_pp0_stage40 = "100'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage41 = "100'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage42 = "100'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage43 = "100'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage44 = "100'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage45 = "100'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage46 = "100'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage47 = "100'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage48 = "100'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage49 = "100'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage5 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_pp0_stage50 = "100'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage51 = "100'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage52 = "100'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage53 = "100'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage54 = "100'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage55 = "100'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage56 = "100'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage57 = "100'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage58 = "100'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage59 = "100'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage6 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_pp0_stage60 = "100'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage61 = "100'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage62 = "100'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage63 = "100'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage64 = "100'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage65 = "100'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage66 = "100'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage67 = "100'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage68 = "100'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage69 = "100'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage7 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_pp0_stage70 = "100'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage71 = "100'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage72 = "100'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage73 = "100'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage74 = "100'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage75 = "100'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage76 = "100'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage77 = "100'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage78 = "100'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage79 = "100'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage8 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* ap_ST_fsm_pp0_stage80 = "100'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage81 = "100'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage82 = "100'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage83 = "100'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage84 = "100'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage85 = "100'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage86 = "100'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage87 = "100'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage88 = "100'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage89 = "100'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage9 = "100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_pp0_stage90 = "100'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage91 = "100'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage92 = "100'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage93 = "100'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage94 = "100'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage95 = "100'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage96 = "100'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage97 = "100'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage98 = "100'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage99 = "100'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template
   (ap_clk,
    ap_rst_n,
    img_in_data_dout,
    img_in_data_empty_n,
    img_in_data_read,
    img_template_data_dout,
    img_template_data_empty_n,
    img_template_data_read,
    img_out_data_din,
    img_out_data_full_n,
    img_out_data_write,
    img_in_allocatedFlag,
    img_in_rows,
    img_in_cols,
    img_in_size,
    img_template_allocatedFlag,
    img_template_rows,
    img_template_cols,
    img_template_size,
    img_out_allocatedFlag,
    img_out_rows,
    img_out_cols,
    img_out_size,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [7:0]img_in_data_dout;
  input img_in_data_empty_n;
  output img_in_data_read;
  input [7:0]img_template_data_dout;
  input img_template_data_empty_n;
  output img_template_data_read;
  output [15:0]img_out_data_din;
  input img_out_data_full_n;
  output img_out_data_write;
  input [7:0]img_in_allocatedFlag;
  input [31:0]img_in_rows;
  input [31:0]img_in_cols;
  input [31:0]img_in_size;
  input [7:0]img_template_allocatedFlag;
  input [31:0]img_template_rows;
  input [31:0]img_template_cols;
  input [31:0]img_template_size;
  input [7:0]img_out_allocatedFlag;
  input [31:0]img_out_rows;
  input [31:0]img_out_cols;
  input [31:0]img_out_size;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [13:0]add_ln13_fu_156_p2;
  wire [13:0]add_ln13_reg_3084;
  wire \add_ln13_reg_3084_reg[12]_i_1_n_0 ;
  wire \add_ln13_reg_3084_reg[12]_i_1_n_1 ;
  wire \add_ln13_reg_3084_reg[12]_i_1_n_2 ;
  wire \add_ln13_reg_3084_reg[12]_i_1_n_3 ;
  wire \add_ln13_reg_3084_reg[4]_i_1_n_0 ;
  wire \add_ln13_reg_3084_reg[4]_i_1_n_1 ;
  wire \add_ln13_reg_3084_reg[4]_i_1_n_2 ;
  wire \add_ln13_reg_3084_reg[4]_i_1_n_3 ;
  wire \add_ln13_reg_3084_reg[8]_i_1_n_0 ;
  wire \add_ln13_reg_3084_reg[8]_i_1_n_1 ;
  wire \add_ln13_reg_3084_reg[8]_i_1_n_2 ;
  wire \add_ln13_reg_3084_reg[8]_i_1_n_3 ;
  wire [20:0]add_ln28_10_fu_553_p2;
  wire [20:0]add_ln28_10_reg_3390;
  wire \add_ln28_10_reg_3390[11]_i_2_n_0 ;
  wire \add_ln28_10_reg_3390[11]_i_3_n_0 ;
  wire \add_ln28_10_reg_3390[11]_i_4_n_0 ;
  wire \add_ln28_10_reg_3390[11]_i_5_n_0 ;
  wire \add_ln28_10_reg_3390[15]_i_2_n_0 ;
  wire \add_ln28_10_reg_3390[15]_i_3_n_0 ;
  wire \add_ln28_10_reg_3390[15]_i_4_n_0 ;
  wire \add_ln28_10_reg_3390[15]_i_5_n_0 ;
  wire \add_ln28_10_reg_3390[19]_i_2_n_0 ;
  wire \add_ln28_10_reg_3390[19]_i_3_n_0 ;
  wire \add_ln28_10_reg_3390[19]_i_4_n_0 ;
  wire \add_ln28_10_reg_3390[19]_i_5_n_0 ;
  wire \add_ln28_10_reg_3390[19]_i_6_n_0 ;
  wire \add_ln28_10_reg_3390[3]_i_2_n_0 ;
  wire \add_ln28_10_reg_3390[3]_i_3_n_0 ;
  wire \add_ln28_10_reg_3390[3]_i_4_n_0 ;
  wire \add_ln28_10_reg_3390[3]_i_5_n_0 ;
  wire \add_ln28_10_reg_3390[7]_i_2_n_0 ;
  wire \add_ln28_10_reg_3390[7]_i_3_n_0 ;
  wire \add_ln28_10_reg_3390[7]_i_4_n_0 ;
  wire \add_ln28_10_reg_3390[7]_i_5_n_0 ;
  wire \add_ln28_10_reg_3390_reg[11]_i_1_n_0 ;
  wire \add_ln28_10_reg_3390_reg[11]_i_1_n_1 ;
  wire \add_ln28_10_reg_3390_reg[11]_i_1_n_2 ;
  wire \add_ln28_10_reg_3390_reg[11]_i_1_n_3 ;
  wire \add_ln28_10_reg_3390_reg[15]_i_1_n_0 ;
  wire \add_ln28_10_reg_3390_reg[15]_i_1_n_1 ;
  wire \add_ln28_10_reg_3390_reg[15]_i_1_n_2 ;
  wire \add_ln28_10_reg_3390_reg[15]_i_1_n_3 ;
  wire \add_ln28_10_reg_3390_reg[19]_i_1_n_0 ;
  wire \add_ln28_10_reg_3390_reg[19]_i_1_n_1 ;
  wire \add_ln28_10_reg_3390_reg[19]_i_1_n_2 ;
  wire \add_ln28_10_reg_3390_reg[19]_i_1_n_3 ;
  wire \add_ln28_10_reg_3390_reg[3]_i_1_n_0 ;
  wire \add_ln28_10_reg_3390_reg[3]_i_1_n_1 ;
  wire \add_ln28_10_reg_3390_reg[3]_i_1_n_2 ;
  wire \add_ln28_10_reg_3390_reg[3]_i_1_n_3 ;
  wire \add_ln28_10_reg_3390_reg[7]_i_1_n_0 ;
  wire \add_ln28_10_reg_3390_reg[7]_i_1_n_1 ;
  wire \add_ln28_10_reg_3390_reg[7]_i_1_n_2 ;
  wire \add_ln28_10_reg_3390_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_11_reg_3375;
  wire add_ln28_11_reg_33750;
  wire [18:0]add_ln28_12_reg_3417;
  wire add_ln28_12_reg_34170;
  wire [17:0]add_ln28_13_reg_3438;
  wire add_ln28_13_reg_34380;
  wire [18:0]add_ln28_14_reg_3480;
  wire add_ln28_14_reg_34800;
  wire [19:0]add_ln28_15_fu_694_p2;
  wire [19:0]add_ln28_15_reg_3502;
  wire \add_ln28_15_reg_3502[11]_i_2_n_0 ;
  wire \add_ln28_15_reg_3502[11]_i_3_n_0 ;
  wire \add_ln28_15_reg_3502[11]_i_4_n_0 ;
  wire \add_ln28_15_reg_3502[11]_i_5_n_0 ;
  wire \add_ln28_15_reg_3502[15]_i_2_n_0 ;
  wire \add_ln28_15_reg_3502[15]_i_3_n_0 ;
  wire \add_ln28_15_reg_3502[15]_i_4_n_0 ;
  wire \add_ln28_15_reg_3502[15]_i_5_n_0 ;
  wire \add_ln28_15_reg_3502[19]_i_3_n_0 ;
  wire \add_ln28_15_reg_3502[19]_i_4_n_0 ;
  wire \add_ln28_15_reg_3502[19]_i_5_n_0 ;
  wire \add_ln28_15_reg_3502[19]_i_6_n_0 ;
  wire \add_ln28_15_reg_3502[3]_i_2_n_0 ;
  wire \add_ln28_15_reg_3502[3]_i_3_n_0 ;
  wire \add_ln28_15_reg_3502[3]_i_4_n_0 ;
  wire \add_ln28_15_reg_3502[3]_i_5_n_0 ;
  wire \add_ln28_15_reg_3502[7]_i_2_n_0 ;
  wire \add_ln28_15_reg_3502[7]_i_3_n_0 ;
  wire \add_ln28_15_reg_3502[7]_i_4_n_0 ;
  wire \add_ln28_15_reg_3502[7]_i_5_n_0 ;
  wire \add_ln28_15_reg_3502_reg[11]_i_1_n_0 ;
  wire \add_ln28_15_reg_3502_reg[11]_i_1_n_1 ;
  wire \add_ln28_15_reg_3502_reg[11]_i_1_n_2 ;
  wire \add_ln28_15_reg_3502_reg[11]_i_1_n_3 ;
  wire \add_ln28_15_reg_3502_reg[15]_i_1_n_0 ;
  wire \add_ln28_15_reg_3502_reg[15]_i_1_n_1 ;
  wire \add_ln28_15_reg_3502_reg[15]_i_1_n_2 ;
  wire \add_ln28_15_reg_3502_reg[15]_i_1_n_3 ;
  wire \add_ln28_15_reg_3502_reg[19]_i_2_n_1 ;
  wire \add_ln28_15_reg_3502_reg[19]_i_2_n_2 ;
  wire \add_ln28_15_reg_3502_reg[19]_i_2_n_3 ;
  wire \add_ln28_15_reg_3502_reg[3]_i_1_n_0 ;
  wire \add_ln28_15_reg_3502_reg[3]_i_1_n_1 ;
  wire \add_ln28_15_reg_3502_reg[3]_i_1_n_2 ;
  wire \add_ln28_15_reg_3502_reg[3]_i_1_n_3 ;
  wire \add_ln28_15_reg_3502_reg[7]_i_1_n_0 ;
  wire \add_ln28_15_reg_3502_reg[7]_i_1_n_1 ;
  wire \add_ln28_15_reg_3502_reg[7]_i_1_n_2 ;
  wire \add_ln28_15_reg_3502_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_16_reg_3507;
  wire add_ln28_16_reg_35070;
  wire [18:0]add_ln28_17_reg_3549;
  wire add_ln28_17_reg_35490;
  wire [17:0]add_ln28_18_reg_3533;
  wire add_ln28_18_reg_35330;
  wire [17:0]add_ln28_19_reg_3565;
  wire add_ln28_19_reg_35650;
  wire [18:0]add_ln28_1_reg_3190;
  wire add_ln28_1_reg_31900;
  wire [18:0]add_ln28_20_fu_780_p2;
  wire [18:0]add_ln28_20_reg_3580;
  wire \add_ln28_20_reg_3580[11]_i_2_n_0 ;
  wire \add_ln28_20_reg_3580[11]_i_3_n_0 ;
  wire \add_ln28_20_reg_3580[11]_i_4_n_0 ;
  wire \add_ln28_20_reg_3580[11]_i_5_n_0 ;
  wire \add_ln28_20_reg_3580[15]_i_2_n_0 ;
  wire \add_ln28_20_reg_3580[15]_i_3_n_0 ;
  wire \add_ln28_20_reg_3580[15]_i_4_n_0 ;
  wire \add_ln28_20_reg_3580[15]_i_5_n_0 ;
  wire \add_ln28_20_reg_3580[18]_i_3_n_0 ;
  wire \add_ln28_20_reg_3580[18]_i_4_n_0 ;
  wire \add_ln28_20_reg_3580[18]_i_5_n_0 ;
  wire \add_ln28_20_reg_3580[3]_i_2_n_0 ;
  wire \add_ln28_20_reg_3580[3]_i_3_n_0 ;
  wire \add_ln28_20_reg_3580[3]_i_4_n_0 ;
  wire \add_ln28_20_reg_3580[3]_i_5_n_0 ;
  wire \add_ln28_20_reg_3580[7]_i_2_n_0 ;
  wire \add_ln28_20_reg_3580[7]_i_3_n_0 ;
  wire \add_ln28_20_reg_3580[7]_i_4_n_0 ;
  wire \add_ln28_20_reg_3580[7]_i_5_n_0 ;
  wire \add_ln28_20_reg_3580_reg[11]_i_1_n_0 ;
  wire \add_ln28_20_reg_3580_reg[11]_i_1_n_1 ;
  wire \add_ln28_20_reg_3580_reg[11]_i_1_n_2 ;
  wire \add_ln28_20_reg_3580_reg[11]_i_1_n_3 ;
  wire \add_ln28_20_reg_3580_reg[15]_i_1_n_0 ;
  wire \add_ln28_20_reg_3580_reg[15]_i_1_n_1 ;
  wire \add_ln28_20_reg_3580_reg[15]_i_1_n_2 ;
  wire \add_ln28_20_reg_3580_reg[15]_i_1_n_3 ;
  wire \add_ln28_20_reg_3580_reg[18]_i_2_n_2 ;
  wire \add_ln28_20_reg_3580_reg[18]_i_2_n_3 ;
  wire \add_ln28_20_reg_3580_reg[3]_i_1_n_0 ;
  wire \add_ln28_20_reg_3580_reg[3]_i_1_n_1 ;
  wire \add_ln28_20_reg_3580_reg[3]_i_1_n_2 ;
  wire \add_ln28_20_reg_3580_reg[3]_i_1_n_3 ;
  wire \add_ln28_20_reg_3580_reg[7]_i_1_n_0 ;
  wire \add_ln28_20_reg_3580_reg[7]_i_1_n_1 ;
  wire \add_ln28_20_reg_3580_reg[7]_i_1_n_2 ;
  wire \add_ln28_20_reg_3580_reg[7]_i_1_n_3 ;
  wire [19:0]add_ln28_21_fu_818_p2;
  wire [19:0]add_ln28_21_reg_3602;
  wire \add_ln28_21_reg_3602[11]_i_2_n_0 ;
  wire \add_ln28_21_reg_3602[11]_i_3_n_0 ;
  wire \add_ln28_21_reg_3602[11]_i_4_n_0 ;
  wire \add_ln28_21_reg_3602[11]_i_5_n_0 ;
  wire \add_ln28_21_reg_3602[15]_i_2_n_0 ;
  wire \add_ln28_21_reg_3602[15]_i_3_n_0 ;
  wire \add_ln28_21_reg_3602[15]_i_4_n_0 ;
  wire \add_ln28_21_reg_3602[15]_i_5_n_0 ;
  wire \add_ln28_21_reg_3602[19]_i_3_n_0 ;
  wire \add_ln28_21_reg_3602[19]_i_4_n_0 ;
  wire \add_ln28_21_reg_3602[19]_i_5_n_0 ;
  wire \add_ln28_21_reg_3602[19]_i_6_n_0 ;
  wire \add_ln28_21_reg_3602[3]_i_2_n_0 ;
  wire \add_ln28_21_reg_3602[3]_i_3_n_0 ;
  wire \add_ln28_21_reg_3602[3]_i_4_n_0 ;
  wire \add_ln28_21_reg_3602[3]_i_5_n_0 ;
  wire \add_ln28_21_reg_3602[7]_i_2_n_0 ;
  wire \add_ln28_21_reg_3602[7]_i_3_n_0 ;
  wire \add_ln28_21_reg_3602[7]_i_4_n_0 ;
  wire \add_ln28_21_reg_3602[7]_i_5_n_0 ;
  wire \add_ln28_21_reg_3602_reg[11]_i_1_n_0 ;
  wire \add_ln28_21_reg_3602_reg[11]_i_1_n_1 ;
  wire \add_ln28_21_reg_3602_reg[11]_i_1_n_2 ;
  wire \add_ln28_21_reg_3602_reg[11]_i_1_n_3 ;
  wire \add_ln28_21_reg_3602_reg[15]_i_1_n_0 ;
  wire \add_ln28_21_reg_3602_reg[15]_i_1_n_1 ;
  wire \add_ln28_21_reg_3602_reg[15]_i_1_n_2 ;
  wire \add_ln28_21_reg_3602_reg[15]_i_1_n_3 ;
  wire \add_ln28_21_reg_3602_reg[19]_i_2_n_1 ;
  wire \add_ln28_21_reg_3602_reg[19]_i_2_n_2 ;
  wire \add_ln28_21_reg_3602_reg[19]_i_2_n_3 ;
  wire \add_ln28_21_reg_3602_reg[3]_i_1_n_0 ;
  wire \add_ln28_21_reg_3602_reg[3]_i_1_n_1 ;
  wire \add_ln28_21_reg_3602_reg[3]_i_1_n_2 ;
  wire \add_ln28_21_reg_3602_reg[3]_i_1_n_3 ;
  wire \add_ln28_21_reg_3602_reg[7]_i_1_n_0 ;
  wire \add_ln28_21_reg_3602_reg[7]_i_1_n_1 ;
  wire \add_ln28_21_reg_3602_reg[7]_i_1_n_2 ;
  wire \add_ln28_21_reg_3602_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_22_fu_833_p2;
  wire [20:0]add_ln28_22_reg_3618;
  wire \add_ln28_22_reg_3618[11]_i_2_n_0 ;
  wire \add_ln28_22_reg_3618[11]_i_3_n_0 ;
  wire \add_ln28_22_reg_3618[11]_i_4_n_0 ;
  wire \add_ln28_22_reg_3618[11]_i_5_n_0 ;
  wire \add_ln28_22_reg_3618[15]_i_2_n_0 ;
  wire \add_ln28_22_reg_3618[15]_i_3_n_0 ;
  wire \add_ln28_22_reg_3618[15]_i_4_n_0 ;
  wire \add_ln28_22_reg_3618[15]_i_5_n_0 ;
  wire \add_ln28_22_reg_3618[19]_i_2_n_0 ;
  wire \add_ln28_22_reg_3618[19]_i_3_n_0 ;
  wire \add_ln28_22_reg_3618[19]_i_4_n_0 ;
  wire \add_ln28_22_reg_3618[19]_i_5_n_0 ;
  wire \add_ln28_22_reg_3618[19]_i_6_n_0 ;
  wire \add_ln28_22_reg_3618[3]_i_2_n_0 ;
  wire \add_ln28_22_reg_3618[3]_i_3_n_0 ;
  wire \add_ln28_22_reg_3618[3]_i_4_n_0 ;
  wire \add_ln28_22_reg_3618[3]_i_5_n_0 ;
  wire \add_ln28_22_reg_3618[7]_i_2_n_0 ;
  wire \add_ln28_22_reg_3618[7]_i_3_n_0 ;
  wire \add_ln28_22_reg_3618[7]_i_4_n_0 ;
  wire \add_ln28_22_reg_3618[7]_i_5_n_0 ;
  wire \add_ln28_22_reg_3618_reg[11]_i_1_n_0 ;
  wire \add_ln28_22_reg_3618_reg[11]_i_1_n_1 ;
  wire \add_ln28_22_reg_3618_reg[11]_i_1_n_2 ;
  wire \add_ln28_22_reg_3618_reg[11]_i_1_n_3 ;
  wire \add_ln28_22_reg_3618_reg[15]_i_1_n_0 ;
  wire \add_ln28_22_reg_3618_reg[15]_i_1_n_1 ;
  wire \add_ln28_22_reg_3618_reg[15]_i_1_n_2 ;
  wire \add_ln28_22_reg_3618_reg[15]_i_1_n_3 ;
  wire \add_ln28_22_reg_3618_reg[19]_i_1_n_0 ;
  wire \add_ln28_22_reg_3618_reg[19]_i_1_n_1 ;
  wire \add_ln28_22_reg_3618_reg[19]_i_1_n_2 ;
  wire \add_ln28_22_reg_3618_reg[19]_i_1_n_3 ;
  wire \add_ln28_22_reg_3618_reg[3]_i_1_n_0 ;
  wire \add_ln28_22_reg_3618_reg[3]_i_1_n_1 ;
  wire \add_ln28_22_reg_3618_reg[3]_i_1_n_2 ;
  wire \add_ln28_22_reg_3618_reg[3]_i_1_n_3 ;
  wire \add_ln28_22_reg_3618_reg[7]_i_1_n_0 ;
  wire \add_ln28_22_reg_3618_reg[7]_i_1_n_1 ;
  wire \add_ln28_22_reg_3618_reg[7]_i_1_n_2 ;
  wire \add_ln28_22_reg_3618_reg[7]_i_1_n_3 ;
  wire [21:0]add_ln28_23_fu_873_p2;
  wire [21:0]add_ln28_23_reg_3638;
  wire \add_ln28_23_reg_3638[11]_i_2_n_0 ;
  wire \add_ln28_23_reg_3638[11]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[11]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[11]_i_5_n_0 ;
  wire \add_ln28_23_reg_3638[15]_i_2_n_0 ;
  wire \add_ln28_23_reg_3638[15]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[15]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[15]_i_5_n_0 ;
  wire \add_ln28_23_reg_3638[19]_i_2_n_0 ;
  wire \add_ln28_23_reg_3638[19]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[19]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[19]_i_5_n_0 ;
  wire \add_ln28_23_reg_3638[21]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[21]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[3]_i_2_n_0 ;
  wire \add_ln28_23_reg_3638[3]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[3]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[3]_i_5_n_0 ;
  wire \add_ln28_23_reg_3638[7]_i_2_n_0 ;
  wire \add_ln28_23_reg_3638[7]_i_3_n_0 ;
  wire \add_ln28_23_reg_3638[7]_i_4_n_0 ;
  wire \add_ln28_23_reg_3638[7]_i_5_n_0 ;
  wire \add_ln28_23_reg_3638_reg[11]_i_1_n_0 ;
  wire \add_ln28_23_reg_3638_reg[11]_i_1_n_1 ;
  wire \add_ln28_23_reg_3638_reg[11]_i_1_n_2 ;
  wire \add_ln28_23_reg_3638_reg[11]_i_1_n_3 ;
  wire \add_ln28_23_reg_3638_reg[15]_i_1_n_0 ;
  wire \add_ln28_23_reg_3638_reg[15]_i_1_n_1 ;
  wire \add_ln28_23_reg_3638_reg[15]_i_1_n_2 ;
  wire \add_ln28_23_reg_3638_reg[15]_i_1_n_3 ;
  wire \add_ln28_23_reg_3638_reg[19]_i_1_n_0 ;
  wire \add_ln28_23_reg_3638_reg[19]_i_1_n_1 ;
  wire \add_ln28_23_reg_3638_reg[19]_i_1_n_2 ;
  wire \add_ln28_23_reg_3638_reg[19]_i_1_n_3 ;
  wire \add_ln28_23_reg_3638_reg[21]_i_2_n_3 ;
  wire \add_ln28_23_reg_3638_reg[3]_i_1_n_0 ;
  wire \add_ln28_23_reg_3638_reg[3]_i_1_n_1 ;
  wire \add_ln28_23_reg_3638_reg[3]_i_1_n_2 ;
  wire \add_ln28_23_reg_3638_reg[3]_i_1_n_3 ;
  wire \add_ln28_23_reg_3638_reg[7]_i_1_n_0 ;
  wire \add_ln28_23_reg_3638_reg[7]_i_1_n_1 ;
  wire \add_ln28_23_reg_3638_reg[7]_i_1_n_2 ;
  wire \add_ln28_23_reg_3638_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_24_reg_3623;
  wire add_ln28_24_reg_36230;
  wire [18:0]add_ln28_25_reg_3665;
  wire add_ln28_25_reg_36650;
  wire [17:0]add_ln28_26_reg_3681;
  wire add_ln28_26_reg_36810;
  wire [18:0]add_ln28_27_reg_3718;
  wire add_ln28_27_reg_37180;
  wire [19:0]add_ln28_28_fu_977_p2;
  wire [19:0]add_ln28_28_reg_3734;
  wire \add_ln28_28_reg_3734[11]_i_2_n_0 ;
  wire \add_ln28_28_reg_3734[11]_i_3_n_0 ;
  wire \add_ln28_28_reg_3734[11]_i_4_n_0 ;
  wire \add_ln28_28_reg_3734[11]_i_5_n_0 ;
  wire \add_ln28_28_reg_3734[15]_i_2_n_0 ;
  wire \add_ln28_28_reg_3734[15]_i_3_n_0 ;
  wire \add_ln28_28_reg_3734[15]_i_4_n_0 ;
  wire \add_ln28_28_reg_3734[15]_i_5_n_0 ;
  wire \add_ln28_28_reg_3734[19]_i_3_n_0 ;
  wire \add_ln28_28_reg_3734[19]_i_4_n_0 ;
  wire \add_ln28_28_reg_3734[19]_i_5_n_0 ;
  wire \add_ln28_28_reg_3734[19]_i_6_n_0 ;
  wire \add_ln28_28_reg_3734[3]_i_2_n_0 ;
  wire \add_ln28_28_reg_3734[3]_i_3_n_0 ;
  wire \add_ln28_28_reg_3734[3]_i_4_n_0 ;
  wire \add_ln28_28_reg_3734[3]_i_5_n_0 ;
  wire \add_ln28_28_reg_3734[7]_i_2_n_0 ;
  wire \add_ln28_28_reg_3734[7]_i_3_n_0 ;
  wire \add_ln28_28_reg_3734[7]_i_4_n_0 ;
  wire \add_ln28_28_reg_3734[7]_i_5_n_0 ;
  wire \add_ln28_28_reg_3734_reg[11]_i_1_n_0 ;
  wire \add_ln28_28_reg_3734_reg[11]_i_1_n_1 ;
  wire \add_ln28_28_reg_3734_reg[11]_i_1_n_2 ;
  wire \add_ln28_28_reg_3734_reg[11]_i_1_n_3 ;
  wire \add_ln28_28_reg_3734_reg[15]_i_1_n_0 ;
  wire \add_ln28_28_reg_3734_reg[15]_i_1_n_1 ;
  wire \add_ln28_28_reg_3734_reg[15]_i_1_n_2 ;
  wire \add_ln28_28_reg_3734_reg[15]_i_1_n_3 ;
  wire \add_ln28_28_reg_3734_reg[19]_i_2_n_1 ;
  wire \add_ln28_28_reg_3734_reg[19]_i_2_n_2 ;
  wire \add_ln28_28_reg_3734_reg[19]_i_2_n_3 ;
  wire \add_ln28_28_reg_3734_reg[3]_i_1_n_0 ;
  wire \add_ln28_28_reg_3734_reg[3]_i_1_n_1 ;
  wire \add_ln28_28_reg_3734_reg[3]_i_1_n_2 ;
  wire \add_ln28_28_reg_3734_reg[3]_i_1_n_3 ;
  wire \add_ln28_28_reg_3734_reg[7]_i_1_n_0 ;
  wire \add_ln28_28_reg_3734_reg[7]_i_1_n_1 ;
  wire \add_ln28_28_reg_3734_reg[7]_i_1_n_2 ;
  wire \add_ln28_28_reg_3734_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_29_reg_3739;
  wire add_ln28_29_reg_37390;
  wire [18:0]add_ln28_30_reg_3776;
  wire add_ln28_30_reg_37760;
  wire [17:0]add_ln28_31_reg_3792;
  wire add_ln28_31_reg_37920;
  wire [18:0]add_ln28_32_reg_3829;
  wire add_ln28_32_reg_38290;
  wire [19:0]add_ln28_33_fu_1109_p2;
  wire [19:0]add_ln28_33_reg_3845;
  wire \add_ln28_33_reg_3845[11]_i_2_n_0 ;
  wire \add_ln28_33_reg_3845[11]_i_3_n_0 ;
  wire \add_ln28_33_reg_3845[11]_i_4_n_0 ;
  wire \add_ln28_33_reg_3845[11]_i_5_n_0 ;
  wire \add_ln28_33_reg_3845[15]_i_2_n_0 ;
  wire \add_ln28_33_reg_3845[15]_i_3_n_0 ;
  wire \add_ln28_33_reg_3845[15]_i_4_n_0 ;
  wire \add_ln28_33_reg_3845[15]_i_5_n_0 ;
  wire \add_ln28_33_reg_3845[19]_i_3_n_0 ;
  wire \add_ln28_33_reg_3845[19]_i_4_n_0 ;
  wire \add_ln28_33_reg_3845[19]_i_5_n_0 ;
  wire \add_ln28_33_reg_3845[19]_i_6_n_0 ;
  wire \add_ln28_33_reg_3845[3]_i_2_n_0 ;
  wire \add_ln28_33_reg_3845[3]_i_3_n_0 ;
  wire \add_ln28_33_reg_3845[3]_i_4_n_0 ;
  wire \add_ln28_33_reg_3845[3]_i_5_n_0 ;
  wire \add_ln28_33_reg_3845[7]_i_2_n_0 ;
  wire \add_ln28_33_reg_3845[7]_i_3_n_0 ;
  wire \add_ln28_33_reg_3845[7]_i_4_n_0 ;
  wire \add_ln28_33_reg_3845[7]_i_5_n_0 ;
  wire \add_ln28_33_reg_3845_reg[11]_i_1_n_0 ;
  wire \add_ln28_33_reg_3845_reg[11]_i_1_n_1 ;
  wire \add_ln28_33_reg_3845_reg[11]_i_1_n_2 ;
  wire \add_ln28_33_reg_3845_reg[11]_i_1_n_3 ;
  wire \add_ln28_33_reg_3845_reg[15]_i_1_n_0 ;
  wire \add_ln28_33_reg_3845_reg[15]_i_1_n_1 ;
  wire \add_ln28_33_reg_3845_reg[15]_i_1_n_2 ;
  wire \add_ln28_33_reg_3845_reg[15]_i_1_n_3 ;
  wire \add_ln28_33_reg_3845_reg[19]_i_2_n_1 ;
  wire \add_ln28_33_reg_3845_reg[19]_i_2_n_2 ;
  wire \add_ln28_33_reg_3845_reg[19]_i_2_n_3 ;
  wire \add_ln28_33_reg_3845_reg[3]_i_1_n_0 ;
  wire \add_ln28_33_reg_3845_reg[3]_i_1_n_1 ;
  wire \add_ln28_33_reg_3845_reg[3]_i_1_n_2 ;
  wire \add_ln28_33_reg_3845_reg[3]_i_1_n_3 ;
  wire \add_ln28_33_reg_3845_reg[7]_i_1_n_0 ;
  wire \add_ln28_33_reg_3845_reg[7]_i_1_n_1 ;
  wire \add_ln28_33_reg_3845_reg[7]_i_1_n_2 ;
  wire \add_ln28_33_reg_3845_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_34_fu_1149_p2;
  wire [20:0]add_ln28_34_reg_3865;
  wire \add_ln28_34_reg_3865[11]_i_2_n_0 ;
  wire \add_ln28_34_reg_3865[11]_i_3_n_0 ;
  wire \add_ln28_34_reg_3865[11]_i_4_n_0 ;
  wire \add_ln28_34_reg_3865[11]_i_5_n_0 ;
  wire \add_ln28_34_reg_3865[15]_i_2_n_0 ;
  wire \add_ln28_34_reg_3865[15]_i_3_n_0 ;
  wire \add_ln28_34_reg_3865[15]_i_4_n_0 ;
  wire \add_ln28_34_reg_3865[15]_i_5_n_0 ;
  wire \add_ln28_34_reg_3865[19]_i_2_n_0 ;
  wire \add_ln28_34_reg_3865[19]_i_3_n_0 ;
  wire \add_ln28_34_reg_3865[19]_i_4_n_0 ;
  wire \add_ln28_34_reg_3865[19]_i_5_n_0 ;
  wire \add_ln28_34_reg_3865[19]_i_6_n_0 ;
  wire \add_ln28_34_reg_3865[3]_i_2_n_0 ;
  wire \add_ln28_34_reg_3865[3]_i_3_n_0 ;
  wire \add_ln28_34_reg_3865[3]_i_4_n_0 ;
  wire \add_ln28_34_reg_3865[3]_i_5_n_0 ;
  wire \add_ln28_34_reg_3865[7]_i_2_n_0 ;
  wire \add_ln28_34_reg_3865[7]_i_3_n_0 ;
  wire \add_ln28_34_reg_3865[7]_i_4_n_0 ;
  wire \add_ln28_34_reg_3865[7]_i_5_n_0 ;
  wire \add_ln28_34_reg_3865_reg[11]_i_1_n_0 ;
  wire \add_ln28_34_reg_3865_reg[11]_i_1_n_1 ;
  wire \add_ln28_34_reg_3865_reg[11]_i_1_n_2 ;
  wire \add_ln28_34_reg_3865_reg[11]_i_1_n_3 ;
  wire \add_ln28_34_reg_3865_reg[15]_i_1_n_0 ;
  wire \add_ln28_34_reg_3865_reg[15]_i_1_n_1 ;
  wire \add_ln28_34_reg_3865_reg[15]_i_1_n_2 ;
  wire \add_ln28_34_reg_3865_reg[15]_i_1_n_3 ;
  wire \add_ln28_34_reg_3865_reg[19]_i_1_n_0 ;
  wire \add_ln28_34_reg_3865_reg[19]_i_1_n_1 ;
  wire \add_ln28_34_reg_3865_reg[19]_i_1_n_2 ;
  wire \add_ln28_34_reg_3865_reg[19]_i_1_n_3 ;
  wire \add_ln28_34_reg_3865_reg[3]_i_1_n_0 ;
  wire \add_ln28_34_reg_3865_reg[3]_i_1_n_1 ;
  wire \add_ln28_34_reg_3865_reg[3]_i_1_n_2 ;
  wire \add_ln28_34_reg_3865_reg[3]_i_1_n_3 ;
  wire \add_ln28_34_reg_3865_reg[7]_i_1_n_0 ;
  wire \add_ln28_34_reg_3865_reg[7]_i_1_n_1 ;
  wire \add_ln28_34_reg_3865_reg[7]_i_1_n_2 ;
  wire \add_ln28_34_reg_3865_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_35_reg_3850;
  wire add_ln28_35_reg_38500;
  wire [18:0]add_ln28_36_reg_3892;
  wire add_ln28_36_reg_38920;
  wire [17:0]add_ln28_37_reg_3913;
  wire add_ln28_37_reg_39130;
  wire [18:0]add_ln28_38_reg_3955;
  wire add_ln28_38_reg_39550;
  wire [19:0]add_ln28_39_fu_1290_p2;
  wire [19:0]add_ln28_39_reg_3977;
  wire \add_ln28_39_reg_3977[11]_i_2_n_0 ;
  wire \add_ln28_39_reg_3977[11]_i_3_n_0 ;
  wire \add_ln28_39_reg_3977[11]_i_4_n_0 ;
  wire \add_ln28_39_reg_3977[11]_i_5_n_0 ;
  wire \add_ln28_39_reg_3977[15]_i_2_n_0 ;
  wire \add_ln28_39_reg_3977[15]_i_3_n_0 ;
  wire \add_ln28_39_reg_3977[15]_i_4_n_0 ;
  wire \add_ln28_39_reg_3977[15]_i_5_n_0 ;
  wire \add_ln28_39_reg_3977[19]_i_3_n_0 ;
  wire \add_ln28_39_reg_3977[19]_i_4_n_0 ;
  wire \add_ln28_39_reg_3977[19]_i_5_n_0 ;
  wire \add_ln28_39_reg_3977[19]_i_6_n_0 ;
  wire \add_ln28_39_reg_3977[3]_i_2_n_0 ;
  wire \add_ln28_39_reg_3977[3]_i_3_n_0 ;
  wire \add_ln28_39_reg_3977[3]_i_4_n_0 ;
  wire \add_ln28_39_reg_3977[3]_i_5_n_0 ;
  wire \add_ln28_39_reg_3977[7]_i_2_n_0 ;
  wire \add_ln28_39_reg_3977[7]_i_3_n_0 ;
  wire \add_ln28_39_reg_3977[7]_i_4_n_0 ;
  wire \add_ln28_39_reg_3977[7]_i_5_n_0 ;
  wire \add_ln28_39_reg_3977_reg[11]_i_1_n_0 ;
  wire \add_ln28_39_reg_3977_reg[11]_i_1_n_1 ;
  wire \add_ln28_39_reg_3977_reg[11]_i_1_n_2 ;
  wire \add_ln28_39_reg_3977_reg[11]_i_1_n_3 ;
  wire \add_ln28_39_reg_3977_reg[15]_i_1_n_0 ;
  wire \add_ln28_39_reg_3977_reg[15]_i_1_n_1 ;
  wire \add_ln28_39_reg_3977_reg[15]_i_1_n_2 ;
  wire \add_ln28_39_reg_3977_reg[15]_i_1_n_3 ;
  wire \add_ln28_39_reg_3977_reg[19]_i_2_n_1 ;
  wire \add_ln28_39_reg_3977_reg[19]_i_2_n_2 ;
  wire \add_ln28_39_reg_3977_reg[19]_i_2_n_3 ;
  wire \add_ln28_39_reg_3977_reg[3]_i_1_n_0 ;
  wire \add_ln28_39_reg_3977_reg[3]_i_1_n_1 ;
  wire \add_ln28_39_reg_3977_reg[3]_i_1_n_2 ;
  wire \add_ln28_39_reg_3977_reg[3]_i_1_n_3 ;
  wire \add_ln28_39_reg_3977_reg[7]_i_1_n_0 ;
  wire \add_ln28_39_reg_3977_reg[7]_i_1_n_1 ;
  wire \add_ln28_39_reg_3977_reg[7]_i_1_n_2 ;
  wire \add_ln28_39_reg_3977_reg[7]_i_1_n_3 ;
  wire [18:0]add_ln28_3_reg_3243;
  wire add_ln28_3_reg_32430;
  wire [17:0]add_ln28_40_reg_3982;
  wire add_ln28_40_reg_39820;
  wire [18:0]add_ln28_41_reg_4024;
  wire add_ln28_41_reg_40240;
  wire [17:0]add_ln28_42_reg_4008;
  wire add_ln28_42_reg_40080;
  wire [17:0]add_ln28_43_reg_4040;
  wire add_ln28_43_reg_40400;
  wire [18:0]add_ln28_44_fu_1376_p2;
  wire [18:0]add_ln28_44_reg_4055;
  wire \add_ln28_44_reg_4055[11]_i_2_n_0 ;
  wire \add_ln28_44_reg_4055[11]_i_3_n_0 ;
  wire \add_ln28_44_reg_4055[11]_i_4_n_0 ;
  wire \add_ln28_44_reg_4055[11]_i_5_n_0 ;
  wire \add_ln28_44_reg_4055[15]_i_2_n_0 ;
  wire \add_ln28_44_reg_4055[15]_i_3_n_0 ;
  wire \add_ln28_44_reg_4055[15]_i_4_n_0 ;
  wire \add_ln28_44_reg_4055[15]_i_5_n_0 ;
  wire \add_ln28_44_reg_4055[18]_i_3_n_0 ;
  wire \add_ln28_44_reg_4055[18]_i_4_n_0 ;
  wire \add_ln28_44_reg_4055[18]_i_5_n_0 ;
  wire \add_ln28_44_reg_4055[3]_i_2_n_0 ;
  wire \add_ln28_44_reg_4055[3]_i_3_n_0 ;
  wire \add_ln28_44_reg_4055[3]_i_4_n_0 ;
  wire \add_ln28_44_reg_4055[3]_i_5_n_0 ;
  wire \add_ln28_44_reg_4055[7]_i_2_n_0 ;
  wire \add_ln28_44_reg_4055[7]_i_3_n_0 ;
  wire \add_ln28_44_reg_4055[7]_i_4_n_0 ;
  wire \add_ln28_44_reg_4055[7]_i_5_n_0 ;
  wire \add_ln28_44_reg_4055_reg[11]_i_1_n_0 ;
  wire \add_ln28_44_reg_4055_reg[11]_i_1_n_1 ;
  wire \add_ln28_44_reg_4055_reg[11]_i_1_n_2 ;
  wire \add_ln28_44_reg_4055_reg[11]_i_1_n_3 ;
  wire \add_ln28_44_reg_4055_reg[15]_i_1_n_0 ;
  wire \add_ln28_44_reg_4055_reg[15]_i_1_n_1 ;
  wire \add_ln28_44_reg_4055_reg[15]_i_1_n_2 ;
  wire \add_ln28_44_reg_4055_reg[15]_i_1_n_3 ;
  wire \add_ln28_44_reg_4055_reg[18]_i_2_n_2 ;
  wire \add_ln28_44_reg_4055_reg[18]_i_2_n_3 ;
  wire \add_ln28_44_reg_4055_reg[3]_i_1_n_0 ;
  wire \add_ln28_44_reg_4055_reg[3]_i_1_n_1 ;
  wire \add_ln28_44_reg_4055_reg[3]_i_1_n_2 ;
  wire \add_ln28_44_reg_4055_reg[3]_i_1_n_3 ;
  wire \add_ln28_44_reg_4055_reg[7]_i_1_n_0 ;
  wire \add_ln28_44_reg_4055_reg[7]_i_1_n_1 ;
  wire \add_ln28_44_reg_4055_reg[7]_i_1_n_2 ;
  wire \add_ln28_44_reg_4055_reg[7]_i_1_n_3 ;
  wire [19:0]add_ln28_45_fu_1414_p2;
  wire [19:0]add_ln28_45_reg_4077;
  wire \add_ln28_45_reg_4077[11]_i_2_n_0 ;
  wire \add_ln28_45_reg_4077[11]_i_3_n_0 ;
  wire \add_ln28_45_reg_4077[11]_i_4_n_0 ;
  wire \add_ln28_45_reg_4077[11]_i_5_n_0 ;
  wire \add_ln28_45_reg_4077[15]_i_2_n_0 ;
  wire \add_ln28_45_reg_4077[15]_i_3_n_0 ;
  wire \add_ln28_45_reg_4077[15]_i_4_n_0 ;
  wire \add_ln28_45_reg_4077[15]_i_5_n_0 ;
  wire \add_ln28_45_reg_4077[19]_i_3_n_0 ;
  wire \add_ln28_45_reg_4077[19]_i_4_n_0 ;
  wire \add_ln28_45_reg_4077[19]_i_5_n_0 ;
  wire \add_ln28_45_reg_4077[19]_i_6_n_0 ;
  wire \add_ln28_45_reg_4077[3]_i_2_n_0 ;
  wire \add_ln28_45_reg_4077[3]_i_3_n_0 ;
  wire \add_ln28_45_reg_4077[3]_i_4_n_0 ;
  wire \add_ln28_45_reg_4077[3]_i_5_n_0 ;
  wire \add_ln28_45_reg_4077[7]_i_2_n_0 ;
  wire \add_ln28_45_reg_4077[7]_i_3_n_0 ;
  wire \add_ln28_45_reg_4077[7]_i_4_n_0 ;
  wire \add_ln28_45_reg_4077[7]_i_5_n_0 ;
  wire \add_ln28_45_reg_4077_reg[11]_i_1_n_0 ;
  wire \add_ln28_45_reg_4077_reg[11]_i_1_n_1 ;
  wire \add_ln28_45_reg_4077_reg[11]_i_1_n_2 ;
  wire \add_ln28_45_reg_4077_reg[11]_i_1_n_3 ;
  wire \add_ln28_45_reg_4077_reg[15]_i_1_n_0 ;
  wire \add_ln28_45_reg_4077_reg[15]_i_1_n_1 ;
  wire \add_ln28_45_reg_4077_reg[15]_i_1_n_2 ;
  wire \add_ln28_45_reg_4077_reg[15]_i_1_n_3 ;
  wire \add_ln28_45_reg_4077_reg[19]_i_2_n_1 ;
  wire \add_ln28_45_reg_4077_reg[19]_i_2_n_2 ;
  wire \add_ln28_45_reg_4077_reg[19]_i_2_n_3 ;
  wire \add_ln28_45_reg_4077_reg[3]_i_1_n_0 ;
  wire \add_ln28_45_reg_4077_reg[3]_i_1_n_1 ;
  wire \add_ln28_45_reg_4077_reg[3]_i_1_n_2 ;
  wire \add_ln28_45_reg_4077_reg[3]_i_1_n_3 ;
  wire \add_ln28_45_reg_4077_reg[7]_i_1_n_0 ;
  wire \add_ln28_45_reg_4077_reg[7]_i_1_n_1 ;
  wire \add_ln28_45_reg_4077_reg[7]_i_1_n_2 ;
  wire \add_ln28_45_reg_4077_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_46_fu_1429_p2;
  wire [20:0]add_ln28_46_reg_4093;
  wire \add_ln28_46_reg_4093[11]_i_2_n_0 ;
  wire \add_ln28_46_reg_4093[11]_i_3_n_0 ;
  wire \add_ln28_46_reg_4093[11]_i_4_n_0 ;
  wire \add_ln28_46_reg_4093[11]_i_5_n_0 ;
  wire \add_ln28_46_reg_4093[15]_i_2_n_0 ;
  wire \add_ln28_46_reg_4093[15]_i_3_n_0 ;
  wire \add_ln28_46_reg_4093[15]_i_4_n_0 ;
  wire \add_ln28_46_reg_4093[15]_i_5_n_0 ;
  wire \add_ln28_46_reg_4093[19]_i_2_n_0 ;
  wire \add_ln28_46_reg_4093[19]_i_3_n_0 ;
  wire \add_ln28_46_reg_4093[19]_i_4_n_0 ;
  wire \add_ln28_46_reg_4093[19]_i_5_n_0 ;
  wire \add_ln28_46_reg_4093[19]_i_6_n_0 ;
  wire \add_ln28_46_reg_4093[3]_i_2_n_0 ;
  wire \add_ln28_46_reg_4093[3]_i_3_n_0 ;
  wire \add_ln28_46_reg_4093[3]_i_4_n_0 ;
  wire \add_ln28_46_reg_4093[3]_i_5_n_0 ;
  wire \add_ln28_46_reg_4093[7]_i_2_n_0 ;
  wire \add_ln28_46_reg_4093[7]_i_3_n_0 ;
  wire \add_ln28_46_reg_4093[7]_i_4_n_0 ;
  wire \add_ln28_46_reg_4093[7]_i_5_n_0 ;
  wire \add_ln28_46_reg_4093_reg[11]_i_1_n_0 ;
  wire \add_ln28_46_reg_4093_reg[11]_i_1_n_1 ;
  wire \add_ln28_46_reg_4093_reg[11]_i_1_n_2 ;
  wire \add_ln28_46_reg_4093_reg[11]_i_1_n_3 ;
  wire \add_ln28_46_reg_4093_reg[15]_i_1_n_0 ;
  wire \add_ln28_46_reg_4093_reg[15]_i_1_n_1 ;
  wire \add_ln28_46_reg_4093_reg[15]_i_1_n_2 ;
  wire \add_ln28_46_reg_4093_reg[15]_i_1_n_3 ;
  wire \add_ln28_46_reg_4093_reg[19]_i_1_n_0 ;
  wire \add_ln28_46_reg_4093_reg[19]_i_1_n_1 ;
  wire \add_ln28_46_reg_4093_reg[19]_i_1_n_2 ;
  wire \add_ln28_46_reg_4093_reg[19]_i_1_n_3 ;
  wire \add_ln28_46_reg_4093_reg[3]_i_1_n_0 ;
  wire \add_ln28_46_reg_4093_reg[3]_i_1_n_1 ;
  wire \add_ln28_46_reg_4093_reg[3]_i_1_n_2 ;
  wire \add_ln28_46_reg_4093_reg[3]_i_1_n_3 ;
  wire \add_ln28_46_reg_4093_reg[7]_i_1_n_0 ;
  wire \add_ln28_46_reg_4093_reg[7]_i_1_n_1 ;
  wire \add_ln28_46_reg_4093_reg[7]_i_1_n_2 ;
  wire \add_ln28_46_reg_4093_reg[7]_i_1_n_3 ;
  wire [21:0]add_ln28_47_fu_1469_p2;
  wire [21:0]add_ln28_47_reg_4113;
  wire \add_ln28_47_reg_4113[11]_i_2_n_0 ;
  wire \add_ln28_47_reg_4113[11]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[11]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[11]_i_5_n_0 ;
  wire \add_ln28_47_reg_4113[15]_i_2_n_0 ;
  wire \add_ln28_47_reg_4113[15]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[15]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[15]_i_5_n_0 ;
  wire \add_ln28_47_reg_4113[19]_i_2_n_0 ;
  wire \add_ln28_47_reg_4113[19]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[19]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[19]_i_5_n_0 ;
  wire \add_ln28_47_reg_4113[21]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[21]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[3]_i_2_n_0 ;
  wire \add_ln28_47_reg_4113[3]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[3]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[3]_i_5_n_0 ;
  wire \add_ln28_47_reg_4113[7]_i_2_n_0 ;
  wire \add_ln28_47_reg_4113[7]_i_3_n_0 ;
  wire \add_ln28_47_reg_4113[7]_i_4_n_0 ;
  wire \add_ln28_47_reg_4113[7]_i_5_n_0 ;
  wire \add_ln28_47_reg_4113_reg[11]_i_1_n_0 ;
  wire \add_ln28_47_reg_4113_reg[11]_i_1_n_1 ;
  wire \add_ln28_47_reg_4113_reg[11]_i_1_n_2 ;
  wire \add_ln28_47_reg_4113_reg[11]_i_1_n_3 ;
  wire \add_ln28_47_reg_4113_reg[15]_i_1_n_0 ;
  wire \add_ln28_47_reg_4113_reg[15]_i_1_n_1 ;
  wire \add_ln28_47_reg_4113_reg[15]_i_1_n_2 ;
  wire \add_ln28_47_reg_4113_reg[15]_i_1_n_3 ;
  wire \add_ln28_47_reg_4113_reg[19]_i_1_n_0 ;
  wire \add_ln28_47_reg_4113_reg[19]_i_1_n_1 ;
  wire \add_ln28_47_reg_4113_reg[19]_i_1_n_2 ;
  wire \add_ln28_47_reg_4113_reg[19]_i_1_n_3 ;
  wire \add_ln28_47_reg_4113_reg[21]_i_2_n_3 ;
  wire \add_ln28_47_reg_4113_reg[3]_i_1_n_0 ;
  wire \add_ln28_47_reg_4113_reg[3]_i_1_n_1 ;
  wire \add_ln28_47_reg_4113_reg[3]_i_1_n_2 ;
  wire \add_ln28_47_reg_4113_reg[3]_i_1_n_3 ;
  wire \add_ln28_47_reg_4113_reg[7]_i_1_n_0 ;
  wire \add_ln28_47_reg_4113_reg[7]_i_1_n_1 ;
  wire \add_ln28_47_reg_4113_reg[7]_i_1_n_2 ;
  wire \add_ln28_47_reg_4113_reg[7]_i_1_n_3 ;
  wire [22:0]add_ln28_48_fu_1510_p2;
  wire [22:0]add_ln28_48_reg_4140;
  wire \add_ln28_48_reg_4140[11]_i_2_n_0 ;
  wire \add_ln28_48_reg_4140[11]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[11]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[11]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140[15]_i_2_n_0 ;
  wire \add_ln28_48_reg_4140[15]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[15]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[15]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140[19]_i_2_n_0 ;
  wire \add_ln28_48_reg_4140[19]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[19]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[19]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140[22]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[22]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[22]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140[3]_i_2_n_0 ;
  wire \add_ln28_48_reg_4140[3]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[3]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[3]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140[7]_i_2_n_0 ;
  wire \add_ln28_48_reg_4140[7]_i_3_n_0 ;
  wire \add_ln28_48_reg_4140[7]_i_4_n_0 ;
  wire \add_ln28_48_reg_4140[7]_i_5_n_0 ;
  wire \add_ln28_48_reg_4140_reg[11]_i_1_n_0 ;
  wire \add_ln28_48_reg_4140_reg[11]_i_1_n_1 ;
  wire \add_ln28_48_reg_4140_reg[11]_i_1_n_2 ;
  wire \add_ln28_48_reg_4140_reg[11]_i_1_n_3 ;
  wire \add_ln28_48_reg_4140_reg[15]_i_1_n_0 ;
  wire \add_ln28_48_reg_4140_reg[15]_i_1_n_1 ;
  wire \add_ln28_48_reg_4140_reg[15]_i_1_n_2 ;
  wire \add_ln28_48_reg_4140_reg[15]_i_1_n_3 ;
  wire \add_ln28_48_reg_4140_reg[19]_i_1_n_0 ;
  wire \add_ln28_48_reg_4140_reg[19]_i_1_n_1 ;
  wire \add_ln28_48_reg_4140_reg[19]_i_1_n_2 ;
  wire \add_ln28_48_reg_4140_reg[19]_i_1_n_3 ;
  wire \add_ln28_48_reg_4140_reg[22]_i_2_n_2 ;
  wire \add_ln28_48_reg_4140_reg[22]_i_2_n_3 ;
  wire \add_ln28_48_reg_4140_reg[3]_i_1_n_0 ;
  wire \add_ln28_48_reg_4140_reg[3]_i_1_n_1 ;
  wire \add_ln28_48_reg_4140_reg[3]_i_1_n_2 ;
  wire \add_ln28_48_reg_4140_reg[3]_i_1_n_3 ;
  wire \add_ln28_48_reg_4140_reg[7]_i_1_n_0 ;
  wire \add_ln28_48_reg_4140_reg[7]_i_1_n_1 ;
  wire \add_ln28_48_reg_4140_reg[7]_i_1_n_2 ;
  wire \add_ln28_48_reg_4140_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_49_reg_4098;
  wire add_ln28_49_reg_40980;
  wire [19:0]add_ln28_4_fu_381_p2;
  wire [19:0]add_ln28_4_reg_3259;
  wire \add_ln28_4_reg_3259[11]_i_2_n_0 ;
  wire \add_ln28_4_reg_3259[11]_i_3_n_0 ;
  wire \add_ln28_4_reg_3259[11]_i_4_n_0 ;
  wire \add_ln28_4_reg_3259[11]_i_5_n_0 ;
  wire \add_ln28_4_reg_3259[15]_i_2_n_0 ;
  wire \add_ln28_4_reg_3259[15]_i_3_n_0 ;
  wire \add_ln28_4_reg_3259[15]_i_4_n_0 ;
  wire \add_ln28_4_reg_3259[15]_i_5_n_0 ;
  wire \add_ln28_4_reg_3259[19]_i_3_n_0 ;
  wire \add_ln28_4_reg_3259[19]_i_4_n_0 ;
  wire \add_ln28_4_reg_3259[19]_i_5_n_0 ;
  wire \add_ln28_4_reg_3259[19]_i_6_n_0 ;
  wire \add_ln28_4_reg_3259[3]_i_2_n_0 ;
  wire \add_ln28_4_reg_3259[3]_i_3_n_0 ;
  wire \add_ln28_4_reg_3259[3]_i_4_n_0 ;
  wire \add_ln28_4_reg_3259[3]_i_5_n_0 ;
  wire \add_ln28_4_reg_3259[7]_i_2_n_0 ;
  wire \add_ln28_4_reg_3259[7]_i_3_n_0 ;
  wire \add_ln28_4_reg_3259[7]_i_4_n_0 ;
  wire \add_ln28_4_reg_3259[7]_i_5_n_0 ;
  wire \add_ln28_4_reg_3259_reg[11]_i_1_n_0 ;
  wire \add_ln28_4_reg_3259_reg[11]_i_1_n_1 ;
  wire \add_ln28_4_reg_3259_reg[11]_i_1_n_2 ;
  wire \add_ln28_4_reg_3259_reg[11]_i_1_n_3 ;
  wire \add_ln28_4_reg_3259_reg[15]_i_1_n_0 ;
  wire \add_ln28_4_reg_3259_reg[15]_i_1_n_1 ;
  wire \add_ln28_4_reg_3259_reg[15]_i_1_n_2 ;
  wire \add_ln28_4_reg_3259_reg[15]_i_1_n_3 ;
  wire \add_ln28_4_reg_3259_reg[19]_i_2_n_1 ;
  wire \add_ln28_4_reg_3259_reg[19]_i_2_n_2 ;
  wire \add_ln28_4_reg_3259_reg[19]_i_2_n_3 ;
  wire \add_ln28_4_reg_3259_reg[3]_i_1_n_0 ;
  wire \add_ln28_4_reg_3259_reg[3]_i_1_n_1 ;
  wire \add_ln28_4_reg_3259_reg[3]_i_1_n_2 ;
  wire \add_ln28_4_reg_3259_reg[3]_i_1_n_3 ;
  wire \add_ln28_4_reg_3259_reg[7]_i_1_n_0 ;
  wire \add_ln28_4_reg_3259_reg[7]_i_1_n_1 ;
  wire \add_ln28_4_reg_3259_reg[7]_i_1_n_2 ;
  wire \add_ln28_4_reg_3259_reg[7]_i_1_n_3 ;
  wire [18:0]add_ln28_50_reg_4145;
  wire add_ln28_50_reg_41450;
  wire [17:0]add_ln28_51_reg_4161;
  wire add_ln28_51_reg_41610;
  wire [18:0]add_ln28_52_reg_4198;
  wire add_ln28_52_reg_41980;
  wire [19:0]add_ln28_53_fu_1585_p2;
  wire [19:0]add_ln28_53_reg_4214;
  wire \add_ln28_53_reg_4214[11]_i_2_n_0 ;
  wire \add_ln28_53_reg_4214[11]_i_3_n_0 ;
  wire \add_ln28_53_reg_4214[11]_i_4_n_0 ;
  wire \add_ln28_53_reg_4214[11]_i_5_n_0 ;
  wire \add_ln28_53_reg_4214[15]_i_2_n_0 ;
  wire \add_ln28_53_reg_4214[15]_i_3_n_0 ;
  wire \add_ln28_53_reg_4214[15]_i_4_n_0 ;
  wire \add_ln28_53_reg_4214[15]_i_5_n_0 ;
  wire \add_ln28_53_reg_4214[19]_i_3_n_0 ;
  wire \add_ln28_53_reg_4214[19]_i_4_n_0 ;
  wire \add_ln28_53_reg_4214[19]_i_5_n_0 ;
  wire \add_ln28_53_reg_4214[19]_i_6_n_0 ;
  wire \add_ln28_53_reg_4214[3]_i_2_n_0 ;
  wire \add_ln28_53_reg_4214[3]_i_3_n_0 ;
  wire \add_ln28_53_reg_4214[3]_i_4_n_0 ;
  wire \add_ln28_53_reg_4214[3]_i_5_n_0 ;
  wire \add_ln28_53_reg_4214[7]_i_2_n_0 ;
  wire \add_ln28_53_reg_4214[7]_i_3_n_0 ;
  wire \add_ln28_53_reg_4214[7]_i_4_n_0 ;
  wire \add_ln28_53_reg_4214[7]_i_5_n_0 ;
  wire \add_ln28_53_reg_4214_reg[11]_i_1_n_0 ;
  wire \add_ln28_53_reg_4214_reg[11]_i_1_n_1 ;
  wire \add_ln28_53_reg_4214_reg[11]_i_1_n_2 ;
  wire \add_ln28_53_reg_4214_reg[11]_i_1_n_3 ;
  wire \add_ln28_53_reg_4214_reg[15]_i_1_n_0 ;
  wire \add_ln28_53_reg_4214_reg[15]_i_1_n_1 ;
  wire \add_ln28_53_reg_4214_reg[15]_i_1_n_2 ;
  wire \add_ln28_53_reg_4214_reg[15]_i_1_n_3 ;
  wire \add_ln28_53_reg_4214_reg[19]_i_2_n_1 ;
  wire \add_ln28_53_reg_4214_reg[19]_i_2_n_2 ;
  wire \add_ln28_53_reg_4214_reg[19]_i_2_n_3 ;
  wire \add_ln28_53_reg_4214_reg[3]_i_1_n_0 ;
  wire \add_ln28_53_reg_4214_reg[3]_i_1_n_1 ;
  wire \add_ln28_53_reg_4214_reg[3]_i_1_n_2 ;
  wire \add_ln28_53_reg_4214_reg[3]_i_1_n_3 ;
  wire \add_ln28_53_reg_4214_reg[7]_i_1_n_0 ;
  wire \add_ln28_53_reg_4214_reg[7]_i_1_n_1 ;
  wire \add_ln28_53_reg_4214_reg[7]_i_1_n_2 ;
  wire \add_ln28_53_reg_4214_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_54_reg_4219;
  wire add_ln28_54_reg_42190;
  wire [18:0]add_ln28_55_reg_4256;
  wire add_ln28_55_reg_42560;
  wire [17:0]add_ln28_56_reg_4272;
  wire add_ln28_56_reg_42720;
  wire [18:0]add_ln28_57_reg_4309;
  wire add_ln28_57_reg_43090;
  wire [19:0]add_ln28_58_fu_1717_p2;
  wire [19:0]add_ln28_58_reg_4325;
  wire \add_ln28_58_reg_4325[11]_i_2_n_0 ;
  wire \add_ln28_58_reg_4325[11]_i_3_n_0 ;
  wire \add_ln28_58_reg_4325[11]_i_4_n_0 ;
  wire \add_ln28_58_reg_4325[11]_i_5_n_0 ;
  wire \add_ln28_58_reg_4325[15]_i_2_n_0 ;
  wire \add_ln28_58_reg_4325[15]_i_3_n_0 ;
  wire \add_ln28_58_reg_4325[15]_i_4_n_0 ;
  wire \add_ln28_58_reg_4325[15]_i_5_n_0 ;
  wire \add_ln28_58_reg_4325[19]_i_3_n_0 ;
  wire \add_ln28_58_reg_4325[19]_i_4_n_0 ;
  wire \add_ln28_58_reg_4325[19]_i_5_n_0 ;
  wire \add_ln28_58_reg_4325[19]_i_6_n_0 ;
  wire \add_ln28_58_reg_4325[3]_i_2_n_0 ;
  wire \add_ln28_58_reg_4325[3]_i_3_n_0 ;
  wire \add_ln28_58_reg_4325[3]_i_4_n_0 ;
  wire \add_ln28_58_reg_4325[3]_i_5_n_0 ;
  wire \add_ln28_58_reg_4325[7]_i_2_n_0 ;
  wire \add_ln28_58_reg_4325[7]_i_3_n_0 ;
  wire \add_ln28_58_reg_4325[7]_i_4_n_0 ;
  wire \add_ln28_58_reg_4325[7]_i_5_n_0 ;
  wire \add_ln28_58_reg_4325_reg[11]_i_1_n_0 ;
  wire \add_ln28_58_reg_4325_reg[11]_i_1_n_1 ;
  wire \add_ln28_58_reg_4325_reg[11]_i_1_n_2 ;
  wire \add_ln28_58_reg_4325_reg[11]_i_1_n_3 ;
  wire \add_ln28_58_reg_4325_reg[15]_i_1_n_0 ;
  wire \add_ln28_58_reg_4325_reg[15]_i_1_n_1 ;
  wire \add_ln28_58_reg_4325_reg[15]_i_1_n_2 ;
  wire \add_ln28_58_reg_4325_reg[15]_i_1_n_3 ;
  wire \add_ln28_58_reg_4325_reg[19]_i_2_n_1 ;
  wire \add_ln28_58_reg_4325_reg[19]_i_2_n_2 ;
  wire \add_ln28_58_reg_4325_reg[19]_i_2_n_3 ;
  wire \add_ln28_58_reg_4325_reg[3]_i_1_n_0 ;
  wire \add_ln28_58_reg_4325_reg[3]_i_1_n_1 ;
  wire \add_ln28_58_reg_4325_reg[3]_i_1_n_2 ;
  wire \add_ln28_58_reg_4325_reg[3]_i_1_n_3 ;
  wire \add_ln28_58_reg_4325_reg[7]_i_1_n_0 ;
  wire \add_ln28_58_reg_4325_reg[7]_i_1_n_1 ;
  wire \add_ln28_58_reg_4325_reg[7]_i_1_n_2 ;
  wire \add_ln28_58_reg_4325_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_59_fu_1757_p2;
  wire [20:0]add_ln28_59_reg_4345;
  wire \add_ln28_59_reg_4345[11]_i_2_n_0 ;
  wire \add_ln28_59_reg_4345[11]_i_3_n_0 ;
  wire \add_ln28_59_reg_4345[11]_i_4_n_0 ;
  wire \add_ln28_59_reg_4345[11]_i_5_n_0 ;
  wire \add_ln28_59_reg_4345[15]_i_2_n_0 ;
  wire \add_ln28_59_reg_4345[15]_i_3_n_0 ;
  wire \add_ln28_59_reg_4345[15]_i_4_n_0 ;
  wire \add_ln28_59_reg_4345[15]_i_5_n_0 ;
  wire \add_ln28_59_reg_4345[19]_i_2_n_0 ;
  wire \add_ln28_59_reg_4345[19]_i_3_n_0 ;
  wire \add_ln28_59_reg_4345[19]_i_4_n_0 ;
  wire \add_ln28_59_reg_4345[19]_i_5_n_0 ;
  wire \add_ln28_59_reg_4345[19]_i_6_n_0 ;
  wire \add_ln28_59_reg_4345[3]_i_2_n_0 ;
  wire \add_ln28_59_reg_4345[3]_i_3_n_0 ;
  wire \add_ln28_59_reg_4345[3]_i_4_n_0 ;
  wire \add_ln28_59_reg_4345[3]_i_5_n_0 ;
  wire \add_ln28_59_reg_4345[7]_i_2_n_0 ;
  wire \add_ln28_59_reg_4345[7]_i_3_n_0 ;
  wire \add_ln28_59_reg_4345[7]_i_4_n_0 ;
  wire \add_ln28_59_reg_4345[7]_i_5_n_0 ;
  wire \add_ln28_59_reg_4345_reg[11]_i_1_n_0 ;
  wire \add_ln28_59_reg_4345_reg[11]_i_1_n_1 ;
  wire \add_ln28_59_reg_4345_reg[11]_i_1_n_2 ;
  wire \add_ln28_59_reg_4345_reg[11]_i_1_n_3 ;
  wire \add_ln28_59_reg_4345_reg[15]_i_1_n_0 ;
  wire \add_ln28_59_reg_4345_reg[15]_i_1_n_1 ;
  wire \add_ln28_59_reg_4345_reg[15]_i_1_n_2 ;
  wire \add_ln28_59_reg_4345_reg[15]_i_1_n_3 ;
  wire \add_ln28_59_reg_4345_reg[19]_i_1_n_0 ;
  wire \add_ln28_59_reg_4345_reg[19]_i_1_n_1 ;
  wire \add_ln28_59_reg_4345_reg[19]_i_1_n_2 ;
  wire \add_ln28_59_reg_4345_reg[19]_i_1_n_3 ;
  wire \add_ln28_59_reg_4345_reg[3]_i_1_n_0 ;
  wire \add_ln28_59_reg_4345_reg[3]_i_1_n_1 ;
  wire \add_ln28_59_reg_4345_reg[3]_i_1_n_2 ;
  wire \add_ln28_59_reg_4345_reg[3]_i_1_n_3 ;
  wire \add_ln28_59_reg_4345_reg[7]_i_1_n_0 ;
  wire \add_ln28_59_reg_4345_reg[7]_i_1_n_1 ;
  wire \add_ln28_59_reg_4345_reg[7]_i_1_n_2 ;
  wire \add_ln28_59_reg_4345_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_60_reg_4330;
  wire add_ln28_60_reg_43300;
  wire [18:0]add_ln28_61_reg_4372;
  wire add_ln28_61_reg_43720;
  wire [17:0]add_ln28_62_reg_4393;
  wire add_ln28_62_reg_43930;
  wire [18:0]add_ln28_63_reg_4435;
  wire add_ln28_63_reg_44350;
  wire [19:0]add_ln28_64_fu_1898_p2;
  wire [19:0]add_ln28_64_reg_4457;
  wire \add_ln28_64_reg_4457[11]_i_2_n_0 ;
  wire \add_ln28_64_reg_4457[11]_i_3_n_0 ;
  wire \add_ln28_64_reg_4457[11]_i_4_n_0 ;
  wire \add_ln28_64_reg_4457[11]_i_5_n_0 ;
  wire \add_ln28_64_reg_4457[15]_i_2_n_0 ;
  wire \add_ln28_64_reg_4457[15]_i_3_n_0 ;
  wire \add_ln28_64_reg_4457[15]_i_4_n_0 ;
  wire \add_ln28_64_reg_4457[15]_i_5_n_0 ;
  wire \add_ln28_64_reg_4457[19]_i_3_n_0 ;
  wire \add_ln28_64_reg_4457[19]_i_4_n_0 ;
  wire \add_ln28_64_reg_4457[19]_i_5_n_0 ;
  wire \add_ln28_64_reg_4457[19]_i_6_n_0 ;
  wire \add_ln28_64_reg_4457[3]_i_2_n_0 ;
  wire \add_ln28_64_reg_4457[3]_i_3_n_0 ;
  wire \add_ln28_64_reg_4457[3]_i_4_n_0 ;
  wire \add_ln28_64_reg_4457[3]_i_5_n_0 ;
  wire \add_ln28_64_reg_4457[7]_i_2_n_0 ;
  wire \add_ln28_64_reg_4457[7]_i_3_n_0 ;
  wire \add_ln28_64_reg_4457[7]_i_4_n_0 ;
  wire \add_ln28_64_reg_4457[7]_i_5_n_0 ;
  wire \add_ln28_64_reg_4457_reg[11]_i_1_n_0 ;
  wire \add_ln28_64_reg_4457_reg[11]_i_1_n_1 ;
  wire \add_ln28_64_reg_4457_reg[11]_i_1_n_2 ;
  wire \add_ln28_64_reg_4457_reg[11]_i_1_n_3 ;
  wire \add_ln28_64_reg_4457_reg[15]_i_1_n_0 ;
  wire \add_ln28_64_reg_4457_reg[15]_i_1_n_1 ;
  wire \add_ln28_64_reg_4457_reg[15]_i_1_n_2 ;
  wire \add_ln28_64_reg_4457_reg[15]_i_1_n_3 ;
  wire \add_ln28_64_reg_4457_reg[19]_i_2_n_1 ;
  wire \add_ln28_64_reg_4457_reg[19]_i_2_n_2 ;
  wire \add_ln28_64_reg_4457_reg[19]_i_2_n_3 ;
  wire \add_ln28_64_reg_4457_reg[3]_i_1_n_0 ;
  wire \add_ln28_64_reg_4457_reg[3]_i_1_n_1 ;
  wire \add_ln28_64_reg_4457_reg[3]_i_1_n_2 ;
  wire \add_ln28_64_reg_4457_reg[3]_i_1_n_3 ;
  wire \add_ln28_64_reg_4457_reg[7]_i_1_n_0 ;
  wire \add_ln28_64_reg_4457_reg[7]_i_1_n_1 ;
  wire \add_ln28_64_reg_4457_reg[7]_i_1_n_2 ;
  wire \add_ln28_64_reg_4457_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_65_reg_4462;
  wire add_ln28_65_reg_44620;
  wire [18:0]add_ln28_66_reg_4504;
  wire add_ln28_66_reg_45040;
  wire [17:0]add_ln28_67_reg_4488;
  wire add_ln28_67_reg_44880;
  wire [17:0]add_ln28_68_reg_4520;
  wire add_ln28_68_reg_45200;
  wire [18:0]add_ln28_69_fu_1984_p2;
  wire [18:0]add_ln28_69_reg_4535;
  wire \add_ln28_69_reg_4535[11]_i_2_n_0 ;
  wire \add_ln28_69_reg_4535[11]_i_3_n_0 ;
  wire \add_ln28_69_reg_4535[11]_i_4_n_0 ;
  wire \add_ln28_69_reg_4535[11]_i_5_n_0 ;
  wire \add_ln28_69_reg_4535[15]_i_2_n_0 ;
  wire \add_ln28_69_reg_4535[15]_i_3_n_0 ;
  wire \add_ln28_69_reg_4535[15]_i_4_n_0 ;
  wire \add_ln28_69_reg_4535[15]_i_5_n_0 ;
  wire \add_ln28_69_reg_4535[18]_i_3_n_0 ;
  wire \add_ln28_69_reg_4535[18]_i_4_n_0 ;
  wire \add_ln28_69_reg_4535[18]_i_5_n_0 ;
  wire \add_ln28_69_reg_4535[3]_i_2_n_0 ;
  wire \add_ln28_69_reg_4535[3]_i_3_n_0 ;
  wire \add_ln28_69_reg_4535[3]_i_4_n_0 ;
  wire \add_ln28_69_reg_4535[3]_i_5_n_0 ;
  wire \add_ln28_69_reg_4535[7]_i_2_n_0 ;
  wire \add_ln28_69_reg_4535[7]_i_3_n_0 ;
  wire \add_ln28_69_reg_4535[7]_i_4_n_0 ;
  wire \add_ln28_69_reg_4535[7]_i_5_n_0 ;
  wire \add_ln28_69_reg_4535_reg[11]_i_1_n_0 ;
  wire \add_ln28_69_reg_4535_reg[11]_i_1_n_1 ;
  wire \add_ln28_69_reg_4535_reg[11]_i_1_n_2 ;
  wire \add_ln28_69_reg_4535_reg[11]_i_1_n_3 ;
  wire \add_ln28_69_reg_4535_reg[15]_i_1_n_0 ;
  wire \add_ln28_69_reg_4535_reg[15]_i_1_n_1 ;
  wire \add_ln28_69_reg_4535_reg[15]_i_1_n_2 ;
  wire \add_ln28_69_reg_4535_reg[15]_i_1_n_3 ;
  wire \add_ln28_69_reg_4535_reg[18]_i_2_n_2 ;
  wire \add_ln28_69_reg_4535_reg[18]_i_2_n_3 ;
  wire \add_ln28_69_reg_4535_reg[3]_i_1_n_0 ;
  wire \add_ln28_69_reg_4535_reg[3]_i_1_n_1 ;
  wire \add_ln28_69_reg_4535_reg[3]_i_1_n_2 ;
  wire \add_ln28_69_reg_4535_reg[3]_i_1_n_3 ;
  wire \add_ln28_69_reg_4535_reg[7]_i_1_n_0 ;
  wire \add_ln28_69_reg_4535_reg[7]_i_1_n_1 ;
  wire \add_ln28_69_reg_4535_reg[7]_i_1_n_2 ;
  wire \add_ln28_69_reg_4535_reg[7]_i_1_n_3 ;
  wire [18:0]add_ln28_6_reg_3301;
  wire add_ln28_6_reg_33010;
  wire [19:0]add_ln28_70_fu_2022_p2;
  wire [19:0]add_ln28_70_reg_4557;
  wire \add_ln28_70_reg_4557[11]_i_2_n_0 ;
  wire \add_ln28_70_reg_4557[11]_i_3_n_0 ;
  wire \add_ln28_70_reg_4557[11]_i_4_n_0 ;
  wire \add_ln28_70_reg_4557[11]_i_5_n_0 ;
  wire \add_ln28_70_reg_4557[15]_i_2_n_0 ;
  wire \add_ln28_70_reg_4557[15]_i_3_n_0 ;
  wire \add_ln28_70_reg_4557[15]_i_4_n_0 ;
  wire \add_ln28_70_reg_4557[15]_i_5_n_0 ;
  wire \add_ln28_70_reg_4557[19]_i_3_n_0 ;
  wire \add_ln28_70_reg_4557[19]_i_4_n_0 ;
  wire \add_ln28_70_reg_4557[19]_i_5_n_0 ;
  wire \add_ln28_70_reg_4557[19]_i_6_n_0 ;
  wire \add_ln28_70_reg_4557[3]_i_2_n_0 ;
  wire \add_ln28_70_reg_4557[3]_i_3_n_0 ;
  wire \add_ln28_70_reg_4557[3]_i_4_n_0 ;
  wire \add_ln28_70_reg_4557[3]_i_5_n_0 ;
  wire \add_ln28_70_reg_4557[7]_i_2_n_0 ;
  wire \add_ln28_70_reg_4557[7]_i_3_n_0 ;
  wire \add_ln28_70_reg_4557[7]_i_4_n_0 ;
  wire \add_ln28_70_reg_4557[7]_i_5_n_0 ;
  wire \add_ln28_70_reg_4557_reg[11]_i_1_n_0 ;
  wire \add_ln28_70_reg_4557_reg[11]_i_1_n_1 ;
  wire \add_ln28_70_reg_4557_reg[11]_i_1_n_2 ;
  wire \add_ln28_70_reg_4557_reg[11]_i_1_n_3 ;
  wire \add_ln28_70_reg_4557_reg[15]_i_1_n_0 ;
  wire \add_ln28_70_reg_4557_reg[15]_i_1_n_1 ;
  wire \add_ln28_70_reg_4557_reg[15]_i_1_n_2 ;
  wire \add_ln28_70_reg_4557_reg[15]_i_1_n_3 ;
  wire \add_ln28_70_reg_4557_reg[19]_i_2_n_1 ;
  wire \add_ln28_70_reg_4557_reg[19]_i_2_n_2 ;
  wire \add_ln28_70_reg_4557_reg[19]_i_2_n_3 ;
  wire \add_ln28_70_reg_4557_reg[3]_i_1_n_0 ;
  wire \add_ln28_70_reg_4557_reg[3]_i_1_n_1 ;
  wire \add_ln28_70_reg_4557_reg[3]_i_1_n_2 ;
  wire \add_ln28_70_reg_4557_reg[3]_i_1_n_3 ;
  wire \add_ln28_70_reg_4557_reg[7]_i_1_n_0 ;
  wire \add_ln28_70_reg_4557_reg[7]_i_1_n_1 ;
  wire \add_ln28_70_reg_4557_reg[7]_i_1_n_2 ;
  wire \add_ln28_70_reg_4557_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_71_fu_2037_p2;
  wire [20:0]add_ln28_71_reg_4573;
  wire \add_ln28_71_reg_4573[11]_i_2_n_0 ;
  wire \add_ln28_71_reg_4573[11]_i_3_n_0 ;
  wire \add_ln28_71_reg_4573[11]_i_4_n_0 ;
  wire \add_ln28_71_reg_4573[11]_i_5_n_0 ;
  wire \add_ln28_71_reg_4573[15]_i_2_n_0 ;
  wire \add_ln28_71_reg_4573[15]_i_3_n_0 ;
  wire \add_ln28_71_reg_4573[15]_i_4_n_0 ;
  wire \add_ln28_71_reg_4573[15]_i_5_n_0 ;
  wire \add_ln28_71_reg_4573[19]_i_2_n_0 ;
  wire \add_ln28_71_reg_4573[19]_i_3_n_0 ;
  wire \add_ln28_71_reg_4573[19]_i_4_n_0 ;
  wire \add_ln28_71_reg_4573[19]_i_5_n_0 ;
  wire \add_ln28_71_reg_4573[19]_i_6_n_0 ;
  wire \add_ln28_71_reg_4573[3]_i_2_n_0 ;
  wire \add_ln28_71_reg_4573[3]_i_3_n_0 ;
  wire \add_ln28_71_reg_4573[3]_i_4_n_0 ;
  wire \add_ln28_71_reg_4573[3]_i_5_n_0 ;
  wire \add_ln28_71_reg_4573[7]_i_2_n_0 ;
  wire \add_ln28_71_reg_4573[7]_i_3_n_0 ;
  wire \add_ln28_71_reg_4573[7]_i_4_n_0 ;
  wire \add_ln28_71_reg_4573[7]_i_5_n_0 ;
  wire \add_ln28_71_reg_4573_reg[11]_i_1_n_0 ;
  wire \add_ln28_71_reg_4573_reg[11]_i_1_n_1 ;
  wire \add_ln28_71_reg_4573_reg[11]_i_1_n_2 ;
  wire \add_ln28_71_reg_4573_reg[11]_i_1_n_3 ;
  wire \add_ln28_71_reg_4573_reg[15]_i_1_n_0 ;
  wire \add_ln28_71_reg_4573_reg[15]_i_1_n_1 ;
  wire \add_ln28_71_reg_4573_reg[15]_i_1_n_2 ;
  wire \add_ln28_71_reg_4573_reg[15]_i_1_n_3 ;
  wire \add_ln28_71_reg_4573_reg[19]_i_1_n_0 ;
  wire \add_ln28_71_reg_4573_reg[19]_i_1_n_1 ;
  wire \add_ln28_71_reg_4573_reg[19]_i_1_n_2 ;
  wire \add_ln28_71_reg_4573_reg[19]_i_1_n_3 ;
  wire \add_ln28_71_reg_4573_reg[3]_i_1_n_0 ;
  wire \add_ln28_71_reg_4573_reg[3]_i_1_n_1 ;
  wire \add_ln28_71_reg_4573_reg[3]_i_1_n_2 ;
  wire \add_ln28_71_reg_4573_reg[3]_i_1_n_3 ;
  wire \add_ln28_71_reg_4573_reg[7]_i_1_n_0 ;
  wire \add_ln28_71_reg_4573_reg[7]_i_1_n_1 ;
  wire \add_ln28_71_reg_4573_reg[7]_i_1_n_2 ;
  wire \add_ln28_71_reg_4573_reg[7]_i_1_n_3 ;
  wire [21:0]add_ln28_72_fu_2077_p2;
  wire [21:0]add_ln28_72_reg_4593;
  wire \add_ln28_72_reg_4593[11]_i_2_n_0 ;
  wire \add_ln28_72_reg_4593[11]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[11]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[11]_i_5_n_0 ;
  wire \add_ln28_72_reg_4593[15]_i_2_n_0 ;
  wire \add_ln28_72_reg_4593[15]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[15]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[15]_i_5_n_0 ;
  wire \add_ln28_72_reg_4593[19]_i_2_n_0 ;
  wire \add_ln28_72_reg_4593[19]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[19]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[19]_i_5_n_0 ;
  wire \add_ln28_72_reg_4593[21]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[21]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[3]_i_2_n_0 ;
  wire \add_ln28_72_reg_4593[3]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[3]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[3]_i_5_n_0 ;
  wire \add_ln28_72_reg_4593[7]_i_2_n_0 ;
  wire \add_ln28_72_reg_4593[7]_i_3_n_0 ;
  wire \add_ln28_72_reg_4593[7]_i_4_n_0 ;
  wire \add_ln28_72_reg_4593[7]_i_5_n_0 ;
  wire \add_ln28_72_reg_4593_reg[11]_i_1_n_0 ;
  wire \add_ln28_72_reg_4593_reg[11]_i_1_n_1 ;
  wire \add_ln28_72_reg_4593_reg[11]_i_1_n_2 ;
  wire \add_ln28_72_reg_4593_reg[11]_i_1_n_3 ;
  wire \add_ln28_72_reg_4593_reg[15]_i_1_n_0 ;
  wire \add_ln28_72_reg_4593_reg[15]_i_1_n_1 ;
  wire \add_ln28_72_reg_4593_reg[15]_i_1_n_2 ;
  wire \add_ln28_72_reg_4593_reg[15]_i_1_n_3 ;
  wire \add_ln28_72_reg_4593_reg[19]_i_1_n_0 ;
  wire \add_ln28_72_reg_4593_reg[19]_i_1_n_1 ;
  wire \add_ln28_72_reg_4593_reg[19]_i_1_n_2 ;
  wire \add_ln28_72_reg_4593_reg[19]_i_1_n_3 ;
  wire \add_ln28_72_reg_4593_reg[21]_i_2_n_3 ;
  wire \add_ln28_72_reg_4593_reg[3]_i_1_n_0 ;
  wire \add_ln28_72_reg_4593_reg[3]_i_1_n_1 ;
  wire \add_ln28_72_reg_4593_reg[3]_i_1_n_2 ;
  wire \add_ln28_72_reg_4593_reg[3]_i_1_n_3 ;
  wire \add_ln28_72_reg_4593_reg[7]_i_1_n_0 ;
  wire \add_ln28_72_reg_4593_reg[7]_i_1_n_1 ;
  wire \add_ln28_72_reg_4593_reg[7]_i_1_n_2 ;
  wire \add_ln28_72_reg_4593_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_73_reg_4578;
  wire add_ln28_73_reg_45780;
  wire [18:0]add_ln28_74_reg_4620;
  wire add_ln28_74_reg_46200;
  wire [17:0]add_ln28_75_reg_4636;
  wire add_ln28_75_reg_46360;
  wire [18:0]add_ln28_76_reg_4673;
  wire add_ln28_76_reg_46730;
  wire [19:0]add_ln28_77_fu_2181_p2;
  wire [19:0]add_ln28_77_reg_4689;
  wire \add_ln28_77_reg_4689[11]_i_2_n_0 ;
  wire \add_ln28_77_reg_4689[11]_i_3_n_0 ;
  wire \add_ln28_77_reg_4689[11]_i_4_n_0 ;
  wire \add_ln28_77_reg_4689[11]_i_5_n_0 ;
  wire \add_ln28_77_reg_4689[15]_i_2_n_0 ;
  wire \add_ln28_77_reg_4689[15]_i_3_n_0 ;
  wire \add_ln28_77_reg_4689[15]_i_4_n_0 ;
  wire \add_ln28_77_reg_4689[15]_i_5_n_0 ;
  wire \add_ln28_77_reg_4689[19]_i_3_n_0 ;
  wire \add_ln28_77_reg_4689[19]_i_4_n_0 ;
  wire \add_ln28_77_reg_4689[19]_i_5_n_0 ;
  wire \add_ln28_77_reg_4689[19]_i_6_n_0 ;
  wire \add_ln28_77_reg_4689[3]_i_2_n_0 ;
  wire \add_ln28_77_reg_4689[3]_i_3_n_0 ;
  wire \add_ln28_77_reg_4689[3]_i_4_n_0 ;
  wire \add_ln28_77_reg_4689[3]_i_5_n_0 ;
  wire \add_ln28_77_reg_4689[7]_i_2_n_0 ;
  wire \add_ln28_77_reg_4689[7]_i_3_n_0 ;
  wire \add_ln28_77_reg_4689[7]_i_4_n_0 ;
  wire \add_ln28_77_reg_4689[7]_i_5_n_0 ;
  wire \add_ln28_77_reg_4689_reg[11]_i_1_n_0 ;
  wire \add_ln28_77_reg_4689_reg[11]_i_1_n_1 ;
  wire \add_ln28_77_reg_4689_reg[11]_i_1_n_2 ;
  wire \add_ln28_77_reg_4689_reg[11]_i_1_n_3 ;
  wire \add_ln28_77_reg_4689_reg[15]_i_1_n_0 ;
  wire \add_ln28_77_reg_4689_reg[15]_i_1_n_1 ;
  wire \add_ln28_77_reg_4689_reg[15]_i_1_n_2 ;
  wire \add_ln28_77_reg_4689_reg[15]_i_1_n_3 ;
  wire \add_ln28_77_reg_4689_reg[19]_i_2_n_1 ;
  wire \add_ln28_77_reg_4689_reg[19]_i_2_n_2 ;
  wire \add_ln28_77_reg_4689_reg[19]_i_2_n_3 ;
  wire \add_ln28_77_reg_4689_reg[3]_i_1_n_0 ;
  wire \add_ln28_77_reg_4689_reg[3]_i_1_n_1 ;
  wire \add_ln28_77_reg_4689_reg[3]_i_1_n_2 ;
  wire \add_ln28_77_reg_4689_reg[3]_i_1_n_3 ;
  wire \add_ln28_77_reg_4689_reg[7]_i_1_n_0 ;
  wire \add_ln28_77_reg_4689_reg[7]_i_1_n_1 ;
  wire \add_ln28_77_reg_4689_reg[7]_i_1_n_2 ;
  wire \add_ln28_77_reg_4689_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_78_reg_4694;
  wire add_ln28_78_reg_46940;
  wire [18:0]add_ln28_79_reg_4731;
  wire add_ln28_79_reg_47310;
  wire [17:0]add_ln28_7_reg_3317;
  wire add_ln28_7_reg_33170;
  wire [17:0]add_ln28_80_reg_4747;
  wire add_ln28_80_reg_47470;
  wire [18:0]add_ln28_81_reg_4784;
  wire add_ln28_81_reg_47840;
  wire [19:0]add_ln28_82_fu_2313_p2;
  wire [19:0]add_ln28_82_reg_4800;
  wire \add_ln28_82_reg_4800[11]_i_2_n_0 ;
  wire \add_ln28_82_reg_4800[11]_i_3_n_0 ;
  wire \add_ln28_82_reg_4800[11]_i_4_n_0 ;
  wire \add_ln28_82_reg_4800[11]_i_5_n_0 ;
  wire \add_ln28_82_reg_4800[15]_i_2_n_0 ;
  wire \add_ln28_82_reg_4800[15]_i_3_n_0 ;
  wire \add_ln28_82_reg_4800[15]_i_4_n_0 ;
  wire \add_ln28_82_reg_4800[15]_i_5_n_0 ;
  wire \add_ln28_82_reg_4800[19]_i_3_n_0 ;
  wire \add_ln28_82_reg_4800[19]_i_4_n_0 ;
  wire \add_ln28_82_reg_4800[19]_i_5_n_0 ;
  wire \add_ln28_82_reg_4800[19]_i_6_n_0 ;
  wire \add_ln28_82_reg_4800[3]_i_2_n_0 ;
  wire \add_ln28_82_reg_4800[3]_i_3_n_0 ;
  wire \add_ln28_82_reg_4800[3]_i_4_n_0 ;
  wire \add_ln28_82_reg_4800[3]_i_5_n_0 ;
  wire \add_ln28_82_reg_4800[7]_i_2_n_0 ;
  wire \add_ln28_82_reg_4800[7]_i_3_n_0 ;
  wire \add_ln28_82_reg_4800[7]_i_4_n_0 ;
  wire \add_ln28_82_reg_4800[7]_i_5_n_0 ;
  wire \add_ln28_82_reg_4800_reg[11]_i_1_n_0 ;
  wire \add_ln28_82_reg_4800_reg[11]_i_1_n_1 ;
  wire \add_ln28_82_reg_4800_reg[11]_i_1_n_2 ;
  wire \add_ln28_82_reg_4800_reg[11]_i_1_n_3 ;
  wire \add_ln28_82_reg_4800_reg[15]_i_1_n_0 ;
  wire \add_ln28_82_reg_4800_reg[15]_i_1_n_1 ;
  wire \add_ln28_82_reg_4800_reg[15]_i_1_n_2 ;
  wire \add_ln28_82_reg_4800_reg[15]_i_1_n_3 ;
  wire \add_ln28_82_reg_4800_reg[19]_i_2_n_1 ;
  wire \add_ln28_82_reg_4800_reg[19]_i_2_n_2 ;
  wire \add_ln28_82_reg_4800_reg[19]_i_2_n_3 ;
  wire \add_ln28_82_reg_4800_reg[3]_i_1_n_0 ;
  wire \add_ln28_82_reg_4800_reg[3]_i_1_n_1 ;
  wire \add_ln28_82_reg_4800_reg[3]_i_1_n_2 ;
  wire \add_ln28_82_reg_4800_reg[3]_i_1_n_3 ;
  wire \add_ln28_82_reg_4800_reg[7]_i_1_n_0 ;
  wire \add_ln28_82_reg_4800_reg[7]_i_1_n_1 ;
  wire \add_ln28_82_reg_4800_reg[7]_i_1_n_2 ;
  wire \add_ln28_82_reg_4800_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_83_fu_2353_p2;
  wire [20:0]add_ln28_83_reg_4820;
  wire \add_ln28_83_reg_4820[11]_i_2_n_0 ;
  wire \add_ln28_83_reg_4820[11]_i_3_n_0 ;
  wire \add_ln28_83_reg_4820[11]_i_4_n_0 ;
  wire \add_ln28_83_reg_4820[11]_i_5_n_0 ;
  wire \add_ln28_83_reg_4820[15]_i_2_n_0 ;
  wire \add_ln28_83_reg_4820[15]_i_3_n_0 ;
  wire \add_ln28_83_reg_4820[15]_i_4_n_0 ;
  wire \add_ln28_83_reg_4820[15]_i_5_n_0 ;
  wire \add_ln28_83_reg_4820[19]_i_2_n_0 ;
  wire \add_ln28_83_reg_4820[19]_i_3_n_0 ;
  wire \add_ln28_83_reg_4820[19]_i_4_n_0 ;
  wire \add_ln28_83_reg_4820[19]_i_5_n_0 ;
  wire \add_ln28_83_reg_4820[19]_i_6_n_0 ;
  wire \add_ln28_83_reg_4820[3]_i_2_n_0 ;
  wire \add_ln28_83_reg_4820[3]_i_3_n_0 ;
  wire \add_ln28_83_reg_4820[3]_i_4_n_0 ;
  wire \add_ln28_83_reg_4820[3]_i_5_n_0 ;
  wire \add_ln28_83_reg_4820[7]_i_2_n_0 ;
  wire \add_ln28_83_reg_4820[7]_i_3_n_0 ;
  wire \add_ln28_83_reg_4820[7]_i_4_n_0 ;
  wire \add_ln28_83_reg_4820[7]_i_5_n_0 ;
  wire \add_ln28_83_reg_4820_reg[11]_i_1_n_0 ;
  wire \add_ln28_83_reg_4820_reg[11]_i_1_n_1 ;
  wire \add_ln28_83_reg_4820_reg[11]_i_1_n_2 ;
  wire \add_ln28_83_reg_4820_reg[11]_i_1_n_3 ;
  wire \add_ln28_83_reg_4820_reg[15]_i_1_n_0 ;
  wire \add_ln28_83_reg_4820_reg[15]_i_1_n_1 ;
  wire \add_ln28_83_reg_4820_reg[15]_i_1_n_2 ;
  wire \add_ln28_83_reg_4820_reg[15]_i_1_n_3 ;
  wire \add_ln28_83_reg_4820_reg[19]_i_1_n_0 ;
  wire \add_ln28_83_reg_4820_reg[19]_i_1_n_1 ;
  wire \add_ln28_83_reg_4820_reg[19]_i_1_n_2 ;
  wire \add_ln28_83_reg_4820_reg[19]_i_1_n_3 ;
  wire \add_ln28_83_reg_4820_reg[3]_i_1_n_0 ;
  wire \add_ln28_83_reg_4820_reg[3]_i_1_n_1 ;
  wire \add_ln28_83_reg_4820_reg[3]_i_1_n_2 ;
  wire \add_ln28_83_reg_4820_reg[3]_i_1_n_3 ;
  wire \add_ln28_83_reg_4820_reg[7]_i_1_n_0 ;
  wire \add_ln28_83_reg_4820_reg[7]_i_1_n_1 ;
  wire \add_ln28_83_reg_4820_reg[7]_i_1_n_2 ;
  wire \add_ln28_83_reg_4820_reg[7]_i_1_n_3 ;
  wire [17:0]add_ln28_84_reg_4805;
  wire add_ln28_84_reg_48050;
  wire [18:0]add_ln28_85_reg_4847;
  wire add_ln28_85_reg_48470;
  wire [17:0]add_ln28_86_reg_4868;
  wire add_ln28_86_reg_48680;
  wire [18:0]add_ln28_87_reg_4910;
  wire [19:0]add_ln28_88_fu_2494_p2;
  wire [19:0]add_ln28_88_reg_4932;
  wire \add_ln28_88_reg_4932[11]_i_2_n_0 ;
  wire \add_ln28_88_reg_4932[11]_i_3_n_0 ;
  wire \add_ln28_88_reg_4932[11]_i_4_n_0 ;
  wire \add_ln28_88_reg_4932[11]_i_5_n_0 ;
  wire \add_ln28_88_reg_4932[15]_i_2_n_0 ;
  wire \add_ln28_88_reg_4932[15]_i_3_n_0 ;
  wire \add_ln28_88_reg_4932[15]_i_4_n_0 ;
  wire \add_ln28_88_reg_4932[15]_i_5_n_0 ;
  wire \add_ln28_88_reg_4932[19]_i_3_n_0 ;
  wire \add_ln28_88_reg_4932[19]_i_4_n_0 ;
  wire \add_ln28_88_reg_4932[19]_i_5_n_0 ;
  wire \add_ln28_88_reg_4932[19]_i_6_n_0 ;
  wire \add_ln28_88_reg_4932[3]_i_2_n_0 ;
  wire \add_ln28_88_reg_4932[3]_i_3_n_0 ;
  wire \add_ln28_88_reg_4932[3]_i_4_n_0 ;
  wire \add_ln28_88_reg_4932[3]_i_5_n_0 ;
  wire \add_ln28_88_reg_4932[7]_i_2_n_0 ;
  wire \add_ln28_88_reg_4932[7]_i_3_n_0 ;
  wire \add_ln28_88_reg_4932[7]_i_4_n_0 ;
  wire \add_ln28_88_reg_4932[7]_i_5_n_0 ;
  wire \add_ln28_88_reg_4932_reg[11]_i_1_n_0 ;
  wire \add_ln28_88_reg_4932_reg[11]_i_1_n_1 ;
  wire \add_ln28_88_reg_4932_reg[11]_i_1_n_2 ;
  wire \add_ln28_88_reg_4932_reg[11]_i_1_n_3 ;
  wire \add_ln28_88_reg_4932_reg[15]_i_1_n_0 ;
  wire \add_ln28_88_reg_4932_reg[15]_i_1_n_1 ;
  wire \add_ln28_88_reg_4932_reg[15]_i_1_n_2 ;
  wire \add_ln28_88_reg_4932_reg[15]_i_1_n_3 ;
  wire \add_ln28_88_reg_4932_reg[19]_i_2_n_1 ;
  wire \add_ln28_88_reg_4932_reg[19]_i_2_n_2 ;
  wire \add_ln28_88_reg_4932_reg[19]_i_2_n_3 ;
  wire \add_ln28_88_reg_4932_reg[3]_i_1_n_0 ;
  wire \add_ln28_88_reg_4932_reg[3]_i_1_n_1 ;
  wire \add_ln28_88_reg_4932_reg[3]_i_1_n_2 ;
  wire \add_ln28_88_reg_4932_reg[3]_i_1_n_3 ;
  wire \add_ln28_88_reg_4932_reg[7]_i_1_n_0 ;
  wire \add_ln28_88_reg_4932_reg[7]_i_1_n_1 ;
  wire \add_ln28_88_reg_4932_reg[7]_i_1_n_2 ;
  wire \add_ln28_88_reg_4932_reg[7]_i_1_n_3 ;
  wire add_ln28_89_reg_49370;
  wire [18:0]add_ln28_8_reg_3354;
  wire add_ln28_8_reg_33540;
  wire [18:0]add_ln28_90_reg_4963;
  wire add_ln28_90_reg_49630;
  wire [17:0]add_ln28_91_reg_4958;
  wire add_ln28_91_reg_49580;
  wire [17:0]add_ln28_92_reg_4968;
  wire add_ln28_92_reg_49680;
  wire [18:0]add_ln28_93_fu_2512_p2;
  wire [18:0]add_ln28_93_reg_4973;
  wire \add_ln28_93_reg_4973[11]_i_2_n_0 ;
  wire \add_ln28_93_reg_4973[11]_i_3_n_0 ;
  wire \add_ln28_93_reg_4973[11]_i_4_n_0 ;
  wire \add_ln28_93_reg_4973[11]_i_5_n_0 ;
  wire \add_ln28_93_reg_4973[15]_i_2_n_0 ;
  wire \add_ln28_93_reg_4973[15]_i_3_n_0 ;
  wire \add_ln28_93_reg_4973[15]_i_4_n_0 ;
  wire \add_ln28_93_reg_4973[15]_i_5_n_0 ;
  wire \add_ln28_93_reg_4973[18]_i_3_n_0 ;
  wire \add_ln28_93_reg_4973[18]_i_4_n_0 ;
  wire \add_ln28_93_reg_4973[18]_i_5_n_0 ;
  wire \add_ln28_93_reg_4973[3]_i_2_n_0 ;
  wire \add_ln28_93_reg_4973[3]_i_3_n_0 ;
  wire \add_ln28_93_reg_4973[3]_i_4_n_0 ;
  wire \add_ln28_93_reg_4973[3]_i_5_n_0 ;
  wire \add_ln28_93_reg_4973[7]_i_2_n_0 ;
  wire \add_ln28_93_reg_4973[7]_i_3_n_0 ;
  wire \add_ln28_93_reg_4973[7]_i_4_n_0 ;
  wire \add_ln28_93_reg_4973[7]_i_5_n_0 ;
  wire \add_ln28_93_reg_4973_reg[11]_i_1_n_0 ;
  wire \add_ln28_93_reg_4973_reg[11]_i_1_n_1 ;
  wire \add_ln28_93_reg_4973_reg[11]_i_1_n_2 ;
  wire \add_ln28_93_reg_4973_reg[11]_i_1_n_3 ;
  wire \add_ln28_93_reg_4973_reg[15]_i_1_n_0 ;
  wire \add_ln28_93_reg_4973_reg[15]_i_1_n_1 ;
  wire \add_ln28_93_reg_4973_reg[15]_i_1_n_2 ;
  wire \add_ln28_93_reg_4973_reg[15]_i_1_n_3 ;
  wire \add_ln28_93_reg_4973_reg[18]_i_2_n_2 ;
  wire \add_ln28_93_reg_4973_reg[18]_i_2_n_3 ;
  wire \add_ln28_93_reg_4973_reg[3]_i_1_n_0 ;
  wire \add_ln28_93_reg_4973_reg[3]_i_1_n_1 ;
  wire \add_ln28_93_reg_4973_reg[3]_i_1_n_2 ;
  wire \add_ln28_93_reg_4973_reg[3]_i_1_n_3 ;
  wire \add_ln28_93_reg_4973_reg[7]_i_1_n_0 ;
  wire \add_ln28_93_reg_4973_reg[7]_i_1_n_1 ;
  wire \add_ln28_93_reg_4973_reg[7]_i_1_n_2 ;
  wire \add_ln28_93_reg_4973_reg[7]_i_1_n_3 ;
  wire [19:0]add_ln28_94_fu_2524_p2;
  wire [19:0]add_ln28_94_reg_4978;
  wire \add_ln28_94_reg_4978[11]_i_2_n_0 ;
  wire \add_ln28_94_reg_4978[11]_i_3_n_0 ;
  wire \add_ln28_94_reg_4978[11]_i_4_n_0 ;
  wire \add_ln28_94_reg_4978[11]_i_5_n_0 ;
  wire \add_ln28_94_reg_4978[15]_i_2_n_0 ;
  wire \add_ln28_94_reg_4978[15]_i_3_n_0 ;
  wire \add_ln28_94_reg_4978[15]_i_4_n_0 ;
  wire \add_ln28_94_reg_4978[15]_i_5_n_0 ;
  wire \add_ln28_94_reg_4978[19]_i_3_n_0 ;
  wire \add_ln28_94_reg_4978[19]_i_4_n_0 ;
  wire \add_ln28_94_reg_4978[19]_i_5_n_0 ;
  wire \add_ln28_94_reg_4978[19]_i_6_n_0 ;
  wire \add_ln28_94_reg_4978[3]_i_2_n_0 ;
  wire \add_ln28_94_reg_4978[3]_i_3_n_0 ;
  wire \add_ln28_94_reg_4978[3]_i_4_n_0 ;
  wire \add_ln28_94_reg_4978[3]_i_5_n_0 ;
  wire \add_ln28_94_reg_4978[7]_i_2_n_0 ;
  wire \add_ln28_94_reg_4978[7]_i_3_n_0 ;
  wire \add_ln28_94_reg_4978[7]_i_4_n_0 ;
  wire \add_ln28_94_reg_4978[7]_i_5_n_0 ;
  wire \add_ln28_94_reg_4978_reg[11]_i_1_n_0 ;
  wire \add_ln28_94_reg_4978_reg[11]_i_1_n_1 ;
  wire \add_ln28_94_reg_4978_reg[11]_i_1_n_2 ;
  wire \add_ln28_94_reg_4978_reg[11]_i_1_n_3 ;
  wire \add_ln28_94_reg_4978_reg[15]_i_1_n_0 ;
  wire \add_ln28_94_reg_4978_reg[15]_i_1_n_1 ;
  wire \add_ln28_94_reg_4978_reg[15]_i_1_n_2 ;
  wire \add_ln28_94_reg_4978_reg[15]_i_1_n_3 ;
  wire \add_ln28_94_reg_4978_reg[19]_i_2_n_1 ;
  wire \add_ln28_94_reg_4978_reg[19]_i_2_n_2 ;
  wire \add_ln28_94_reg_4978_reg[19]_i_2_n_3 ;
  wire \add_ln28_94_reg_4978_reg[3]_i_1_n_0 ;
  wire \add_ln28_94_reg_4978_reg[3]_i_1_n_1 ;
  wire \add_ln28_94_reg_4978_reg[3]_i_1_n_2 ;
  wire \add_ln28_94_reg_4978_reg[3]_i_1_n_3 ;
  wire \add_ln28_94_reg_4978_reg[7]_i_1_n_0 ;
  wire \add_ln28_94_reg_4978_reg[7]_i_1_n_1 ;
  wire \add_ln28_94_reg_4978_reg[7]_i_1_n_2 ;
  wire \add_ln28_94_reg_4978_reg[7]_i_1_n_3 ;
  wire [20:0]add_ln28_95_fu_2536_p2;
  wire [20:0]add_ln28_95_reg_4983;
  wire \add_ln28_95_reg_4983[11]_i_2_n_0 ;
  wire \add_ln28_95_reg_4983[11]_i_3_n_0 ;
  wire \add_ln28_95_reg_4983[11]_i_4_n_0 ;
  wire \add_ln28_95_reg_4983[11]_i_5_n_0 ;
  wire \add_ln28_95_reg_4983[15]_i_2_n_0 ;
  wire \add_ln28_95_reg_4983[15]_i_3_n_0 ;
  wire \add_ln28_95_reg_4983[15]_i_4_n_0 ;
  wire \add_ln28_95_reg_4983[15]_i_5_n_0 ;
  wire \add_ln28_95_reg_4983[19]_i_2_n_0 ;
  wire \add_ln28_95_reg_4983[19]_i_3_n_0 ;
  wire \add_ln28_95_reg_4983[19]_i_4_n_0 ;
  wire \add_ln28_95_reg_4983[19]_i_5_n_0 ;
  wire \add_ln28_95_reg_4983[19]_i_6_n_0 ;
  wire \add_ln28_95_reg_4983[3]_i_2_n_0 ;
  wire \add_ln28_95_reg_4983[3]_i_3_n_0 ;
  wire \add_ln28_95_reg_4983[3]_i_4_n_0 ;
  wire \add_ln28_95_reg_4983[3]_i_5_n_0 ;
  wire \add_ln28_95_reg_4983[7]_i_2_n_0 ;
  wire \add_ln28_95_reg_4983[7]_i_3_n_0 ;
  wire \add_ln28_95_reg_4983[7]_i_4_n_0 ;
  wire \add_ln28_95_reg_4983[7]_i_5_n_0 ;
  wire \add_ln28_95_reg_4983_reg[11]_i_1_n_0 ;
  wire \add_ln28_95_reg_4983_reg[11]_i_1_n_1 ;
  wire \add_ln28_95_reg_4983_reg[11]_i_1_n_2 ;
  wire \add_ln28_95_reg_4983_reg[11]_i_1_n_3 ;
  wire \add_ln28_95_reg_4983_reg[15]_i_1_n_0 ;
  wire \add_ln28_95_reg_4983_reg[15]_i_1_n_1 ;
  wire \add_ln28_95_reg_4983_reg[15]_i_1_n_2 ;
  wire \add_ln28_95_reg_4983_reg[15]_i_1_n_3 ;
  wire \add_ln28_95_reg_4983_reg[19]_i_1_n_0 ;
  wire \add_ln28_95_reg_4983_reg[19]_i_1_n_1 ;
  wire \add_ln28_95_reg_4983_reg[19]_i_1_n_2 ;
  wire \add_ln28_95_reg_4983_reg[19]_i_1_n_3 ;
  wire \add_ln28_95_reg_4983_reg[3]_i_1_n_0 ;
  wire \add_ln28_95_reg_4983_reg[3]_i_1_n_1 ;
  wire \add_ln28_95_reg_4983_reg[3]_i_1_n_2 ;
  wire \add_ln28_95_reg_4983_reg[3]_i_1_n_3 ;
  wire \add_ln28_95_reg_4983_reg[7]_i_1_n_0 ;
  wire \add_ln28_95_reg_4983_reg[7]_i_1_n_1 ;
  wire \add_ln28_95_reg_4983_reg[7]_i_1_n_2 ;
  wire \add_ln28_95_reg_4983_reg[7]_i_1_n_3 ;
  wire [21:0]add_ln28_96_fu_2548_p2;
  wire [21:0]add_ln28_96_reg_4988;
  wire \add_ln28_96_reg_4988[11]_i_2_n_0 ;
  wire \add_ln28_96_reg_4988[11]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[11]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[11]_i_5_n_0 ;
  wire \add_ln28_96_reg_4988[15]_i_2_n_0 ;
  wire \add_ln28_96_reg_4988[15]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[15]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[15]_i_5_n_0 ;
  wire \add_ln28_96_reg_4988[19]_i_2_n_0 ;
  wire \add_ln28_96_reg_4988[19]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[19]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[19]_i_5_n_0 ;
  wire \add_ln28_96_reg_4988[21]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[21]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[3]_i_2_n_0 ;
  wire \add_ln28_96_reg_4988[3]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[3]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[3]_i_5_n_0 ;
  wire \add_ln28_96_reg_4988[7]_i_2_n_0 ;
  wire \add_ln28_96_reg_4988[7]_i_3_n_0 ;
  wire \add_ln28_96_reg_4988[7]_i_4_n_0 ;
  wire \add_ln28_96_reg_4988[7]_i_5_n_0 ;
  wire \add_ln28_96_reg_4988_reg[11]_i_1_n_0 ;
  wire \add_ln28_96_reg_4988_reg[11]_i_1_n_1 ;
  wire \add_ln28_96_reg_4988_reg[11]_i_1_n_2 ;
  wire \add_ln28_96_reg_4988_reg[11]_i_1_n_3 ;
  wire \add_ln28_96_reg_4988_reg[15]_i_1_n_0 ;
  wire \add_ln28_96_reg_4988_reg[15]_i_1_n_1 ;
  wire \add_ln28_96_reg_4988_reg[15]_i_1_n_2 ;
  wire \add_ln28_96_reg_4988_reg[15]_i_1_n_3 ;
  wire \add_ln28_96_reg_4988_reg[19]_i_1_n_0 ;
  wire \add_ln28_96_reg_4988_reg[19]_i_1_n_1 ;
  wire \add_ln28_96_reg_4988_reg[19]_i_1_n_2 ;
  wire \add_ln28_96_reg_4988_reg[19]_i_1_n_3 ;
  wire \add_ln28_96_reg_4988_reg[21]_i_2_n_3 ;
  wire \add_ln28_96_reg_4988_reg[3]_i_1_n_0 ;
  wire \add_ln28_96_reg_4988_reg[3]_i_1_n_1 ;
  wire \add_ln28_96_reg_4988_reg[3]_i_1_n_2 ;
  wire \add_ln28_96_reg_4988_reg[3]_i_1_n_3 ;
  wire \add_ln28_96_reg_4988_reg[7]_i_1_n_0 ;
  wire \add_ln28_96_reg_4988_reg[7]_i_1_n_1 ;
  wire \add_ln28_96_reg_4988_reg[7]_i_1_n_2 ;
  wire \add_ln28_96_reg_4988_reg[7]_i_1_n_3 ;
  wire [22:0]add_ln28_97_fu_2560_p2;
  wire [22:0]add_ln28_97_reg_4993;
  wire \add_ln28_97_reg_4993[11]_i_2_n_0 ;
  wire \add_ln28_97_reg_4993[11]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[11]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[11]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993[15]_i_2_n_0 ;
  wire \add_ln28_97_reg_4993[15]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[15]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[15]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993[19]_i_2_n_0 ;
  wire \add_ln28_97_reg_4993[19]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[19]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[19]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993[22]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[22]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[22]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993[3]_i_2_n_0 ;
  wire \add_ln28_97_reg_4993[3]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[3]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[3]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993[7]_i_2_n_0 ;
  wire \add_ln28_97_reg_4993[7]_i_3_n_0 ;
  wire \add_ln28_97_reg_4993[7]_i_4_n_0 ;
  wire \add_ln28_97_reg_4993[7]_i_5_n_0 ;
  wire \add_ln28_97_reg_4993_reg[11]_i_1_n_0 ;
  wire \add_ln28_97_reg_4993_reg[11]_i_1_n_1 ;
  wire \add_ln28_97_reg_4993_reg[11]_i_1_n_2 ;
  wire \add_ln28_97_reg_4993_reg[11]_i_1_n_3 ;
  wire \add_ln28_97_reg_4993_reg[15]_i_1_n_0 ;
  wire \add_ln28_97_reg_4993_reg[15]_i_1_n_1 ;
  wire \add_ln28_97_reg_4993_reg[15]_i_1_n_2 ;
  wire \add_ln28_97_reg_4993_reg[15]_i_1_n_3 ;
  wire \add_ln28_97_reg_4993_reg[19]_i_1_n_0 ;
  wire \add_ln28_97_reg_4993_reg[19]_i_1_n_1 ;
  wire \add_ln28_97_reg_4993_reg[19]_i_1_n_2 ;
  wire \add_ln28_97_reg_4993_reg[19]_i_1_n_3 ;
  wire \add_ln28_97_reg_4993_reg[22]_i_2_n_2 ;
  wire \add_ln28_97_reg_4993_reg[22]_i_2_n_3 ;
  wire \add_ln28_97_reg_4993_reg[3]_i_1_n_0 ;
  wire \add_ln28_97_reg_4993_reg[3]_i_1_n_1 ;
  wire \add_ln28_97_reg_4993_reg[3]_i_1_n_2 ;
  wire \add_ln28_97_reg_4993_reg[3]_i_1_n_3 ;
  wire \add_ln28_97_reg_4993_reg[7]_i_1_n_0 ;
  wire \add_ln28_97_reg_4993_reg[7]_i_1_n_1 ;
  wire \add_ln28_97_reg_4993_reg[7]_i_1_n_2 ;
  wire \add_ln28_97_reg_4993_reg[7]_i_1_n_3 ;
  wire [19:0]add_ln28_9_fu_513_p2;
  wire [19:0]add_ln28_9_reg_3370;
  wire \add_ln28_9_reg_3370[11]_i_2_n_0 ;
  wire \add_ln28_9_reg_3370[11]_i_3_n_0 ;
  wire \add_ln28_9_reg_3370[11]_i_4_n_0 ;
  wire \add_ln28_9_reg_3370[11]_i_5_n_0 ;
  wire \add_ln28_9_reg_3370[15]_i_2_n_0 ;
  wire \add_ln28_9_reg_3370[15]_i_3_n_0 ;
  wire \add_ln28_9_reg_3370[15]_i_4_n_0 ;
  wire \add_ln28_9_reg_3370[15]_i_5_n_0 ;
  wire \add_ln28_9_reg_3370[19]_i_3_n_0 ;
  wire \add_ln28_9_reg_3370[19]_i_4_n_0 ;
  wire \add_ln28_9_reg_3370[19]_i_5_n_0 ;
  wire \add_ln28_9_reg_3370[19]_i_6_n_0 ;
  wire \add_ln28_9_reg_3370[3]_i_2_n_0 ;
  wire \add_ln28_9_reg_3370[3]_i_3_n_0 ;
  wire \add_ln28_9_reg_3370[3]_i_4_n_0 ;
  wire \add_ln28_9_reg_3370[3]_i_5_n_0 ;
  wire \add_ln28_9_reg_3370[7]_i_2_n_0 ;
  wire \add_ln28_9_reg_3370[7]_i_3_n_0 ;
  wire \add_ln28_9_reg_3370[7]_i_4_n_0 ;
  wire \add_ln28_9_reg_3370[7]_i_5_n_0 ;
  wire \add_ln28_9_reg_3370_reg[11]_i_1_n_0 ;
  wire \add_ln28_9_reg_3370_reg[11]_i_1_n_1 ;
  wire \add_ln28_9_reg_3370_reg[11]_i_1_n_2 ;
  wire \add_ln28_9_reg_3370_reg[11]_i_1_n_3 ;
  wire \add_ln28_9_reg_3370_reg[15]_i_1_n_0 ;
  wire \add_ln28_9_reg_3370_reg[15]_i_1_n_1 ;
  wire \add_ln28_9_reg_3370_reg[15]_i_1_n_2 ;
  wire \add_ln28_9_reg_3370_reg[15]_i_1_n_3 ;
  wire \add_ln28_9_reg_3370_reg[19]_i_2_n_1 ;
  wire \add_ln28_9_reg_3370_reg[19]_i_2_n_2 ;
  wire \add_ln28_9_reg_3370_reg[19]_i_2_n_3 ;
  wire \add_ln28_9_reg_3370_reg[3]_i_1_n_0 ;
  wire \add_ln28_9_reg_3370_reg[3]_i_1_n_1 ;
  wire \add_ln28_9_reg_3370_reg[3]_i_1_n_2 ;
  wire \add_ln28_9_reg_3370_reg[3]_i_1_n_3 ;
  wire \add_ln28_9_reg_3370_reg[7]_i_1_n_0 ;
  wire \add_ln28_9_reg_3370_reg[7]_i_1_n_1 ;
  wire \add_ln28_9_reg_3370_reg[7]_i_1_n_2 ;
  wire \add_ln28_9_reg_3370_reg[7]_i_1_n_3 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage33;
  wire ap_CS_fsm_pp0_stage34;
  wire ap_CS_fsm_pp0_stage35;
  wire ap_CS_fsm_pp0_stage36;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage39;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage40;
  wire ap_CS_fsm_pp0_stage41;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage43;
  wire ap_CS_fsm_pp0_stage44;
  wire ap_CS_fsm_pp0_stage45;
  wire ap_CS_fsm_pp0_stage46;
  wire ap_CS_fsm_pp0_stage47;
  wire ap_CS_fsm_pp0_stage48;
  wire ap_CS_fsm_pp0_stage49;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage50;
  wire ap_CS_fsm_pp0_stage51;
  wire ap_CS_fsm_pp0_stage52;
  wire ap_CS_fsm_pp0_stage53;
  wire ap_CS_fsm_pp0_stage54;
  wire ap_CS_fsm_pp0_stage55;
  wire ap_CS_fsm_pp0_stage56;
  wire ap_CS_fsm_pp0_stage57;
  wire ap_CS_fsm_pp0_stage58;
  wire ap_CS_fsm_pp0_stage59;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage60;
  wire ap_CS_fsm_pp0_stage61;
  wire ap_CS_fsm_pp0_stage62;
  wire ap_CS_fsm_pp0_stage63;
  wire ap_CS_fsm_pp0_stage64;
  wire ap_CS_fsm_pp0_stage65;
  wire ap_CS_fsm_pp0_stage66;
  wire ap_CS_fsm_pp0_stage67;
  wire ap_CS_fsm_pp0_stage68;
  wire ap_CS_fsm_pp0_stage69;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage70;
  wire ap_CS_fsm_pp0_stage71;
  wire ap_CS_fsm_pp0_stage72;
  wire ap_CS_fsm_pp0_stage73;
  wire ap_CS_fsm_pp0_stage74;
  wire ap_CS_fsm_pp0_stage75;
  wire ap_CS_fsm_pp0_stage76;
  wire ap_CS_fsm_pp0_stage77;
  wire ap_CS_fsm_pp0_stage78;
  wire ap_CS_fsm_pp0_stage79;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage80;
  wire ap_CS_fsm_pp0_stage81;
  wire ap_CS_fsm_pp0_stage82;
  wire ap_CS_fsm_pp0_stage83;
  wire ap_CS_fsm_pp0_stage84;
  wire ap_CS_fsm_pp0_stage85;
  wire ap_CS_fsm_pp0_stage86;
  wire ap_CS_fsm_pp0_stage87;
  wire ap_CS_fsm_pp0_stage88;
  wire ap_CS_fsm_pp0_stage89;
  wire ap_CS_fsm_pp0_stage9;
  wire ap_CS_fsm_pp0_stage90;
  wire ap_CS_fsm_pp0_stage91;
  wire ap_CS_fsm_pp0_stage92;
  wire ap_CS_fsm_pp0_stage93;
  wire ap_CS_fsm_pp0_stage94;
  wire ap_CS_fsm_pp0_stage95;
  wire ap_CS_fsm_pp0_stage96;
  wire ap_CS_fsm_pp0_stage97;
  wire ap_CS_fsm_pp0_stage98;
  wire ap_CS_fsm_pp0_stage99;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [99:0]ap_NS_fsm;
  wire ap_block_pp0_stage10_11001;
  wire ap_block_pp0_stage11_11001;
  wire ap_block_pp0_stage13_11001;
  wire ap_block_pp0_stage14_11001;
  wire ap_block_pp0_stage15_11001;
  wire ap_block_pp0_stage16_11001;
  wire ap_block_pp0_stage17_11001;
  wire ap_block_pp0_stage19_11001;
  wire ap_block_pp0_stage1_11001;
  wire ap_block_pp0_stage20_11001;
  wire ap_block_pp0_stage22_11001;
  wire ap_block_pp0_stage24_11001;
  wire ap_block_pp0_stage25_11001;
  wire ap_block_pp0_stage26_11001;
  wire ap_block_pp0_stage27_11001;
  wire ap_block_pp0_stage29_11001;
  wire ap_block_pp0_stage30_11001;
  wire ap_block_pp0_stage31_11001;
  wire ap_block_pp0_stage32_11001;
  wire ap_block_pp0_stage33_11001;
  wire ap_block_pp0_stage35_11001;
  wire ap_block_pp0_stage36_11001;
  wire ap_block_pp0_stage38_11001;
  wire ap_block_pp0_stage39_11001;
  wire ap_block_pp0_stage3_11001;
  wire ap_block_pp0_stage41_11001;
  wire ap_block_pp0_stage42_11001;
  wire ap_block_pp0_stage44_11001;
  wire ap_block_pp0_stage45_11001;
  wire ap_block_pp0_stage47_11001;
  wire ap_block_pp0_stage49_11001;
  wire ap_block_pp0_stage50_11001;
  wire ap_block_pp0_stage51_11001;
  wire ap_block_pp0_stage52_11001;
  wire ap_block_pp0_stage54_11001;
  wire ap_block_pp0_stage55_11001;
  wire ap_block_pp0_stage56_11001;
  wire ap_block_pp0_stage57_11001;
  wire ap_block_pp0_stage58_11001;
  wire ap_block_pp0_stage59_11001;
  wire ap_block_pp0_stage5_11001;
  wire ap_block_pp0_stage60_11001;
  wire ap_block_pp0_stage61_11001;
  wire ap_block_pp0_stage63_11001;
  wire ap_block_pp0_stage64_11001;
  wire ap_block_pp0_stage66_11001;
  wire ap_block_pp0_stage67_11001;
  wire ap_block_pp0_stage69_11001;
  wire ap_block_pp0_stage6_11001;
  wire ap_block_pp0_stage70_11001;
  wire ap_block_pp0_stage72_11001;
  wire ap_block_pp0_stage74_11001;
  wire ap_block_pp0_stage75_11001;
  wire ap_block_pp0_stage76_11001;
  wire ap_block_pp0_stage77_11001;
  wire ap_block_pp0_stage79_11001;
  wire ap_block_pp0_stage7_11001;
  wire ap_block_pp0_stage80_11001;
  wire ap_block_pp0_stage81_11001;
  wire ap_block_pp0_stage82_11001;
  wire ap_block_pp0_stage83_11001;
  wire ap_block_pp0_stage85_11001;
  wire ap_block_pp0_stage86_11001;
  wire ap_block_pp0_stage88_11001;
  wire ap_block_pp0_stage89_11001;
  wire ap_block_pp0_stage8_11001;
  wire ap_block_pp0_stage91_11001;
  wire ap_block_pp0_stage92_11001;
  wire ap_block_pp0_stage94_11001;
  wire ap_block_pp0_stage95_11001;
  wire ap_block_pp0_stage97_11001;
  wire ap_block_pp0_stage9_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [54:39]buff2_reg__0;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_4;
  wire [8:0]diff_10_fu_337_p2;
  wire [8:0]diff_11_fu_360_p2;
  wire [8:0]diff_14_fu_432_p2;
  wire flow_control_loop_pipe_U_n_1;
  wire grp_fu_1094_ce;
  wire grp_fu_1278_ce;
  wire grp_fu_1402_ce;
  wire grp_fu_1570_ce;
  wire grp_fu_1702_ce;
  wire grp_fu_1886_ce;
  wire grp_fu_2010_ce;
  wire grp_fu_2166_ce;
  wire grp_fu_2298_ce;
  wire grp_fu_246_ce;
  wire grp_fu_2482_ce;
  wire grp_fu_3043_ce;
  wire grp_fu_3050_ce;
  wire grp_fu_3057_ce;
  wire grp_fu_366_ce;
  wire grp_fu_682_ce;
  wire grp_fu_806_ce;
  wire grp_fu_962_ce;
  wire \icmp_ln13_reg_3089[0]_i_1_n_0 ;
  wire \icmp_ln13_reg_3089[0]_i_2_n_0 ;
  wire \icmp_ln13_reg_3089[0]_i_3_n_0 ;
  wire icmp_ln13_reg_3089_pp0_iter1_reg;
  wire \icmp_ln13_reg_3089_reg_n_0_[0] ;
  wire [7:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_read;
  wire [15:0]img_out_data_din;
  wire img_out_data_full_n;
  wire img_out_data_write;
  wire [7:0]img_template_data_dout;
  wire img_template_data_empty_n;
  wire [13:0]indvar_flatten2_fu_82;
  wire indvar_flatten2_fu_820;
  wire indvar_flatten2_fu_8208_out;
  wire interrupt;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U101_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U38_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U40_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_19;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U42_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U44_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_20;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U46_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U48_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U50_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U51_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U53_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U54_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U56_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U58_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U60_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U62_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U64_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U66_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U67_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U69_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U70_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U72_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U74_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U76_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U78_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U80_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U82_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U83_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U85_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U86_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U88_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U90_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U92_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U94_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U96_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U98_n_9;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_0;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_1;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_10;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_11;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_12;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_13;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_14;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_15;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_16;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_17;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_2;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_3;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_4;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_5;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_6;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_7;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_8;
  wire mac_muladd_9s_9s_18s_18_4_1_U99_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_0;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U100_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_0;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_20;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U39_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_0;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U41_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_0;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U43_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U45_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U47_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U49_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U52_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U55_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U57_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U59_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U61_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U63_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U65_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U68_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U71_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U73_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U75_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U77_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U79_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U81_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U84_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U87_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U89_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U91_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U93_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U95_n_9;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_1;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_10;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_11;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_12;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_13;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_14;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_15;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_16;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_17;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_18;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_19;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_2;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_3;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_4;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_5;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_6;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_7;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_8;
  wire mac_muladd_9s_9s_18s_19_4_1_U97_n_9;
  wire mul_32ns_34ns_55_5_1_U1_n_20;
  wire mul_ln28_14_reg_3254_reg_n_106;
  wire mul_ln28_14_reg_3254_reg_n_107;
  wire mul_ln28_14_reg_3254_reg_n_108;
  wire mul_ln28_14_reg_3254_reg_n_109;
  wire mul_ln28_14_reg_3254_reg_n_110;
  wire mul_ln28_14_reg_3254_reg_n_111;
  wire mul_ln28_14_reg_3254_reg_n_112;
  wire mul_ln28_14_reg_3254_reg_n_113;
  wire mul_ln28_14_reg_3254_reg_n_114;
  wire mul_ln28_14_reg_3254_reg_n_115;
  wire mul_ln28_14_reg_3254_reg_n_116;
  wire mul_ln28_14_reg_3254_reg_n_117;
  wire mul_ln28_14_reg_3254_reg_n_118;
  wire mul_ln28_14_reg_3254_reg_n_119;
  wire mul_ln28_14_reg_3254_reg_n_120;
  wire mul_ln28_14_reg_3254_reg_n_121;
  wire mul_ln28_14_reg_3254_reg_n_122;
  wire mul_ln28_14_reg_3254_reg_n_123;
  wire mul_ln28_14_reg_3254_reg_n_124;
  wire mul_ln28_14_reg_3254_reg_n_125;
  wire mul_ln28_14_reg_3254_reg_n_126;
  wire mul_ln28_14_reg_3254_reg_n_127;
  wire mul_ln28_14_reg_3254_reg_n_128;
  wire mul_ln28_14_reg_3254_reg_n_129;
  wire mul_ln28_14_reg_3254_reg_n_130;
  wire mul_ln28_14_reg_3254_reg_n_131;
  wire mul_ln28_14_reg_3254_reg_n_132;
  wire mul_ln28_14_reg_3254_reg_n_133;
  wire mul_ln28_14_reg_3254_reg_n_134;
  wire mul_ln28_14_reg_3254_reg_n_135;
  wire mul_ln28_14_reg_3254_reg_n_136;
  wire mul_ln28_14_reg_3254_reg_n_137;
  wire mul_ln28_14_reg_3254_reg_n_138;
  wire mul_ln28_14_reg_3254_reg_n_139;
  wire mul_ln28_14_reg_3254_reg_n_140;
  wire mul_ln28_14_reg_3254_reg_n_141;
  wire mul_ln28_14_reg_3254_reg_n_142;
  wire mul_ln28_14_reg_3254_reg_n_143;
  wire mul_ln28_14_reg_3254_reg_n_144;
  wire mul_ln28_14_reg_3254_reg_n_145;
  wire mul_ln28_14_reg_3254_reg_n_146;
  wire mul_ln28_14_reg_3254_reg_n_147;
  wire mul_ln28_14_reg_3254_reg_n_148;
  wire mul_ln28_14_reg_3254_reg_n_149;
  wire mul_ln28_14_reg_3254_reg_n_150;
  wire mul_ln28_14_reg_3254_reg_n_151;
  wire mul_ln28_14_reg_3254_reg_n_152;
  wire mul_ln28_14_reg_3254_reg_n_153;
  wire mul_ln28_15_reg_3518_reg_n_106;
  wire mul_ln28_15_reg_3518_reg_n_107;
  wire mul_ln28_15_reg_3518_reg_n_108;
  wire mul_ln28_15_reg_3518_reg_n_109;
  wire mul_ln28_15_reg_3518_reg_n_110;
  wire mul_ln28_15_reg_3518_reg_n_111;
  wire mul_ln28_15_reg_3518_reg_n_112;
  wire mul_ln28_15_reg_3518_reg_n_113;
  wire mul_ln28_15_reg_3518_reg_n_114;
  wire mul_ln28_15_reg_3518_reg_n_115;
  wire mul_ln28_15_reg_3518_reg_n_116;
  wire mul_ln28_15_reg_3518_reg_n_117;
  wire mul_ln28_15_reg_3518_reg_n_118;
  wire mul_ln28_15_reg_3518_reg_n_119;
  wire mul_ln28_15_reg_3518_reg_n_120;
  wire mul_ln28_15_reg_3518_reg_n_121;
  wire mul_ln28_15_reg_3518_reg_n_122;
  wire mul_ln28_15_reg_3518_reg_n_123;
  wire mul_ln28_15_reg_3518_reg_n_124;
  wire mul_ln28_15_reg_3518_reg_n_125;
  wire mul_ln28_15_reg_3518_reg_n_126;
  wire mul_ln28_15_reg_3518_reg_n_127;
  wire mul_ln28_15_reg_3518_reg_n_128;
  wire mul_ln28_15_reg_3518_reg_n_129;
  wire mul_ln28_15_reg_3518_reg_n_130;
  wire mul_ln28_15_reg_3518_reg_n_131;
  wire mul_ln28_15_reg_3518_reg_n_132;
  wire mul_ln28_15_reg_3518_reg_n_133;
  wire mul_ln28_15_reg_3518_reg_n_134;
  wire mul_ln28_15_reg_3518_reg_n_135;
  wire mul_ln28_15_reg_3518_reg_n_136;
  wire mul_ln28_15_reg_3518_reg_n_137;
  wire mul_ln28_15_reg_3518_reg_n_138;
  wire mul_ln28_15_reg_3518_reg_n_139;
  wire mul_ln28_15_reg_3518_reg_n_140;
  wire mul_ln28_15_reg_3518_reg_n_141;
  wire mul_ln28_15_reg_3518_reg_n_142;
  wire mul_ln28_15_reg_3518_reg_n_143;
  wire mul_ln28_15_reg_3518_reg_n_144;
  wire mul_ln28_15_reg_3518_reg_n_145;
  wire mul_ln28_15_reg_3518_reg_n_146;
  wire mul_ln28_15_reg_3518_reg_n_147;
  wire mul_ln28_15_reg_3518_reg_n_148;
  wire mul_ln28_15_reg_3518_reg_n_149;
  wire mul_ln28_15_reg_3518_reg_n_150;
  wire mul_ln28_15_reg_3518_reg_n_151;
  wire mul_ln28_15_reg_3518_reg_n_152;
  wire mul_ln28_15_reg_3518_reg_n_153;
  wire mul_ln28_16_reg_4430_reg_n_106;
  wire mul_ln28_16_reg_4430_reg_n_107;
  wire mul_ln28_16_reg_4430_reg_n_108;
  wire mul_ln28_16_reg_4430_reg_n_109;
  wire mul_ln28_16_reg_4430_reg_n_110;
  wire mul_ln28_16_reg_4430_reg_n_111;
  wire mul_ln28_16_reg_4430_reg_n_112;
  wire mul_ln28_16_reg_4430_reg_n_113;
  wire mul_ln28_16_reg_4430_reg_n_114;
  wire mul_ln28_16_reg_4430_reg_n_115;
  wire mul_ln28_16_reg_4430_reg_n_116;
  wire mul_ln28_16_reg_4430_reg_n_117;
  wire mul_ln28_16_reg_4430_reg_n_118;
  wire mul_ln28_16_reg_4430_reg_n_119;
  wire mul_ln28_16_reg_4430_reg_n_120;
  wire mul_ln28_16_reg_4430_reg_n_121;
  wire mul_ln28_16_reg_4430_reg_n_122;
  wire mul_ln28_16_reg_4430_reg_n_123;
  wire mul_ln28_16_reg_4430_reg_n_124;
  wire mul_ln28_16_reg_4430_reg_n_125;
  wire mul_ln28_16_reg_4430_reg_n_126;
  wire mul_ln28_16_reg_4430_reg_n_127;
  wire mul_ln28_16_reg_4430_reg_n_128;
  wire mul_ln28_16_reg_4430_reg_n_129;
  wire mul_ln28_16_reg_4430_reg_n_130;
  wire mul_ln28_16_reg_4430_reg_n_131;
  wire mul_ln28_16_reg_4430_reg_n_132;
  wire mul_ln28_16_reg_4430_reg_n_133;
  wire mul_ln28_16_reg_4430_reg_n_134;
  wire mul_ln28_16_reg_4430_reg_n_135;
  wire mul_ln28_16_reg_4430_reg_n_136;
  wire mul_ln28_16_reg_4430_reg_n_137;
  wire mul_ln28_16_reg_4430_reg_n_138;
  wire mul_ln28_16_reg_4430_reg_n_139;
  wire mul_ln28_16_reg_4430_reg_n_140;
  wire mul_ln28_16_reg_4430_reg_n_141;
  wire mul_ln28_16_reg_4430_reg_n_142;
  wire mul_ln28_16_reg_4430_reg_n_143;
  wire mul_ln28_16_reg_4430_reg_n_144;
  wire mul_ln28_16_reg_4430_reg_n_145;
  wire mul_ln28_16_reg_4430_reg_n_146;
  wire mul_ln28_16_reg_4430_reg_n_147;
  wire mul_ln28_16_reg_4430_reg_n_148;
  wire mul_ln28_16_reg_4430_reg_n_149;
  wire mul_ln28_16_reg_4430_reg_n_150;
  wire mul_ln28_16_reg_4430_reg_n_151;
  wire mul_ln28_16_reg_4430_reg_n_152;
  wire mul_ln28_16_reg_4430_reg_n_153;
  wire mul_ln28_20_reg_4684_reg_n_106;
  wire mul_ln28_20_reg_4684_reg_n_107;
  wire mul_ln28_20_reg_4684_reg_n_108;
  wire mul_ln28_20_reg_4684_reg_n_109;
  wire mul_ln28_20_reg_4684_reg_n_110;
  wire mul_ln28_20_reg_4684_reg_n_111;
  wire mul_ln28_20_reg_4684_reg_n_112;
  wire mul_ln28_20_reg_4684_reg_n_113;
  wire mul_ln28_20_reg_4684_reg_n_114;
  wire mul_ln28_20_reg_4684_reg_n_115;
  wire mul_ln28_20_reg_4684_reg_n_116;
  wire mul_ln28_20_reg_4684_reg_n_117;
  wire mul_ln28_20_reg_4684_reg_n_118;
  wire mul_ln28_20_reg_4684_reg_n_119;
  wire mul_ln28_20_reg_4684_reg_n_120;
  wire mul_ln28_20_reg_4684_reg_n_121;
  wire mul_ln28_20_reg_4684_reg_n_122;
  wire mul_ln28_20_reg_4684_reg_n_123;
  wire mul_ln28_20_reg_4684_reg_n_124;
  wire mul_ln28_20_reg_4684_reg_n_125;
  wire mul_ln28_20_reg_4684_reg_n_126;
  wire mul_ln28_20_reg_4684_reg_n_127;
  wire mul_ln28_20_reg_4684_reg_n_128;
  wire mul_ln28_20_reg_4684_reg_n_129;
  wire mul_ln28_20_reg_4684_reg_n_130;
  wire mul_ln28_20_reg_4684_reg_n_131;
  wire mul_ln28_20_reg_4684_reg_n_132;
  wire mul_ln28_20_reg_4684_reg_n_133;
  wire mul_ln28_20_reg_4684_reg_n_134;
  wire mul_ln28_20_reg_4684_reg_n_135;
  wire mul_ln28_20_reg_4684_reg_n_136;
  wire mul_ln28_20_reg_4684_reg_n_137;
  wire mul_ln28_20_reg_4684_reg_n_138;
  wire mul_ln28_20_reg_4684_reg_n_139;
  wire mul_ln28_20_reg_4684_reg_n_140;
  wire mul_ln28_20_reg_4684_reg_n_141;
  wire mul_ln28_20_reg_4684_reg_n_142;
  wire mul_ln28_20_reg_4684_reg_n_143;
  wire mul_ln28_20_reg_4684_reg_n_144;
  wire mul_ln28_20_reg_4684_reg_n_145;
  wire mul_ln28_20_reg_4684_reg_n_146;
  wire mul_ln28_20_reg_4684_reg_n_147;
  wire mul_ln28_20_reg_4684_reg_n_148;
  wire mul_ln28_20_reg_4684_reg_n_149;
  wire mul_ln28_20_reg_4684_reg_n_150;
  wire mul_ln28_20_reg_4684_reg_n_151;
  wire mul_ln28_20_reg_4684_reg_n_152;
  wire mul_ln28_20_reg_4684_reg_n_153;
  wire mul_ln28_22_reg_3433_reg_n_106;
  wire mul_ln28_22_reg_3433_reg_n_107;
  wire mul_ln28_22_reg_3433_reg_n_108;
  wire mul_ln28_22_reg_3433_reg_n_109;
  wire mul_ln28_22_reg_3433_reg_n_110;
  wire mul_ln28_22_reg_3433_reg_n_111;
  wire mul_ln28_22_reg_3433_reg_n_112;
  wire mul_ln28_22_reg_3433_reg_n_113;
  wire mul_ln28_22_reg_3433_reg_n_114;
  wire mul_ln28_22_reg_3433_reg_n_115;
  wire mul_ln28_22_reg_3433_reg_n_116;
  wire mul_ln28_22_reg_3433_reg_n_117;
  wire mul_ln28_22_reg_3433_reg_n_118;
  wire mul_ln28_22_reg_3433_reg_n_119;
  wire mul_ln28_22_reg_3433_reg_n_120;
  wire mul_ln28_22_reg_3433_reg_n_121;
  wire mul_ln28_22_reg_3433_reg_n_122;
  wire mul_ln28_22_reg_3433_reg_n_123;
  wire mul_ln28_22_reg_3433_reg_n_124;
  wire mul_ln28_22_reg_3433_reg_n_125;
  wire mul_ln28_22_reg_3433_reg_n_126;
  wire mul_ln28_22_reg_3433_reg_n_127;
  wire mul_ln28_22_reg_3433_reg_n_128;
  wire mul_ln28_22_reg_3433_reg_n_129;
  wire mul_ln28_22_reg_3433_reg_n_130;
  wire mul_ln28_22_reg_3433_reg_n_131;
  wire mul_ln28_22_reg_3433_reg_n_132;
  wire mul_ln28_22_reg_3433_reg_n_133;
  wire mul_ln28_22_reg_3433_reg_n_134;
  wire mul_ln28_22_reg_3433_reg_n_135;
  wire mul_ln28_22_reg_3433_reg_n_136;
  wire mul_ln28_22_reg_3433_reg_n_137;
  wire mul_ln28_22_reg_3433_reg_n_138;
  wire mul_ln28_22_reg_3433_reg_n_139;
  wire mul_ln28_22_reg_3433_reg_n_140;
  wire mul_ln28_22_reg_3433_reg_n_141;
  wire mul_ln28_22_reg_3433_reg_n_142;
  wire mul_ln28_22_reg_3433_reg_n_143;
  wire mul_ln28_22_reg_3433_reg_n_144;
  wire mul_ln28_22_reg_3433_reg_n_145;
  wire mul_ln28_22_reg_3433_reg_n_146;
  wire mul_ln28_22_reg_3433_reg_n_147;
  wire mul_ln28_22_reg_3433_reg_n_148;
  wire mul_ln28_22_reg_3433_reg_n_149;
  wire mul_ln28_22_reg_3433_reg_n_150;
  wire mul_ln28_22_reg_3433_reg_n_151;
  wire mul_ln28_22_reg_3433_reg_n_152;
  wire mul_ln28_22_reg_3433_reg_n_153;
  wire mul_ln28_24_reg_3560_reg_n_106;
  wire mul_ln28_24_reg_3560_reg_n_107;
  wire mul_ln28_24_reg_3560_reg_n_108;
  wire mul_ln28_24_reg_3560_reg_n_109;
  wire mul_ln28_24_reg_3560_reg_n_110;
  wire mul_ln28_24_reg_3560_reg_n_111;
  wire mul_ln28_24_reg_3560_reg_n_112;
  wire mul_ln28_24_reg_3560_reg_n_113;
  wire mul_ln28_24_reg_3560_reg_n_114;
  wire mul_ln28_24_reg_3560_reg_n_115;
  wire mul_ln28_24_reg_3560_reg_n_116;
  wire mul_ln28_24_reg_3560_reg_n_117;
  wire mul_ln28_24_reg_3560_reg_n_118;
  wire mul_ln28_24_reg_3560_reg_n_119;
  wire mul_ln28_24_reg_3560_reg_n_120;
  wire mul_ln28_24_reg_3560_reg_n_121;
  wire mul_ln28_24_reg_3560_reg_n_122;
  wire mul_ln28_24_reg_3560_reg_n_123;
  wire mul_ln28_24_reg_3560_reg_n_124;
  wire mul_ln28_24_reg_3560_reg_n_125;
  wire mul_ln28_24_reg_3560_reg_n_126;
  wire mul_ln28_24_reg_3560_reg_n_127;
  wire mul_ln28_24_reg_3560_reg_n_128;
  wire mul_ln28_24_reg_3560_reg_n_129;
  wire mul_ln28_24_reg_3560_reg_n_130;
  wire mul_ln28_24_reg_3560_reg_n_131;
  wire mul_ln28_24_reg_3560_reg_n_132;
  wire mul_ln28_24_reg_3560_reg_n_133;
  wire mul_ln28_24_reg_3560_reg_n_134;
  wire mul_ln28_24_reg_3560_reg_n_135;
  wire mul_ln28_24_reg_3560_reg_n_136;
  wire mul_ln28_24_reg_3560_reg_n_137;
  wire mul_ln28_24_reg_3560_reg_n_138;
  wire mul_ln28_24_reg_3560_reg_n_139;
  wire mul_ln28_24_reg_3560_reg_n_140;
  wire mul_ln28_24_reg_3560_reg_n_141;
  wire mul_ln28_24_reg_3560_reg_n_142;
  wire mul_ln28_24_reg_3560_reg_n_143;
  wire mul_ln28_24_reg_3560_reg_n_144;
  wire mul_ln28_24_reg_3560_reg_n_145;
  wire mul_ln28_24_reg_3560_reg_n_146;
  wire mul_ln28_24_reg_3560_reg_n_147;
  wire mul_ln28_24_reg_3560_reg_n_148;
  wire mul_ln28_24_reg_3560_reg_n_149;
  wire mul_ln28_24_reg_3560_reg_n_150;
  wire mul_ln28_24_reg_3560_reg_n_151;
  wire mul_ln28_24_reg_3560_reg_n_152;
  wire mul_ln28_24_reg_3560_reg_n_153;
  wire mul_ln28_27_reg_4088_reg_n_106;
  wire mul_ln28_27_reg_4088_reg_n_107;
  wire mul_ln28_27_reg_4088_reg_n_108;
  wire mul_ln28_27_reg_4088_reg_n_109;
  wire mul_ln28_27_reg_4088_reg_n_110;
  wire mul_ln28_27_reg_4088_reg_n_111;
  wire mul_ln28_27_reg_4088_reg_n_112;
  wire mul_ln28_27_reg_4088_reg_n_113;
  wire mul_ln28_27_reg_4088_reg_n_114;
  wire mul_ln28_27_reg_4088_reg_n_115;
  wire mul_ln28_27_reg_4088_reg_n_116;
  wire mul_ln28_27_reg_4088_reg_n_117;
  wire mul_ln28_27_reg_4088_reg_n_118;
  wire mul_ln28_27_reg_4088_reg_n_119;
  wire mul_ln28_27_reg_4088_reg_n_120;
  wire mul_ln28_27_reg_4088_reg_n_121;
  wire mul_ln28_27_reg_4088_reg_n_122;
  wire mul_ln28_27_reg_4088_reg_n_123;
  wire mul_ln28_27_reg_4088_reg_n_124;
  wire mul_ln28_27_reg_4088_reg_n_125;
  wire mul_ln28_27_reg_4088_reg_n_126;
  wire mul_ln28_27_reg_4088_reg_n_127;
  wire mul_ln28_27_reg_4088_reg_n_128;
  wire mul_ln28_27_reg_4088_reg_n_129;
  wire mul_ln28_27_reg_4088_reg_n_130;
  wire mul_ln28_27_reg_4088_reg_n_131;
  wire mul_ln28_27_reg_4088_reg_n_132;
  wire mul_ln28_27_reg_4088_reg_n_133;
  wire mul_ln28_27_reg_4088_reg_n_134;
  wire mul_ln28_27_reg_4088_reg_n_135;
  wire mul_ln28_27_reg_4088_reg_n_136;
  wire mul_ln28_27_reg_4088_reg_n_137;
  wire mul_ln28_27_reg_4088_reg_n_138;
  wire mul_ln28_27_reg_4088_reg_n_139;
  wire mul_ln28_27_reg_4088_reg_n_140;
  wire mul_ln28_27_reg_4088_reg_n_141;
  wire mul_ln28_27_reg_4088_reg_n_142;
  wire mul_ln28_27_reg_4088_reg_n_143;
  wire mul_ln28_27_reg_4088_reg_n_144;
  wire mul_ln28_27_reg_4088_reg_n_145;
  wire mul_ln28_27_reg_4088_reg_n_146;
  wire mul_ln28_27_reg_4088_reg_n_147;
  wire mul_ln28_27_reg_4088_reg_n_148;
  wire mul_ln28_27_reg_4088_reg_n_149;
  wire mul_ln28_27_reg_4088_reg_n_150;
  wire mul_ln28_27_reg_4088_reg_n_151;
  wire mul_ln28_27_reg_4088_reg_n_152;
  wire mul_ln28_27_reg_4088_reg_n_153;
  wire mul_ln28_2_reg_4948_reg_n_106;
  wire mul_ln28_2_reg_4948_reg_n_107;
  wire mul_ln28_2_reg_4948_reg_n_108;
  wire mul_ln28_2_reg_4948_reg_n_109;
  wire mul_ln28_2_reg_4948_reg_n_110;
  wire mul_ln28_2_reg_4948_reg_n_111;
  wire mul_ln28_2_reg_4948_reg_n_112;
  wire mul_ln28_2_reg_4948_reg_n_113;
  wire mul_ln28_2_reg_4948_reg_n_114;
  wire mul_ln28_2_reg_4948_reg_n_115;
  wire mul_ln28_2_reg_4948_reg_n_116;
  wire mul_ln28_2_reg_4948_reg_n_117;
  wire mul_ln28_2_reg_4948_reg_n_118;
  wire mul_ln28_2_reg_4948_reg_n_119;
  wire mul_ln28_2_reg_4948_reg_n_120;
  wire mul_ln28_2_reg_4948_reg_n_121;
  wire mul_ln28_2_reg_4948_reg_n_122;
  wire mul_ln28_2_reg_4948_reg_n_123;
  wire mul_ln28_2_reg_4948_reg_n_124;
  wire mul_ln28_2_reg_4948_reg_n_125;
  wire mul_ln28_2_reg_4948_reg_n_126;
  wire mul_ln28_2_reg_4948_reg_n_127;
  wire mul_ln28_2_reg_4948_reg_n_128;
  wire mul_ln28_2_reg_4948_reg_n_129;
  wire mul_ln28_2_reg_4948_reg_n_130;
  wire mul_ln28_2_reg_4948_reg_n_131;
  wire mul_ln28_2_reg_4948_reg_n_132;
  wire mul_ln28_2_reg_4948_reg_n_133;
  wire mul_ln28_2_reg_4948_reg_n_134;
  wire mul_ln28_2_reg_4948_reg_n_135;
  wire mul_ln28_2_reg_4948_reg_n_136;
  wire mul_ln28_2_reg_4948_reg_n_137;
  wire mul_ln28_2_reg_4948_reg_n_138;
  wire mul_ln28_2_reg_4948_reg_n_139;
  wire mul_ln28_2_reg_4948_reg_n_140;
  wire mul_ln28_2_reg_4948_reg_n_141;
  wire mul_ln28_2_reg_4948_reg_n_142;
  wire mul_ln28_2_reg_4948_reg_n_143;
  wire mul_ln28_2_reg_4948_reg_n_144;
  wire mul_ln28_2_reg_4948_reg_n_145;
  wire mul_ln28_2_reg_4948_reg_n_146;
  wire mul_ln28_2_reg_4948_reg_n_147;
  wire mul_ln28_2_reg_4948_reg_n_148;
  wire mul_ln28_2_reg_4948_reg_n_149;
  wire mul_ln28_2_reg_4948_reg_n_150;
  wire mul_ln28_2_reg_4948_reg_n_151;
  wire mul_ln28_2_reg_4948_reg_n_152;
  wire mul_ln28_2_reg_4948_reg_n_153;
  wire mul_ln28_31_reg_3908_reg_n_106;
  wire mul_ln28_31_reg_3908_reg_n_107;
  wire mul_ln28_31_reg_3908_reg_n_108;
  wire mul_ln28_31_reg_3908_reg_n_109;
  wire mul_ln28_31_reg_3908_reg_n_110;
  wire mul_ln28_31_reg_3908_reg_n_111;
  wire mul_ln28_31_reg_3908_reg_n_112;
  wire mul_ln28_31_reg_3908_reg_n_113;
  wire mul_ln28_31_reg_3908_reg_n_114;
  wire mul_ln28_31_reg_3908_reg_n_115;
  wire mul_ln28_31_reg_3908_reg_n_116;
  wire mul_ln28_31_reg_3908_reg_n_117;
  wire mul_ln28_31_reg_3908_reg_n_118;
  wire mul_ln28_31_reg_3908_reg_n_119;
  wire mul_ln28_31_reg_3908_reg_n_120;
  wire mul_ln28_31_reg_3908_reg_n_121;
  wire mul_ln28_31_reg_3908_reg_n_122;
  wire mul_ln28_31_reg_3908_reg_n_123;
  wire mul_ln28_31_reg_3908_reg_n_124;
  wire mul_ln28_31_reg_3908_reg_n_125;
  wire mul_ln28_31_reg_3908_reg_n_126;
  wire mul_ln28_31_reg_3908_reg_n_127;
  wire mul_ln28_31_reg_3908_reg_n_128;
  wire mul_ln28_31_reg_3908_reg_n_129;
  wire mul_ln28_31_reg_3908_reg_n_130;
  wire mul_ln28_31_reg_3908_reg_n_131;
  wire mul_ln28_31_reg_3908_reg_n_132;
  wire mul_ln28_31_reg_3908_reg_n_133;
  wire mul_ln28_31_reg_3908_reg_n_134;
  wire mul_ln28_31_reg_3908_reg_n_135;
  wire mul_ln28_31_reg_3908_reg_n_136;
  wire mul_ln28_31_reg_3908_reg_n_137;
  wire mul_ln28_31_reg_3908_reg_n_138;
  wire mul_ln28_31_reg_3908_reg_n_139;
  wire mul_ln28_31_reg_3908_reg_n_140;
  wire mul_ln28_31_reg_3908_reg_n_141;
  wire mul_ln28_31_reg_3908_reg_n_142;
  wire mul_ln28_31_reg_3908_reg_n_143;
  wire mul_ln28_31_reg_3908_reg_n_144;
  wire mul_ln28_31_reg_3908_reg_n_145;
  wire mul_ln28_31_reg_3908_reg_n_146;
  wire mul_ln28_31_reg_3908_reg_n_147;
  wire mul_ln28_31_reg_3908_reg_n_148;
  wire mul_ln28_31_reg_3908_reg_n_149;
  wire mul_ln28_31_reg_3908_reg_n_150;
  wire mul_ln28_31_reg_3908_reg_n_151;
  wire mul_ln28_31_reg_3908_reg_n_152;
  wire mul_ln28_31_reg_3908_reg_n_153;
  wire mul_ln28_35_reg_4863_reg_i_1_n_0;
  wire mul_ln28_35_reg_4863_reg_n_106;
  wire mul_ln28_35_reg_4863_reg_n_107;
  wire mul_ln28_35_reg_4863_reg_n_108;
  wire mul_ln28_35_reg_4863_reg_n_109;
  wire mul_ln28_35_reg_4863_reg_n_110;
  wire mul_ln28_35_reg_4863_reg_n_111;
  wire mul_ln28_35_reg_4863_reg_n_112;
  wire mul_ln28_35_reg_4863_reg_n_113;
  wire mul_ln28_35_reg_4863_reg_n_114;
  wire mul_ln28_35_reg_4863_reg_n_115;
  wire mul_ln28_35_reg_4863_reg_n_116;
  wire mul_ln28_35_reg_4863_reg_n_117;
  wire mul_ln28_35_reg_4863_reg_n_118;
  wire mul_ln28_35_reg_4863_reg_n_119;
  wire mul_ln28_35_reg_4863_reg_n_120;
  wire mul_ln28_35_reg_4863_reg_n_121;
  wire mul_ln28_35_reg_4863_reg_n_122;
  wire mul_ln28_35_reg_4863_reg_n_123;
  wire mul_ln28_35_reg_4863_reg_n_124;
  wire mul_ln28_35_reg_4863_reg_n_125;
  wire mul_ln28_35_reg_4863_reg_n_126;
  wire mul_ln28_35_reg_4863_reg_n_127;
  wire mul_ln28_35_reg_4863_reg_n_128;
  wire mul_ln28_35_reg_4863_reg_n_129;
  wire mul_ln28_35_reg_4863_reg_n_130;
  wire mul_ln28_35_reg_4863_reg_n_131;
  wire mul_ln28_35_reg_4863_reg_n_132;
  wire mul_ln28_35_reg_4863_reg_n_133;
  wire mul_ln28_35_reg_4863_reg_n_134;
  wire mul_ln28_35_reg_4863_reg_n_135;
  wire mul_ln28_35_reg_4863_reg_n_136;
  wire mul_ln28_35_reg_4863_reg_n_137;
  wire mul_ln28_35_reg_4863_reg_n_138;
  wire mul_ln28_35_reg_4863_reg_n_139;
  wire mul_ln28_35_reg_4863_reg_n_140;
  wire mul_ln28_35_reg_4863_reg_n_141;
  wire mul_ln28_35_reg_4863_reg_n_142;
  wire mul_ln28_35_reg_4863_reg_n_143;
  wire mul_ln28_35_reg_4863_reg_n_144;
  wire mul_ln28_35_reg_4863_reg_n_145;
  wire mul_ln28_35_reg_4863_reg_n_146;
  wire mul_ln28_35_reg_4863_reg_n_147;
  wire mul_ln28_35_reg_4863_reg_n_148;
  wire mul_ln28_35_reg_4863_reg_n_149;
  wire mul_ln28_35_reg_4863_reg_n_150;
  wire mul_ln28_35_reg_4863_reg_n_151;
  wire mul_ln28_35_reg_4863_reg_n_152;
  wire mul_ln28_35_reg_4863_reg_n_153;
  wire mul_ln28_43_reg_4267_reg_n_106;
  wire mul_ln28_43_reg_4267_reg_n_107;
  wire mul_ln28_43_reg_4267_reg_n_108;
  wire mul_ln28_43_reg_4267_reg_n_109;
  wire mul_ln28_43_reg_4267_reg_n_110;
  wire mul_ln28_43_reg_4267_reg_n_111;
  wire mul_ln28_43_reg_4267_reg_n_112;
  wire mul_ln28_43_reg_4267_reg_n_113;
  wire mul_ln28_43_reg_4267_reg_n_114;
  wire mul_ln28_43_reg_4267_reg_n_115;
  wire mul_ln28_43_reg_4267_reg_n_116;
  wire mul_ln28_43_reg_4267_reg_n_117;
  wire mul_ln28_43_reg_4267_reg_n_118;
  wire mul_ln28_43_reg_4267_reg_n_119;
  wire mul_ln28_43_reg_4267_reg_n_120;
  wire mul_ln28_43_reg_4267_reg_n_121;
  wire mul_ln28_43_reg_4267_reg_n_122;
  wire mul_ln28_43_reg_4267_reg_n_123;
  wire mul_ln28_43_reg_4267_reg_n_124;
  wire mul_ln28_43_reg_4267_reg_n_125;
  wire mul_ln28_43_reg_4267_reg_n_126;
  wire mul_ln28_43_reg_4267_reg_n_127;
  wire mul_ln28_43_reg_4267_reg_n_128;
  wire mul_ln28_43_reg_4267_reg_n_129;
  wire mul_ln28_43_reg_4267_reg_n_130;
  wire mul_ln28_43_reg_4267_reg_n_131;
  wire mul_ln28_43_reg_4267_reg_n_132;
  wire mul_ln28_43_reg_4267_reg_n_133;
  wire mul_ln28_43_reg_4267_reg_n_134;
  wire mul_ln28_43_reg_4267_reg_n_135;
  wire mul_ln28_43_reg_4267_reg_n_136;
  wire mul_ln28_43_reg_4267_reg_n_137;
  wire mul_ln28_43_reg_4267_reg_n_138;
  wire mul_ln28_43_reg_4267_reg_n_139;
  wire mul_ln28_43_reg_4267_reg_n_140;
  wire mul_ln28_43_reg_4267_reg_n_141;
  wire mul_ln28_43_reg_4267_reg_n_142;
  wire mul_ln28_43_reg_4267_reg_n_143;
  wire mul_ln28_43_reg_4267_reg_n_144;
  wire mul_ln28_43_reg_4267_reg_n_145;
  wire mul_ln28_43_reg_4267_reg_n_146;
  wire mul_ln28_43_reg_4267_reg_n_147;
  wire mul_ln28_43_reg_4267_reg_n_148;
  wire mul_ln28_43_reg_4267_reg_n_149;
  wire mul_ln28_43_reg_4267_reg_n_150;
  wire mul_ln28_43_reg_4267_reg_n_151;
  wire mul_ln28_43_reg_4267_reg_n_152;
  wire mul_ln28_43_reg_4267_reg_n_153;
  wire mul_ln28_45_reg_4905_reg_i_1_n_0;
  wire mul_ln28_45_reg_4905_reg_n_106;
  wire mul_ln28_45_reg_4905_reg_n_107;
  wire mul_ln28_45_reg_4905_reg_n_108;
  wire mul_ln28_45_reg_4905_reg_n_109;
  wire mul_ln28_45_reg_4905_reg_n_110;
  wire mul_ln28_45_reg_4905_reg_n_111;
  wire mul_ln28_45_reg_4905_reg_n_112;
  wire mul_ln28_45_reg_4905_reg_n_113;
  wire mul_ln28_45_reg_4905_reg_n_114;
  wire mul_ln28_45_reg_4905_reg_n_115;
  wire mul_ln28_45_reg_4905_reg_n_116;
  wire mul_ln28_45_reg_4905_reg_n_117;
  wire mul_ln28_45_reg_4905_reg_n_118;
  wire mul_ln28_45_reg_4905_reg_n_119;
  wire mul_ln28_45_reg_4905_reg_n_120;
  wire mul_ln28_45_reg_4905_reg_n_121;
  wire mul_ln28_45_reg_4905_reg_n_122;
  wire mul_ln28_45_reg_4905_reg_n_123;
  wire mul_ln28_45_reg_4905_reg_n_124;
  wire mul_ln28_45_reg_4905_reg_n_125;
  wire mul_ln28_45_reg_4905_reg_n_126;
  wire mul_ln28_45_reg_4905_reg_n_127;
  wire mul_ln28_45_reg_4905_reg_n_128;
  wire mul_ln28_45_reg_4905_reg_n_129;
  wire mul_ln28_45_reg_4905_reg_n_130;
  wire mul_ln28_45_reg_4905_reg_n_131;
  wire mul_ln28_45_reg_4905_reg_n_132;
  wire mul_ln28_45_reg_4905_reg_n_133;
  wire mul_ln28_45_reg_4905_reg_n_134;
  wire mul_ln28_45_reg_4905_reg_n_135;
  wire mul_ln28_45_reg_4905_reg_n_136;
  wire mul_ln28_45_reg_4905_reg_n_137;
  wire mul_ln28_45_reg_4905_reg_n_138;
  wire mul_ln28_45_reg_4905_reg_n_139;
  wire mul_ln28_45_reg_4905_reg_n_140;
  wire mul_ln28_45_reg_4905_reg_n_141;
  wire mul_ln28_45_reg_4905_reg_n_142;
  wire mul_ln28_45_reg_4905_reg_n_143;
  wire mul_ln28_45_reg_4905_reg_n_144;
  wire mul_ln28_45_reg_4905_reg_n_145;
  wire mul_ln28_45_reg_4905_reg_n_146;
  wire mul_ln28_45_reg_4905_reg_n_147;
  wire mul_ln28_45_reg_4905_reg_n_148;
  wire mul_ln28_45_reg_4905_reg_n_149;
  wire mul_ln28_45_reg_4905_reg_n_150;
  wire mul_ln28_45_reg_4905_reg_n_151;
  wire mul_ln28_45_reg_4905_reg_n_152;
  wire mul_ln28_45_reg_4905_reg_n_153;
  wire mul_ln28_56_reg_4320_reg_n_106;
  wire mul_ln28_56_reg_4320_reg_n_107;
  wire mul_ln28_56_reg_4320_reg_n_108;
  wire mul_ln28_56_reg_4320_reg_n_109;
  wire mul_ln28_56_reg_4320_reg_n_110;
  wire mul_ln28_56_reg_4320_reg_n_111;
  wire mul_ln28_56_reg_4320_reg_n_112;
  wire mul_ln28_56_reg_4320_reg_n_113;
  wire mul_ln28_56_reg_4320_reg_n_114;
  wire mul_ln28_56_reg_4320_reg_n_115;
  wire mul_ln28_56_reg_4320_reg_n_116;
  wire mul_ln28_56_reg_4320_reg_n_117;
  wire mul_ln28_56_reg_4320_reg_n_118;
  wire mul_ln28_56_reg_4320_reg_n_119;
  wire mul_ln28_56_reg_4320_reg_n_120;
  wire mul_ln28_56_reg_4320_reg_n_121;
  wire mul_ln28_56_reg_4320_reg_n_122;
  wire mul_ln28_56_reg_4320_reg_n_123;
  wire mul_ln28_56_reg_4320_reg_n_124;
  wire mul_ln28_56_reg_4320_reg_n_125;
  wire mul_ln28_56_reg_4320_reg_n_126;
  wire mul_ln28_56_reg_4320_reg_n_127;
  wire mul_ln28_56_reg_4320_reg_n_128;
  wire mul_ln28_56_reg_4320_reg_n_129;
  wire mul_ln28_56_reg_4320_reg_n_130;
  wire mul_ln28_56_reg_4320_reg_n_131;
  wire mul_ln28_56_reg_4320_reg_n_132;
  wire mul_ln28_56_reg_4320_reg_n_133;
  wire mul_ln28_56_reg_4320_reg_n_134;
  wire mul_ln28_56_reg_4320_reg_n_135;
  wire mul_ln28_56_reg_4320_reg_n_136;
  wire mul_ln28_56_reg_4320_reg_n_137;
  wire mul_ln28_56_reg_4320_reg_n_138;
  wire mul_ln28_56_reg_4320_reg_n_139;
  wire mul_ln28_56_reg_4320_reg_n_140;
  wire mul_ln28_56_reg_4320_reg_n_141;
  wire mul_ln28_56_reg_4320_reg_n_142;
  wire mul_ln28_56_reg_4320_reg_n_143;
  wire mul_ln28_56_reg_4320_reg_n_144;
  wire mul_ln28_56_reg_4320_reg_n_145;
  wire mul_ln28_56_reg_4320_reg_n_146;
  wire mul_ln28_56_reg_4320_reg_n_147;
  wire mul_ln28_56_reg_4320_reg_n_148;
  wire mul_ln28_56_reg_4320_reg_n_149;
  wire mul_ln28_56_reg_4320_reg_n_150;
  wire mul_ln28_56_reg_4320_reg_n_151;
  wire mul_ln28_56_reg_4320_reg_n_152;
  wire mul_ln28_56_reg_4320_reg_n_153;
  wire mul_ln28_57_reg_4795_reg_n_106;
  wire mul_ln28_57_reg_4795_reg_n_107;
  wire mul_ln28_57_reg_4795_reg_n_108;
  wire mul_ln28_57_reg_4795_reg_n_109;
  wire mul_ln28_57_reg_4795_reg_n_110;
  wire mul_ln28_57_reg_4795_reg_n_111;
  wire mul_ln28_57_reg_4795_reg_n_112;
  wire mul_ln28_57_reg_4795_reg_n_113;
  wire mul_ln28_57_reg_4795_reg_n_114;
  wire mul_ln28_57_reg_4795_reg_n_115;
  wire mul_ln28_57_reg_4795_reg_n_116;
  wire mul_ln28_57_reg_4795_reg_n_117;
  wire mul_ln28_57_reg_4795_reg_n_118;
  wire mul_ln28_57_reg_4795_reg_n_119;
  wire mul_ln28_57_reg_4795_reg_n_120;
  wire mul_ln28_57_reg_4795_reg_n_121;
  wire mul_ln28_57_reg_4795_reg_n_122;
  wire mul_ln28_57_reg_4795_reg_n_123;
  wire mul_ln28_57_reg_4795_reg_n_124;
  wire mul_ln28_57_reg_4795_reg_n_125;
  wire mul_ln28_57_reg_4795_reg_n_126;
  wire mul_ln28_57_reg_4795_reg_n_127;
  wire mul_ln28_57_reg_4795_reg_n_128;
  wire mul_ln28_57_reg_4795_reg_n_129;
  wire mul_ln28_57_reg_4795_reg_n_130;
  wire mul_ln28_57_reg_4795_reg_n_131;
  wire mul_ln28_57_reg_4795_reg_n_132;
  wire mul_ln28_57_reg_4795_reg_n_133;
  wire mul_ln28_57_reg_4795_reg_n_134;
  wire mul_ln28_57_reg_4795_reg_n_135;
  wire mul_ln28_57_reg_4795_reg_n_136;
  wire mul_ln28_57_reg_4795_reg_n_137;
  wire mul_ln28_57_reg_4795_reg_n_138;
  wire mul_ln28_57_reg_4795_reg_n_139;
  wire mul_ln28_57_reg_4795_reg_n_140;
  wire mul_ln28_57_reg_4795_reg_n_141;
  wire mul_ln28_57_reg_4795_reg_n_142;
  wire mul_ln28_57_reg_4795_reg_n_143;
  wire mul_ln28_57_reg_4795_reg_n_144;
  wire mul_ln28_57_reg_4795_reg_n_145;
  wire mul_ln28_57_reg_4795_reg_n_146;
  wire mul_ln28_57_reg_4795_reg_n_147;
  wire mul_ln28_57_reg_4795_reg_n_148;
  wire mul_ln28_57_reg_4795_reg_n_149;
  wire mul_ln28_57_reg_4795_reg_n_150;
  wire mul_ln28_57_reg_4795_reg_n_151;
  wire mul_ln28_57_reg_4795_reg_n_152;
  wire mul_ln28_57_reg_4795_reg_n_153;
  wire mul_ln28_58_reg_4515_reg_n_106;
  wire mul_ln28_58_reg_4515_reg_n_107;
  wire mul_ln28_58_reg_4515_reg_n_108;
  wire mul_ln28_58_reg_4515_reg_n_109;
  wire mul_ln28_58_reg_4515_reg_n_110;
  wire mul_ln28_58_reg_4515_reg_n_111;
  wire mul_ln28_58_reg_4515_reg_n_112;
  wire mul_ln28_58_reg_4515_reg_n_113;
  wire mul_ln28_58_reg_4515_reg_n_114;
  wire mul_ln28_58_reg_4515_reg_n_115;
  wire mul_ln28_58_reg_4515_reg_n_116;
  wire mul_ln28_58_reg_4515_reg_n_117;
  wire mul_ln28_58_reg_4515_reg_n_118;
  wire mul_ln28_58_reg_4515_reg_n_119;
  wire mul_ln28_58_reg_4515_reg_n_120;
  wire mul_ln28_58_reg_4515_reg_n_121;
  wire mul_ln28_58_reg_4515_reg_n_122;
  wire mul_ln28_58_reg_4515_reg_n_123;
  wire mul_ln28_58_reg_4515_reg_n_124;
  wire mul_ln28_58_reg_4515_reg_n_125;
  wire mul_ln28_58_reg_4515_reg_n_126;
  wire mul_ln28_58_reg_4515_reg_n_127;
  wire mul_ln28_58_reg_4515_reg_n_128;
  wire mul_ln28_58_reg_4515_reg_n_129;
  wire mul_ln28_58_reg_4515_reg_n_130;
  wire mul_ln28_58_reg_4515_reg_n_131;
  wire mul_ln28_58_reg_4515_reg_n_132;
  wire mul_ln28_58_reg_4515_reg_n_133;
  wire mul_ln28_58_reg_4515_reg_n_134;
  wire mul_ln28_58_reg_4515_reg_n_135;
  wire mul_ln28_58_reg_4515_reg_n_136;
  wire mul_ln28_58_reg_4515_reg_n_137;
  wire mul_ln28_58_reg_4515_reg_n_138;
  wire mul_ln28_58_reg_4515_reg_n_139;
  wire mul_ln28_58_reg_4515_reg_n_140;
  wire mul_ln28_58_reg_4515_reg_n_141;
  wire mul_ln28_58_reg_4515_reg_n_142;
  wire mul_ln28_58_reg_4515_reg_n_143;
  wire mul_ln28_58_reg_4515_reg_n_144;
  wire mul_ln28_58_reg_4515_reg_n_145;
  wire mul_ln28_58_reg_4515_reg_n_146;
  wire mul_ln28_58_reg_4515_reg_n_147;
  wire mul_ln28_58_reg_4515_reg_n_148;
  wire mul_ln28_58_reg_4515_reg_n_149;
  wire mul_ln28_58_reg_4515_reg_n_150;
  wire mul_ln28_58_reg_4515_reg_n_151;
  wire mul_ln28_58_reg_4515_reg_n_152;
  wire mul_ln28_58_reg_4515_reg_n_153;
  wire mul_ln28_5_reg_3312_reg_n_106;
  wire mul_ln28_5_reg_3312_reg_n_107;
  wire mul_ln28_5_reg_3312_reg_n_108;
  wire mul_ln28_5_reg_3312_reg_n_109;
  wire mul_ln28_5_reg_3312_reg_n_110;
  wire mul_ln28_5_reg_3312_reg_n_111;
  wire mul_ln28_5_reg_3312_reg_n_112;
  wire mul_ln28_5_reg_3312_reg_n_113;
  wire mul_ln28_5_reg_3312_reg_n_114;
  wire mul_ln28_5_reg_3312_reg_n_115;
  wire mul_ln28_5_reg_3312_reg_n_116;
  wire mul_ln28_5_reg_3312_reg_n_117;
  wire mul_ln28_5_reg_3312_reg_n_118;
  wire mul_ln28_5_reg_3312_reg_n_119;
  wire mul_ln28_5_reg_3312_reg_n_120;
  wire mul_ln28_5_reg_3312_reg_n_121;
  wire mul_ln28_5_reg_3312_reg_n_122;
  wire mul_ln28_5_reg_3312_reg_n_123;
  wire mul_ln28_5_reg_3312_reg_n_124;
  wire mul_ln28_5_reg_3312_reg_n_125;
  wire mul_ln28_5_reg_3312_reg_n_126;
  wire mul_ln28_5_reg_3312_reg_n_127;
  wire mul_ln28_5_reg_3312_reg_n_128;
  wire mul_ln28_5_reg_3312_reg_n_129;
  wire mul_ln28_5_reg_3312_reg_n_130;
  wire mul_ln28_5_reg_3312_reg_n_131;
  wire mul_ln28_5_reg_3312_reg_n_132;
  wire mul_ln28_5_reg_3312_reg_n_133;
  wire mul_ln28_5_reg_3312_reg_n_134;
  wire mul_ln28_5_reg_3312_reg_n_135;
  wire mul_ln28_5_reg_3312_reg_n_136;
  wire mul_ln28_5_reg_3312_reg_n_137;
  wire mul_ln28_5_reg_3312_reg_n_138;
  wire mul_ln28_5_reg_3312_reg_n_139;
  wire mul_ln28_5_reg_3312_reg_n_140;
  wire mul_ln28_5_reg_3312_reg_n_141;
  wire mul_ln28_5_reg_3312_reg_n_142;
  wire mul_ln28_5_reg_3312_reg_n_143;
  wire mul_ln28_5_reg_3312_reg_n_144;
  wire mul_ln28_5_reg_3312_reg_n_145;
  wire mul_ln28_5_reg_3312_reg_n_146;
  wire mul_ln28_5_reg_3312_reg_n_147;
  wire mul_ln28_5_reg_3312_reg_n_148;
  wire mul_ln28_5_reg_3312_reg_n_149;
  wire mul_ln28_5_reg_3312_reg_n_150;
  wire mul_ln28_5_reg_3312_reg_n_151;
  wire mul_ln28_5_reg_3312_reg_n_152;
  wire mul_ln28_5_reg_3312_reg_n_153;
  wire mul_ln28_61_reg_3201_reg_n_106;
  wire mul_ln28_61_reg_3201_reg_n_107;
  wire mul_ln28_61_reg_3201_reg_n_108;
  wire mul_ln28_61_reg_3201_reg_n_109;
  wire mul_ln28_61_reg_3201_reg_n_110;
  wire mul_ln28_61_reg_3201_reg_n_111;
  wire mul_ln28_61_reg_3201_reg_n_112;
  wire mul_ln28_61_reg_3201_reg_n_113;
  wire mul_ln28_61_reg_3201_reg_n_114;
  wire mul_ln28_61_reg_3201_reg_n_115;
  wire mul_ln28_61_reg_3201_reg_n_116;
  wire mul_ln28_61_reg_3201_reg_n_117;
  wire mul_ln28_61_reg_3201_reg_n_118;
  wire mul_ln28_61_reg_3201_reg_n_119;
  wire mul_ln28_61_reg_3201_reg_n_120;
  wire mul_ln28_61_reg_3201_reg_n_121;
  wire mul_ln28_61_reg_3201_reg_n_122;
  wire mul_ln28_61_reg_3201_reg_n_123;
  wire mul_ln28_61_reg_3201_reg_n_124;
  wire mul_ln28_61_reg_3201_reg_n_125;
  wire mul_ln28_61_reg_3201_reg_n_126;
  wire mul_ln28_61_reg_3201_reg_n_127;
  wire mul_ln28_61_reg_3201_reg_n_128;
  wire mul_ln28_61_reg_3201_reg_n_129;
  wire mul_ln28_61_reg_3201_reg_n_130;
  wire mul_ln28_61_reg_3201_reg_n_131;
  wire mul_ln28_61_reg_3201_reg_n_132;
  wire mul_ln28_61_reg_3201_reg_n_133;
  wire mul_ln28_61_reg_3201_reg_n_134;
  wire mul_ln28_61_reg_3201_reg_n_135;
  wire mul_ln28_61_reg_3201_reg_n_136;
  wire mul_ln28_61_reg_3201_reg_n_137;
  wire mul_ln28_61_reg_3201_reg_n_138;
  wire mul_ln28_61_reg_3201_reg_n_139;
  wire mul_ln28_61_reg_3201_reg_n_140;
  wire mul_ln28_61_reg_3201_reg_n_141;
  wire mul_ln28_61_reg_3201_reg_n_142;
  wire mul_ln28_61_reg_3201_reg_n_143;
  wire mul_ln28_61_reg_3201_reg_n_144;
  wire mul_ln28_61_reg_3201_reg_n_145;
  wire mul_ln28_61_reg_3201_reg_n_146;
  wire mul_ln28_61_reg_3201_reg_n_147;
  wire mul_ln28_61_reg_3201_reg_n_148;
  wire mul_ln28_61_reg_3201_reg_n_149;
  wire mul_ln28_61_reg_3201_reg_n_150;
  wire mul_ln28_61_reg_3201_reg_n_151;
  wire mul_ln28_61_reg_3201_reg_n_152;
  wire mul_ln28_61_reg_3201_reg_n_153;
  wire mul_ln28_62_reg_3950_reg_n_106;
  wire mul_ln28_62_reg_3950_reg_n_107;
  wire mul_ln28_62_reg_3950_reg_n_108;
  wire mul_ln28_62_reg_3950_reg_n_109;
  wire mul_ln28_62_reg_3950_reg_n_110;
  wire mul_ln28_62_reg_3950_reg_n_111;
  wire mul_ln28_62_reg_3950_reg_n_112;
  wire mul_ln28_62_reg_3950_reg_n_113;
  wire mul_ln28_62_reg_3950_reg_n_114;
  wire mul_ln28_62_reg_3950_reg_n_115;
  wire mul_ln28_62_reg_3950_reg_n_116;
  wire mul_ln28_62_reg_3950_reg_n_117;
  wire mul_ln28_62_reg_3950_reg_n_118;
  wire mul_ln28_62_reg_3950_reg_n_119;
  wire mul_ln28_62_reg_3950_reg_n_120;
  wire mul_ln28_62_reg_3950_reg_n_121;
  wire mul_ln28_62_reg_3950_reg_n_122;
  wire mul_ln28_62_reg_3950_reg_n_123;
  wire mul_ln28_62_reg_3950_reg_n_124;
  wire mul_ln28_62_reg_3950_reg_n_125;
  wire mul_ln28_62_reg_3950_reg_n_126;
  wire mul_ln28_62_reg_3950_reg_n_127;
  wire mul_ln28_62_reg_3950_reg_n_128;
  wire mul_ln28_62_reg_3950_reg_n_129;
  wire mul_ln28_62_reg_3950_reg_n_130;
  wire mul_ln28_62_reg_3950_reg_n_131;
  wire mul_ln28_62_reg_3950_reg_n_132;
  wire mul_ln28_62_reg_3950_reg_n_133;
  wire mul_ln28_62_reg_3950_reg_n_134;
  wire mul_ln28_62_reg_3950_reg_n_135;
  wire mul_ln28_62_reg_3950_reg_n_136;
  wire mul_ln28_62_reg_3950_reg_n_137;
  wire mul_ln28_62_reg_3950_reg_n_138;
  wire mul_ln28_62_reg_3950_reg_n_139;
  wire mul_ln28_62_reg_3950_reg_n_140;
  wire mul_ln28_62_reg_3950_reg_n_141;
  wire mul_ln28_62_reg_3950_reg_n_142;
  wire mul_ln28_62_reg_3950_reg_n_143;
  wire mul_ln28_62_reg_3950_reg_n_144;
  wire mul_ln28_62_reg_3950_reg_n_145;
  wire mul_ln28_62_reg_3950_reg_n_146;
  wire mul_ln28_62_reg_3950_reg_n_147;
  wire mul_ln28_62_reg_3950_reg_n_148;
  wire mul_ln28_62_reg_3950_reg_n_149;
  wire mul_ln28_62_reg_3950_reg_n_150;
  wire mul_ln28_62_reg_3950_reg_n_151;
  wire mul_ln28_62_reg_3950_reg_n_152;
  wire mul_ln28_62_reg_3950_reg_n_153;
  wire mul_ln28_63_reg_4568_reg_n_106;
  wire mul_ln28_63_reg_4568_reg_n_107;
  wire mul_ln28_63_reg_4568_reg_n_108;
  wire mul_ln28_63_reg_4568_reg_n_109;
  wire mul_ln28_63_reg_4568_reg_n_110;
  wire mul_ln28_63_reg_4568_reg_n_111;
  wire mul_ln28_63_reg_4568_reg_n_112;
  wire mul_ln28_63_reg_4568_reg_n_113;
  wire mul_ln28_63_reg_4568_reg_n_114;
  wire mul_ln28_63_reg_4568_reg_n_115;
  wire mul_ln28_63_reg_4568_reg_n_116;
  wire mul_ln28_63_reg_4568_reg_n_117;
  wire mul_ln28_63_reg_4568_reg_n_118;
  wire mul_ln28_63_reg_4568_reg_n_119;
  wire mul_ln28_63_reg_4568_reg_n_120;
  wire mul_ln28_63_reg_4568_reg_n_121;
  wire mul_ln28_63_reg_4568_reg_n_122;
  wire mul_ln28_63_reg_4568_reg_n_123;
  wire mul_ln28_63_reg_4568_reg_n_124;
  wire mul_ln28_63_reg_4568_reg_n_125;
  wire mul_ln28_63_reg_4568_reg_n_126;
  wire mul_ln28_63_reg_4568_reg_n_127;
  wire mul_ln28_63_reg_4568_reg_n_128;
  wire mul_ln28_63_reg_4568_reg_n_129;
  wire mul_ln28_63_reg_4568_reg_n_130;
  wire mul_ln28_63_reg_4568_reg_n_131;
  wire mul_ln28_63_reg_4568_reg_n_132;
  wire mul_ln28_63_reg_4568_reg_n_133;
  wire mul_ln28_63_reg_4568_reg_n_134;
  wire mul_ln28_63_reg_4568_reg_n_135;
  wire mul_ln28_63_reg_4568_reg_n_136;
  wire mul_ln28_63_reg_4568_reg_n_137;
  wire mul_ln28_63_reg_4568_reg_n_138;
  wire mul_ln28_63_reg_4568_reg_n_139;
  wire mul_ln28_63_reg_4568_reg_n_140;
  wire mul_ln28_63_reg_4568_reg_n_141;
  wire mul_ln28_63_reg_4568_reg_n_142;
  wire mul_ln28_63_reg_4568_reg_n_143;
  wire mul_ln28_63_reg_4568_reg_n_144;
  wire mul_ln28_63_reg_4568_reg_n_145;
  wire mul_ln28_63_reg_4568_reg_n_146;
  wire mul_ln28_63_reg_4568_reg_n_147;
  wire mul_ln28_63_reg_4568_reg_n_148;
  wire mul_ln28_63_reg_4568_reg_n_149;
  wire mul_ln28_63_reg_4568_reg_n_150;
  wire mul_ln28_63_reg_4568_reg_n_151;
  wire mul_ln28_63_reg_4568_reg_n_152;
  wire mul_ln28_63_reg_4568_reg_n_153;
  wire mul_ln28_66_reg_4209_reg_n_106;
  wire mul_ln28_66_reg_4209_reg_n_107;
  wire mul_ln28_66_reg_4209_reg_n_108;
  wire mul_ln28_66_reg_4209_reg_n_109;
  wire mul_ln28_66_reg_4209_reg_n_110;
  wire mul_ln28_66_reg_4209_reg_n_111;
  wire mul_ln28_66_reg_4209_reg_n_112;
  wire mul_ln28_66_reg_4209_reg_n_113;
  wire mul_ln28_66_reg_4209_reg_n_114;
  wire mul_ln28_66_reg_4209_reg_n_115;
  wire mul_ln28_66_reg_4209_reg_n_116;
  wire mul_ln28_66_reg_4209_reg_n_117;
  wire mul_ln28_66_reg_4209_reg_n_118;
  wire mul_ln28_66_reg_4209_reg_n_119;
  wire mul_ln28_66_reg_4209_reg_n_120;
  wire mul_ln28_66_reg_4209_reg_n_121;
  wire mul_ln28_66_reg_4209_reg_n_122;
  wire mul_ln28_66_reg_4209_reg_n_123;
  wire mul_ln28_66_reg_4209_reg_n_124;
  wire mul_ln28_66_reg_4209_reg_n_125;
  wire mul_ln28_66_reg_4209_reg_n_126;
  wire mul_ln28_66_reg_4209_reg_n_127;
  wire mul_ln28_66_reg_4209_reg_n_128;
  wire mul_ln28_66_reg_4209_reg_n_129;
  wire mul_ln28_66_reg_4209_reg_n_130;
  wire mul_ln28_66_reg_4209_reg_n_131;
  wire mul_ln28_66_reg_4209_reg_n_132;
  wire mul_ln28_66_reg_4209_reg_n_133;
  wire mul_ln28_66_reg_4209_reg_n_134;
  wire mul_ln28_66_reg_4209_reg_n_135;
  wire mul_ln28_66_reg_4209_reg_n_136;
  wire mul_ln28_66_reg_4209_reg_n_137;
  wire mul_ln28_66_reg_4209_reg_n_138;
  wire mul_ln28_66_reg_4209_reg_n_139;
  wire mul_ln28_66_reg_4209_reg_n_140;
  wire mul_ln28_66_reg_4209_reg_n_141;
  wire mul_ln28_66_reg_4209_reg_n_142;
  wire mul_ln28_66_reg_4209_reg_n_143;
  wire mul_ln28_66_reg_4209_reg_n_144;
  wire mul_ln28_66_reg_4209_reg_n_145;
  wire mul_ln28_66_reg_4209_reg_n_146;
  wire mul_ln28_66_reg_4209_reg_n_147;
  wire mul_ln28_66_reg_4209_reg_n_148;
  wire mul_ln28_66_reg_4209_reg_n_149;
  wire mul_ln28_66_reg_4209_reg_n_150;
  wire mul_ln28_66_reg_4209_reg_n_151;
  wire mul_ln28_66_reg_4209_reg_n_152;
  wire mul_ln28_66_reg_4209_reg_n_153;
  wire mul_ln28_70_reg_4742_reg_n_106;
  wire mul_ln28_70_reg_4742_reg_n_107;
  wire mul_ln28_70_reg_4742_reg_n_108;
  wire mul_ln28_70_reg_4742_reg_n_109;
  wire mul_ln28_70_reg_4742_reg_n_110;
  wire mul_ln28_70_reg_4742_reg_n_111;
  wire mul_ln28_70_reg_4742_reg_n_112;
  wire mul_ln28_70_reg_4742_reg_n_113;
  wire mul_ln28_70_reg_4742_reg_n_114;
  wire mul_ln28_70_reg_4742_reg_n_115;
  wire mul_ln28_70_reg_4742_reg_n_116;
  wire mul_ln28_70_reg_4742_reg_n_117;
  wire mul_ln28_70_reg_4742_reg_n_118;
  wire mul_ln28_70_reg_4742_reg_n_119;
  wire mul_ln28_70_reg_4742_reg_n_120;
  wire mul_ln28_70_reg_4742_reg_n_121;
  wire mul_ln28_70_reg_4742_reg_n_122;
  wire mul_ln28_70_reg_4742_reg_n_123;
  wire mul_ln28_70_reg_4742_reg_n_124;
  wire mul_ln28_70_reg_4742_reg_n_125;
  wire mul_ln28_70_reg_4742_reg_n_126;
  wire mul_ln28_70_reg_4742_reg_n_127;
  wire mul_ln28_70_reg_4742_reg_n_128;
  wire mul_ln28_70_reg_4742_reg_n_129;
  wire mul_ln28_70_reg_4742_reg_n_130;
  wire mul_ln28_70_reg_4742_reg_n_131;
  wire mul_ln28_70_reg_4742_reg_n_132;
  wire mul_ln28_70_reg_4742_reg_n_133;
  wire mul_ln28_70_reg_4742_reg_n_134;
  wire mul_ln28_70_reg_4742_reg_n_135;
  wire mul_ln28_70_reg_4742_reg_n_136;
  wire mul_ln28_70_reg_4742_reg_n_137;
  wire mul_ln28_70_reg_4742_reg_n_138;
  wire mul_ln28_70_reg_4742_reg_n_139;
  wire mul_ln28_70_reg_4742_reg_n_140;
  wire mul_ln28_70_reg_4742_reg_n_141;
  wire mul_ln28_70_reg_4742_reg_n_142;
  wire mul_ln28_70_reg_4742_reg_n_143;
  wire mul_ln28_70_reg_4742_reg_n_144;
  wire mul_ln28_70_reg_4742_reg_n_145;
  wire mul_ln28_70_reg_4742_reg_n_146;
  wire mul_ln28_70_reg_4742_reg_n_147;
  wire mul_ln28_70_reg_4742_reg_n_148;
  wire mul_ln28_70_reg_4742_reg_n_149;
  wire mul_ln28_70_reg_4742_reg_n_150;
  wire mul_ln28_70_reg_4742_reg_n_151;
  wire mul_ln28_70_reg_4742_reg_n_152;
  wire mul_ln28_70_reg_4742_reg_n_153;
  wire mul_ln28_73_reg_3787_reg_n_106;
  wire mul_ln28_73_reg_3787_reg_n_107;
  wire mul_ln28_73_reg_3787_reg_n_108;
  wire mul_ln28_73_reg_3787_reg_n_109;
  wire mul_ln28_73_reg_3787_reg_n_110;
  wire mul_ln28_73_reg_3787_reg_n_111;
  wire mul_ln28_73_reg_3787_reg_n_112;
  wire mul_ln28_73_reg_3787_reg_n_113;
  wire mul_ln28_73_reg_3787_reg_n_114;
  wire mul_ln28_73_reg_3787_reg_n_115;
  wire mul_ln28_73_reg_3787_reg_n_116;
  wire mul_ln28_73_reg_3787_reg_n_117;
  wire mul_ln28_73_reg_3787_reg_n_118;
  wire mul_ln28_73_reg_3787_reg_n_119;
  wire mul_ln28_73_reg_3787_reg_n_120;
  wire mul_ln28_73_reg_3787_reg_n_121;
  wire mul_ln28_73_reg_3787_reg_n_122;
  wire mul_ln28_73_reg_3787_reg_n_123;
  wire mul_ln28_73_reg_3787_reg_n_124;
  wire mul_ln28_73_reg_3787_reg_n_125;
  wire mul_ln28_73_reg_3787_reg_n_126;
  wire mul_ln28_73_reg_3787_reg_n_127;
  wire mul_ln28_73_reg_3787_reg_n_128;
  wire mul_ln28_73_reg_3787_reg_n_129;
  wire mul_ln28_73_reg_3787_reg_n_130;
  wire mul_ln28_73_reg_3787_reg_n_131;
  wire mul_ln28_73_reg_3787_reg_n_132;
  wire mul_ln28_73_reg_3787_reg_n_133;
  wire mul_ln28_73_reg_3787_reg_n_134;
  wire mul_ln28_73_reg_3787_reg_n_135;
  wire mul_ln28_73_reg_3787_reg_n_136;
  wire mul_ln28_73_reg_3787_reg_n_137;
  wire mul_ln28_73_reg_3787_reg_n_138;
  wire mul_ln28_73_reg_3787_reg_n_139;
  wire mul_ln28_73_reg_3787_reg_n_140;
  wire mul_ln28_73_reg_3787_reg_n_141;
  wire mul_ln28_73_reg_3787_reg_n_142;
  wire mul_ln28_73_reg_3787_reg_n_143;
  wire mul_ln28_73_reg_3787_reg_n_144;
  wire mul_ln28_73_reg_3787_reg_n_145;
  wire mul_ln28_73_reg_3787_reg_n_146;
  wire mul_ln28_73_reg_3787_reg_n_147;
  wire mul_ln28_73_reg_3787_reg_n_148;
  wire mul_ln28_73_reg_3787_reg_n_149;
  wire mul_ln28_73_reg_3787_reg_n_150;
  wire mul_ln28_73_reg_3787_reg_n_151;
  wire mul_ln28_73_reg_3787_reg_n_152;
  wire mul_ln28_73_reg_3787_reg_n_153;
  wire mul_ln28_76_reg_3365_reg_n_106;
  wire mul_ln28_76_reg_3365_reg_n_107;
  wire mul_ln28_76_reg_3365_reg_n_108;
  wire mul_ln28_76_reg_3365_reg_n_109;
  wire mul_ln28_76_reg_3365_reg_n_110;
  wire mul_ln28_76_reg_3365_reg_n_111;
  wire mul_ln28_76_reg_3365_reg_n_112;
  wire mul_ln28_76_reg_3365_reg_n_113;
  wire mul_ln28_76_reg_3365_reg_n_114;
  wire mul_ln28_76_reg_3365_reg_n_115;
  wire mul_ln28_76_reg_3365_reg_n_116;
  wire mul_ln28_76_reg_3365_reg_n_117;
  wire mul_ln28_76_reg_3365_reg_n_118;
  wire mul_ln28_76_reg_3365_reg_n_119;
  wire mul_ln28_76_reg_3365_reg_n_120;
  wire mul_ln28_76_reg_3365_reg_n_121;
  wire mul_ln28_76_reg_3365_reg_n_122;
  wire mul_ln28_76_reg_3365_reg_n_123;
  wire mul_ln28_76_reg_3365_reg_n_124;
  wire mul_ln28_76_reg_3365_reg_n_125;
  wire mul_ln28_76_reg_3365_reg_n_126;
  wire mul_ln28_76_reg_3365_reg_n_127;
  wire mul_ln28_76_reg_3365_reg_n_128;
  wire mul_ln28_76_reg_3365_reg_n_129;
  wire mul_ln28_76_reg_3365_reg_n_130;
  wire mul_ln28_76_reg_3365_reg_n_131;
  wire mul_ln28_76_reg_3365_reg_n_132;
  wire mul_ln28_76_reg_3365_reg_n_133;
  wire mul_ln28_76_reg_3365_reg_n_134;
  wire mul_ln28_76_reg_3365_reg_n_135;
  wire mul_ln28_76_reg_3365_reg_n_136;
  wire mul_ln28_76_reg_3365_reg_n_137;
  wire mul_ln28_76_reg_3365_reg_n_138;
  wire mul_ln28_76_reg_3365_reg_n_139;
  wire mul_ln28_76_reg_3365_reg_n_140;
  wire mul_ln28_76_reg_3365_reg_n_141;
  wire mul_ln28_76_reg_3365_reg_n_142;
  wire mul_ln28_76_reg_3365_reg_n_143;
  wire mul_ln28_76_reg_3365_reg_n_144;
  wire mul_ln28_76_reg_3365_reg_n_145;
  wire mul_ln28_76_reg_3365_reg_n_146;
  wire mul_ln28_76_reg_3365_reg_n_147;
  wire mul_ln28_76_reg_3365_reg_n_148;
  wire mul_ln28_76_reg_3365_reg_n_149;
  wire mul_ln28_76_reg_3365_reg_n_150;
  wire mul_ln28_76_reg_3365_reg_n_151;
  wire mul_ln28_76_reg_3365_reg_n_152;
  wire mul_ln28_76_reg_3365_reg_n_153;
  wire mul_ln28_77_reg_3676_reg_n_106;
  wire mul_ln28_77_reg_3676_reg_n_107;
  wire mul_ln28_77_reg_3676_reg_n_108;
  wire mul_ln28_77_reg_3676_reg_n_109;
  wire mul_ln28_77_reg_3676_reg_n_110;
  wire mul_ln28_77_reg_3676_reg_n_111;
  wire mul_ln28_77_reg_3676_reg_n_112;
  wire mul_ln28_77_reg_3676_reg_n_113;
  wire mul_ln28_77_reg_3676_reg_n_114;
  wire mul_ln28_77_reg_3676_reg_n_115;
  wire mul_ln28_77_reg_3676_reg_n_116;
  wire mul_ln28_77_reg_3676_reg_n_117;
  wire mul_ln28_77_reg_3676_reg_n_118;
  wire mul_ln28_77_reg_3676_reg_n_119;
  wire mul_ln28_77_reg_3676_reg_n_120;
  wire mul_ln28_77_reg_3676_reg_n_121;
  wire mul_ln28_77_reg_3676_reg_n_122;
  wire mul_ln28_77_reg_3676_reg_n_123;
  wire mul_ln28_77_reg_3676_reg_n_124;
  wire mul_ln28_77_reg_3676_reg_n_125;
  wire mul_ln28_77_reg_3676_reg_n_126;
  wire mul_ln28_77_reg_3676_reg_n_127;
  wire mul_ln28_77_reg_3676_reg_n_128;
  wire mul_ln28_77_reg_3676_reg_n_129;
  wire mul_ln28_77_reg_3676_reg_n_130;
  wire mul_ln28_77_reg_3676_reg_n_131;
  wire mul_ln28_77_reg_3676_reg_n_132;
  wire mul_ln28_77_reg_3676_reg_n_133;
  wire mul_ln28_77_reg_3676_reg_n_134;
  wire mul_ln28_77_reg_3676_reg_n_135;
  wire mul_ln28_77_reg_3676_reg_n_136;
  wire mul_ln28_77_reg_3676_reg_n_137;
  wire mul_ln28_77_reg_3676_reg_n_138;
  wire mul_ln28_77_reg_3676_reg_n_139;
  wire mul_ln28_77_reg_3676_reg_n_140;
  wire mul_ln28_77_reg_3676_reg_n_141;
  wire mul_ln28_77_reg_3676_reg_n_142;
  wire mul_ln28_77_reg_3676_reg_n_143;
  wire mul_ln28_77_reg_3676_reg_n_144;
  wire mul_ln28_77_reg_3676_reg_n_145;
  wire mul_ln28_77_reg_3676_reg_n_146;
  wire mul_ln28_77_reg_3676_reg_n_147;
  wire mul_ln28_77_reg_3676_reg_n_148;
  wire mul_ln28_77_reg_3676_reg_n_149;
  wire mul_ln28_77_reg_3676_reg_n_150;
  wire mul_ln28_77_reg_3676_reg_n_151;
  wire mul_ln28_77_reg_3676_reg_n_152;
  wire mul_ln28_77_reg_3676_reg_n_153;
  wire mul_ln28_78_reg_4473_reg_n_106;
  wire mul_ln28_78_reg_4473_reg_n_107;
  wire mul_ln28_78_reg_4473_reg_n_108;
  wire mul_ln28_78_reg_4473_reg_n_109;
  wire mul_ln28_78_reg_4473_reg_n_110;
  wire mul_ln28_78_reg_4473_reg_n_111;
  wire mul_ln28_78_reg_4473_reg_n_112;
  wire mul_ln28_78_reg_4473_reg_n_113;
  wire mul_ln28_78_reg_4473_reg_n_114;
  wire mul_ln28_78_reg_4473_reg_n_115;
  wire mul_ln28_78_reg_4473_reg_n_116;
  wire mul_ln28_78_reg_4473_reg_n_117;
  wire mul_ln28_78_reg_4473_reg_n_118;
  wire mul_ln28_78_reg_4473_reg_n_119;
  wire mul_ln28_78_reg_4473_reg_n_120;
  wire mul_ln28_78_reg_4473_reg_n_121;
  wire mul_ln28_78_reg_4473_reg_n_122;
  wire mul_ln28_78_reg_4473_reg_n_123;
  wire mul_ln28_78_reg_4473_reg_n_124;
  wire mul_ln28_78_reg_4473_reg_n_125;
  wire mul_ln28_78_reg_4473_reg_n_126;
  wire mul_ln28_78_reg_4473_reg_n_127;
  wire mul_ln28_78_reg_4473_reg_n_128;
  wire mul_ln28_78_reg_4473_reg_n_129;
  wire mul_ln28_78_reg_4473_reg_n_130;
  wire mul_ln28_78_reg_4473_reg_n_131;
  wire mul_ln28_78_reg_4473_reg_n_132;
  wire mul_ln28_78_reg_4473_reg_n_133;
  wire mul_ln28_78_reg_4473_reg_n_134;
  wire mul_ln28_78_reg_4473_reg_n_135;
  wire mul_ln28_78_reg_4473_reg_n_136;
  wire mul_ln28_78_reg_4473_reg_n_137;
  wire mul_ln28_78_reg_4473_reg_n_138;
  wire mul_ln28_78_reg_4473_reg_n_139;
  wire mul_ln28_78_reg_4473_reg_n_140;
  wire mul_ln28_78_reg_4473_reg_n_141;
  wire mul_ln28_78_reg_4473_reg_n_142;
  wire mul_ln28_78_reg_4473_reg_n_143;
  wire mul_ln28_78_reg_4473_reg_n_144;
  wire mul_ln28_78_reg_4473_reg_n_145;
  wire mul_ln28_78_reg_4473_reg_n_146;
  wire mul_ln28_78_reg_4473_reg_n_147;
  wire mul_ln28_78_reg_4473_reg_n_148;
  wire mul_ln28_78_reg_4473_reg_n_149;
  wire mul_ln28_78_reg_4473_reg_n_150;
  wire mul_ln28_78_reg_4473_reg_n_151;
  wire mul_ln28_78_reg_4473_reg_n_152;
  wire mul_ln28_78_reg_4473_reg_n_153;
  wire mul_ln28_7_reg_3475_reg_n_106;
  wire mul_ln28_7_reg_3475_reg_n_107;
  wire mul_ln28_7_reg_3475_reg_n_108;
  wire mul_ln28_7_reg_3475_reg_n_109;
  wire mul_ln28_7_reg_3475_reg_n_110;
  wire mul_ln28_7_reg_3475_reg_n_111;
  wire mul_ln28_7_reg_3475_reg_n_112;
  wire mul_ln28_7_reg_3475_reg_n_113;
  wire mul_ln28_7_reg_3475_reg_n_114;
  wire mul_ln28_7_reg_3475_reg_n_115;
  wire mul_ln28_7_reg_3475_reg_n_116;
  wire mul_ln28_7_reg_3475_reg_n_117;
  wire mul_ln28_7_reg_3475_reg_n_118;
  wire mul_ln28_7_reg_3475_reg_n_119;
  wire mul_ln28_7_reg_3475_reg_n_120;
  wire mul_ln28_7_reg_3475_reg_n_121;
  wire mul_ln28_7_reg_3475_reg_n_122;
  wire mul_ln28_7_reg_3475_reg_n_123;
  wire mul_ln28_7_reg_3475_reg_n_124;
  wire mul_ln28_7_reg_3475_reg_n_125;
  wire mul_ln28_7_reg_3475_reg_n_126;
  wire mul_ln28_7_reg_3475_reg_n_127;
  wire mul_ln28_7_reg_3475_reg_n_128;
  wire mul_ln28_7_reg_3475_reg_n_129;
  wire mul_ln28_7_reg_3475_reg_n_130;
  wire mul_ln28_7_reg_3475_reg_n_131;
  wire mul_ln28_7_reg_3475_reg_n_132;
  wire mul_ln28_7_reg_3475_reg_n_133;
  wire mul_ln28_7_reg_3475_reg_n_134;
  wire mul_ln28_7_reg_3475_reg_n_135;
  wire mul_ln28_7_reg_3475_reg_n_136;
  wire mul_ln28_7_reg_3475_reg_n_137;
  wire mul_ln28_7_reg_3475_reg_n_138;
  wire mul_ln28_7_reg_3475_reg_n_139;
  wire mul_ln28_7_reg_3475_reg_n_140;
  wire mul_ln28_7_reg_3475_reg_n_141;
  wire mul_ln28_7_reg_3475_reg_n_142;
  wire mul_ln28_7_reg_3475_reg_n_143;
  wire mul_ln28_7_reg_3475_reg_n_144;
  wire mul_ln28_7_reg_3475_reg_n_145;
  wire mul_ln28_7_reg_3475_reg_n_146;
  wire mul_ln28_7_reg_3475_reg_n_147;
  wire mul_ln28_7_reg_3475_reg_n_148;
  wire mul_ln28_7_reg_3475_reg_n_149;
  wire mul_ln28_7_reg_3475_reg_n_150;
  wire mul_ln28_7_reg_3475_reg_n_151;
  wire mul_ln28_7_reg_3475_reg_n_152;
  wire mul_ln28_7_reg_3475_reg_n_153;
  wire mul_ln28_81_reg_4631_reg_n_106;
  wire mul_ln28_81_reg_4631_reg_n_107;
  wire mul_ln28_81_reg_4631_reg_n_108;
  wire mul_ln28_81_reg_4631_reg_n_109;
  wire mul_ln28_81_reg_4631_reg_n_110;
  wire mul_ln28_81_reg_4631_reg_n_111;
  wire mul_ln28_81_reg_4631_reg_n_112;
  wire mul_ln28_81_reg_4631_reg_n_113;
  wire mul_ln28_81_reg_4631_reg_n_114;
  wire mul_ln28_81_reg_4631_reg_n_115;
  wire mul_ln28_81_reg_4631_reg_n_116;
  wire mul_ln28_81_reg_4631_reg_n_117;
  wire mul_ln28_81_reg_4631_reg_n_118;
  wire mul_ln28_81_reg_4631_reg_n_119;
  wire mul_ln28_81_reg_4631_reg_n_120;
  wire mul_ln28_81_reg_4631_reg_n_121;
  wire mul_ln28_81_reg_4631_reg_n_122;
  wire mul_ln28_81_reg_4631_reg_n_123;
  wire mul_ln28_81_reg_4631_reg_n_124;
  wire mul_ln28_81_reg_4631_reg_n_125;
  wire mul_ln28_81_reg_4631_reg_n_126;
  wire mul_ln28_81_reg_4631_reg_n_127;
  wire mul_ln28_81_reg_4631_reg_n_128;
  wire mul_ln28_81_reg_4631_reg_n_129;
  wire mul_ln28_81_reg_4631_reg_n_130;
  wire mul_ln28_81_reg_4631_reg_n_131;
  wire mul_ln28_81_reg_4631_reg_n_132;
  wire mul_ln28_81_reg_4631_reg_n_133;
  wire mul_ln28_81_reg_4631_reg_n_134;
  wire mul_ln28_81_reg_4631_reg_n_135;
  wire mul_ln28_81_reg_4631_reg_n_136;
  wire mul_ln28_81_reg_4631_reg_n_137;
  wire mul_ln28_81_reg_4631_reg_n_138;
  wire mul_ln28_81_reg_4631_reg_n_139;
  wire mul_ln28_81_reg_4631_reg_n_140;
  wire mul_ln28_81_reg_4631_reg_n_141;
  wire mul_ln28_81_reg_4631_reg_n_142;
  wire mul_ln28_81_reg_4631_reg_n_143;
  wire mul_ln28_81_reg_4631_reg_n_144;
  wire mul_ln28_81_reg_4631_reg_n_145;
  wire mul_ln28_81_reg_4631_reg_n_146;
  wire mul_ln28_81_reg_4631_reg_n_147;
  wire mul_ln28_81_reg_4631_reg_n_148;
  wire mul_ln28_81_reg_4631_reg_n_149;
  wire mul_ln28_81_reg_4631_reg_n_150;
  wire mul_ln28_81_reg_4631_reg_n_151;
  wire mul_ln28_81_reg_4631_reg_n_152;
  wire mul_ln28_81_reg_4631_reg_n_153;
  wire mul_ln28_82_reg_3613_reg_n_106;
  wire mul_ln28_82_reg_3613_reg_n_107;
  wire mul_ln28_82_reg_3613_reg_n_108;
  wire mul_ln28_82_reg_3613_reg_n_109;
  wire mul_ln28_82_reg_3613_reg_n_110;
  wire mul_ln28_82_reg_3613_reg_n_111;
  wire mul_ln28_82_reg_3613_reg_n_112;
  wire mul_ln28_82_reg_3613_reg_n_113;
  wire mul_ln28_82_reg_3613_reg_n_114;
  wire mul_ln28_82_reg_3613_reg_n_115;
  wire mul_ln28_82_reg_3613_reg_n_116;
  wire mul_ln28_82_reg_3613_reg_n_117;
  wire mul_ln28_82_reg_3613_reg_n_118;
  wire mul_ln28_82_reg_3613_reg_n_119;
  wire mul_ln28_82_reg_3613_reg_n_120;
  wire mul_ln28_82_reg_3613_reg_n_121;
  wire mul_ln28_82_reg_3613_reg_n_122;
  wire mul_ln28_82_reg_3613_reg_n_123;
  wire mul_ln28_82_reg_3613_reg_n_124;
  wire mul_ln28_82_reg_3613_reg_n_125;
  wire mul_ln28_82_reg_3613_reg_n_126;
  wire mul_ln28_82_reg_3613_reg_n_127;
  wire mul_ln28_82_reg_3613_reg_n_128;
  wire mul_ln28_82_reg_3613_reg_n_129;
  wire mul_ln28_82_reg_3613_reg_n_130;
  wire mul_ln28_82_reg_3613_reg_n_131;
  wire mul_ln28_82_reg_3613_reg_n_132;
  wire mul_ln28_82_reg_3613_reg_n_133;
  wire mul_ln28_82_reg_3613_reg_n_134;
  wire mul_ln28_82_reg_3613_reg_n_135;
  wire mul_ln28_82_reg_3613_reg_n_136;
  wire mul_ln28_82_reg_3613_reg_n_137;
  wire mul_ln28_82_reg_3613_reg_n_138;
  wire mul_ln28_82_reg_3613_reg_n_139;
  wire mul_ln28_82_reg_3613_reg_n_140;
  wire mul_ln28_82_reg_3613_reg_n_141;
  wire mul_ln28_82_reg_3613_reg_n_142;
  wire mul_ln28_82_reg_3613_reg_n_143;
  wire mul_ln28_82_reg_3613_reg_n_144;
  wire mul_ln28_82_reg_3613_reg_n_145;
  wire mul_ln28_82_reg_3613_reg_n_146;
  wire mul_ln28_82_reg_3613_reg_n_147;
  wire mul_ln28_82_reg_3613_reg_n_148;
  wire mul_ln28_82_reg_3613_reg_n_149;
  wire mul_ln28_82_reg_3613_reg_n_150;
  wire mul_ln28_82_reg_3613_reg_n_151;
  wire mul_ln28_82_reg_3613_reg_n_152;
  wire mul_ln28_82_reg_3613_reg_n_153;
  wire mul_ln28_83_reg_4388_reg_n_106;
  wire mul_ln28_83_reg_4388_reg_n_107;
  wire mul_ln28_83_reg_4388_reg_n_108;
  wire mul_ln28_83_reg_4388_reg_n_109;
  wire mul_ln28_83_reg_4388_reg_n_110;
  wire mul_ln28_83_reg_4388_reg_n_111;
  wire mul_ln28_83_reg_4388_reg_n_112;
  wire mul_ln28_83_reg_4388_reg_n_113;
  wire mul_ln28_83_reg_4388_reg_n_114;
  wire mul_ln28_83_reg_4388_reg_n_115;
  wire mul_ln28_83_reg_4388_reg_n_116;
  wire mul_ln28_83_reg_4388_reg_n_117;
  wire mul_ln28_83_reg_4388_reg_n_118;
  wire mul_ln28_83_reg_4388_reg_n_119;
  wire mul_ln28_83_reg_4388_reg_n_120;
  wire mul_ln28_83_reg_4388_reg_n_121;
  wire mul_ln28_83_reg_4388_reg_n_122;
  wire mul_ln28_83_reg_4388_reg_n_123;
  wire mul_ln28_83_reg_4388_reg_n_124;
  wire mul_ln28_83_reg_4388_reg_n_125;
  wire mul_ln28_83_reg_4388_reg_n_126;
  wire mul_ln28_83_reg_4388_reg_n_127;
  wire mul_ln28_83_reg_4388_reg_n_128;
  wire mul_ln28_83_reg_4388_reg_n_129;
  wire mul_ln28_83_reg_4388_reg_n_130;
  wire mul_ln28_83_reg_4388_reg_n_131;
  wire mul_ln28_83_reg_4388_reg_n_132;
  wire mul_ln28_83_reg_4388_reg_n_133;
  wire mul_ln28_83_reg_4388_reg_n_134;
  wire mul_ln28_83_reg_4388_reg_n_135;
  wire mul_ln28_83_reg_4388_reg_n_136;
  wire mul_ln28_83_reg_4388_reg_n_137;
  wire mul_ln28_83_reg_4388_reg_n_138;
  wire mul_ln28_83_reg_4388_reg_n_139;
  wire mul_ln28_83_reg_4388_reg_n_140;
  wire mul_ln28_83_reg_4388_reg_n_141;
  wire mul_ln28_83_reg_4388_reg_n_142;
  wire mul_ln28_83_reg_4388_reg_n_143;
  wire mul_ln28_83_reg_4388_reg_n_144;
  wire mul_ln28_83_reg_4388_reg_n_145;
  wire mul_ln28_83_reg_4388_reg_n_146;
  wire mul_ln28_83_reg_4388_reg_n_147;
  wire mul_ln28_83_reg_4388_reg_n_148;
  wire mul_ln28_83_reg_4388_reg_n_149;
  wire mul_ln28_83_reg_4388_reg_n_150;
  wire mul_ln28_83_reg_4388_reg_n_151;
  wire mul_ln28_83_reg_4388_reg_n_152;
  wire mul_ln28_83_reg_4388_reg_n_153;
  wire mul_ln28_85_reg_3993_reg_n_106;
  wire mul_ln28_85_reg_3993_reg_n_107;
  wire mul_ln28_85_reg_3993_reg_n_108;
  wire mul_ln28_85_reg_3993_reg_n_109;
  wire mul_ln28_85_reg_3993_reg_n_110;
  wire mul_ln28_85_reg_3993_reg_n_111;
  wire mul_ln28_85_reg_3993_reg_n_112;
  wire mul_ln28_85_reg_3993_reg_n_113;
  wire mul_ln28_85_reg_3993_reg_n_114;
  wire mul_ln28_85_reg_3993_reg_n_115;
  wire mul_ln28_85_reg_3993_reg_n_116;
  wire mul_ln28_85_reg_3993_reg_n_117;
  wire mul_ln28_85_reg_3993_reg_n_118;
  wire mul_ln28_85_reg_3993_reg_n_119;
  wire mul_ln28_85_reg_3993_reg_n_120;
  wire mul_ln28_85_reg_3993_reg_n_121;
  wire mul_ln28_85_reg_3993_reg_n_122;
  wire mul_ln28_85_reg_3993_reg_n_123;
  wire mul_ln28_85_reg_3993_reg_n_124;
  wire mul_ln28_85_reg_3993_reg_n_125;
  wire mul_ln28_85_reg_3993_reg_n_126;
  wire mul_ln28_85_reg_3993_reg_n_127;
  wire mul_ln28_85_reg_3993_reg_n_128;
  wire mul_ln28_85_reg_3993_reg_n_129;
  wire mul_ln28_85_reg_3993_reg_n_130;
  wire mul_ln28_85_reg_3993_reg_n_131;
  wire mul_ln28_85_reg_3993_reg_n_132;
  wire mul_ln28_85_reg_3993_reg_n_133;
  wire mul_ln28_85_reg_3993_reg_n_134;
  wire mul_ln28_85_reg_3993_reg_n_135;
  wire mul_ln28_85_reg_3993_reg_n_136;
  wire mul_ln28_85_reg_3993_reg_n_137;
  wire mul_ln28_85_reg_3993_reg_n_138;
  wire mul_ln28_85_reg_3993_reg_n_139;
  wire mul_ln28_85_reg_3993_reg_n_140;
  wire mul_ln28_85_reg_3993_reg_n_141;
  wire mul_ln28_85_reg_3993_reg_n_142;
  wire mul_ln28_85_reg_3993_reg_n_143;
  wire mul_ln28_85_reg_3993_reg_n_144;
  wire mul_ln28_85_reg_3993_reg_n_145;
  wire mul_ln28_85_reg_3993_reg_n_146;
  wire mul_ln28_85_reg_3993_reg_n_147;
  wire mul_ln28_85_reg_3993_reg_n_148;
  wire mul_ln28_85_reg_3993_reg_n_149;
  wire mul_ln28_85_reg_3993_reg_n_150;
  wire mul_ln28_85_reg_3993_reg_n_151;
  wire mul_ln28_85_reg_3993_reg_n_152;
  wire mul_ln28_85_reg_3993_reg_n_153;
  wire mul_ln28_87_reg_4156_reg_n_106;
  wire mul_ln28_87_reg_4156_reg_n_107;
  wire mul_ln28_87_reg_4156_reg_n_108;
  wire mul_ln28_87_reg_4156_reg_n_109;
  wire mul_ln28_87_reg_4156_reg_n_110;
  wire mul_ln28_87_reg_4156_reg_n_111;
  wire mul_ln28_87_reg_4156_reg_n_112;
  wire mul_ln28_87_reg_4156_reg_n_113;
  wire mul_ln28_87_reg_4156_reg_n_114;
  wire mul_ln28_87_reg_4156_reg_n_115;
  wire mul_ln28_87_reg_4156_reg_n_116;
  wire mul_ln28_87_reg_4156_reg_n_117;
  wire mul_ln28_87_reg_4156_reg_n_118;
  wire mul_ln28_87_reg_4156_reg_n_119;
  wire mul_ln28_87_reg_4156_reg_n_120;
  wire mul_ln28_87_reg_4156_reg_n_121;
  wire mul_ln28_87_reg_4156_reg_n_122;
  wire mul_ln28_87_reg_4156_reg_n_123;
  wire mul_ln28_87_reg_4156_reg_n_124;
  wire mul_ln28_87_reg_4156_reg_n_125;
  wire mul_ln28_87_reg_4156_reg_n_126;
  wire mul_ln28_87_reg_4156_reg_n_127;
  wire mul_ln28_87_reg_4156_reg_n_128;
  wire mul_ln28_87_reg_4156_reg_n_129;
  wire mul_ln28_87_reg_4156_reg_n_130;
  wire mul_ln28_87_reg_4156_reg_n_131;
  wire mul_ln28_87_reg_4156_reg_n_132;
  wire mul_ln28_87_reg_4156_reg_n_133;
  wire mul_ln28_87_reg_4156_reg_n_134;
  wire mul_ln28_87_reg_4156_reg_n_135;
  wire mul_ln28_87_reg_4156_reg_n_136;
  wire mul_ln28_87_reg_4156_reg_n_137;
  wire mul_ln28_87_reg_4156_reg_n_138;
  wire mul_ln28_87_reg_4156_reg_n_139;
  wire mul_ln28_87_reg_4156_reg_n_140;
  wire mul_ln28_87_reg_4156_reg_n_141;
  wire mul_ln28_87_reg_4156_reg_n_142;
  wire mul_ln28_87_reg_4156_reg_n_143;
  wire mul_ln28_87_reg_4156_reg_n_144;
  wire mul_ln28_87_reg_4156_reg_n_145;
  wire mul_ln28_87_reg_4156_reg_n_146;
  wire mul_ln28_87_reg_4156_reg_n_147;
  wire mul_ln28_87_reg_4156_reg_n_148;
  wire mul_ln28_87_reg_4156_reg_n_149;
  wire mul_ln28_87_reg_4156_reg_n_150;
  wire mul_ln28_87_reg_4156_reg_n_151;
  wire mul_ln28_87_reg_4156_reg_n_152;
  wire mul_ln28_87_reg_4156_reg_n_153;
  wire mul_ln28_89_reg_3840_reg_n_106;
  wire mul_ln28_89_reg_3840_reg_n_107;
  wire mul_ln28_89_reg_3840_reg_n_108;
  wire mul_ln28_89_reg_3840_reg_n_109;
  wire mul_ln28_89_reg_3840_reg_n_110;
  wire mul_ln28_89_reg_3840_reg_n_111;
  wire mul_ln28_89_reg_3840_reg_n_112;
  wire mul_ln28_89_reg_3840_reg_n_113;
  wire mul_ln28_89_reg_3840_reg_n_114;
  wire mul_ln28_89_reg_3840_reg_n_115;
  wire mul_ln28_89_reg_3840_reg_n_116;
  wire mul_ln28_89_reg_3840_reg_n_117;
  wire mul_ln28_89_reg_3840_reg_n_118;
  wire mul_ln28_89_reg_3840_reg_n_119;
  wire mul_ln28_89_reg_3840_reg_n_120;
  wire mul_ln28_89_reg_3840_reg_n_121;
  wire mul_ln28_89_reg_3840_reg_n_122;
  wire mul_ln28_89_reg_3840_reg_n_123;
  wire mul_ln28_89_reg_3840_reg_n_124;
  wire mul_ln28_89_reg_3840_reg_n_125;
  wire mul_ln28_89_reg_3840_reg_n_126;
  wire mul_ln28_89_reg_3840_reg_n_127;
  wire mul_ln28_89_reg_3840_reg_n_128;
  wire mul_ln28_89_reg_3840_reg_n_129;
  wire mul_ln28_89_reg_3840_reg_n_130;
  wire mul_ln28_89_reg_3840_reg_n_131;
  wire mul_ln28_89_reg_3840_reg_n_132;
  wire mul_ln28_89_reg_3840_reg_n_133;
  wire mul_ln28_89_reg_3840_reg_n_134;
  wire mul_ln28_89_reg_3840_reg_n_135;
  wire mul_ln28_89_reg_3840_reg_n_136;
  wire mul_ln28_89_reg_3840_reg_n_137;
  wire mul_ln28_89_reg_3840_reg_n_138;
  wire mul_ln28_89_reg_3840_reg_n_139;
  wire mul_ln28_89_reg_3840_reg_n_140;
  wire mul_ln28_89_reg_3840_reg_n_141;
  wire mul_ln28_89_reg_3840_reg_n_142;
  wire mul_ln28_89_reg_3840_reg_n_143;
  wire mul_ln28_89_reg_3840_reg_n_144;
  wire mul_ln28_89_reg_3840_reg_n_145;
  wire mul_ln28_89_reg_3840_reg_n_146;
  wire mul_ln28_89_reg_3840_reg_n_147;
  wire mul_ln28_89_reg_3840_reg_n_148;
  wire mul_ln28_89_reg_3840_reg_n_149;
  wire mul_ln28_89_reg_3840_reg_n_150;
  wire mul_ln28_89_reg_3840_reg_n_151;
  wire mul_ln28_89_reg_3840_reg_n_152;
  wire mul_ln28_89_reg_3840_reg_n_153;
  wire mul_ln28_93_reg_3104_reg_n_106;
  wire mul_ln28_93_reg_3104_reg_n_107;
  wire mul_ln28_93_reg_3104_reg_n_108;
  wire mul_ln28_93_reg_3104_reg_n_109;
  wire mul_ln28_93_reg_3104_reg_n_110;
  wire mul_ln28_93_reg_3104_reg_n_111;
  wire mul_ln28_93_reg_3104_reg_n_112;
  wire mul_ln28_93_reg_3104_reg_n_113;
  wire mul_ln28_93_reg_3104_reg_n_114;
  wire mul_ln28_93_reg_3104_reg_n_115;
  wire mul_ln28_93_reg_3104_reg_n_116;
  wire mul_ln28_93_reg_3104_reg_n_117;
  wire mul_ln28_93_reg_3104_reg_n_118;
  wire mul_ln28_93_reg_3104_reg_n_119;
  wire mul_ln28_93_reg_3104_reg_n_120;
  wire mul_ln28_93_reg_3104_reg_n_121;
  wire mul_ln28_93_reg_3104_reg_n_122;
  wire mul_ln28_93_reg_3104_reg_n_123;
  wire mul_ln28_93_reg_3104_reg_n_124;
  wire mul_ln28_93_reg_3104_reg_n_125;
  wire mul_ln28_93_reg_3104_reg_n_126;
  wire mul_ln28_93_reg_3104_reg_n_127;
  wire mul_ln28_93_reg_3104_reg_n_128;
  wire mul_ln28_93_reg_3104_reg_n_129;
  wire mul_ln28_93_reg_3104_reg_n_130;
  wire mul_ln28_93_reg_3104_reg_n_131;
  wire mul_ln28_93_reg_3104_reg_n_132;
  wire mul_ln28_93_reg_3104_reg_n_133;
  wire mul_ln28_93_reg_3104_reg_n_134;
  wire mul_ln28_93_reg_3104_reg_n_135;
  wire mul_ln28_93_reg_3104_reg_n_136;
  wire mul_ln28_93_reg_3104_reg_n_137;
  wire mul_ln28_93_reg_3104_reg_n_138;
  wire mul_ln28_93_reg_3104_reg_n_139;
  wire mul_ln28_93_reg_3104_reg_n_140;
  wire mul_ln28_93_reg_3104_reg_n_141;
  wire mul_ln28_93_reg_3104_reg_n_142;
  wire mul_ln28_93_reg_3104_reg_n_143;
  wire mul_ln28_93_reg_3104_reg_n_144;
  wire mul_ln28_93_reg_3104_reg_n_145;
  wire mul_ln28_93_reg_3104_reg_n_146;
  wire mul_ln28_93_reg_3104_reg_n_147;
  wire mul_ln28_93_reg_3104_reg_n_148;
  wire mul_ln28_93_reg_3104_reg_n_149;
  wire mul_ln28_93_reg_3104_reg_n_150;
  wire mul_ln28_93_reg_3104_reg_n_151;
  wire mul_ln28_93_reg_3104_reg_n_152;
  wire mul_ln28_93_reg_3104_reg_n_153;
  wire mul_ln28_96_reg_4035_reg_n_106;
  wire mul_ln28_96_reg_4035_reg_n_107;
  wire mul_ln28_96_reg_4035_reg_n_108;
  wire mul_ln28_96_reg_4035_reg_n_109;
  wire mul_ln28_96_reg_4035_reg_n_110;
  wire mul_ln28_96_reg_4035_reg_n_111;
  wire mul_ln28_96_reg_4035_reg_n_112;
  wire mul_ln28_96_reg_4035_reg_n_113;
  wire mul_ln28_96_reg_4035_reg_n_114;
  wire mul_ln28_96_reg_4035_reg_n_115;
  wire mul_ln28_96_reg_4035_reg_n_116;
  wire mul_ln28_96_reg_4035_reg_n_117;
  wire mul_ln28_96_reg_4035_reg_n_118;
  wire mul_ln28_96_reg_4035_reg_n_119;
  wire mul_ln28_96_reg_4035_reg_n_120;
  wire mul_ln28_96_reg_4035_reg_n_121;
  wire mul_ln28_96_reg_4035_reg_n_122;
  wire mul_ln28_96_reg_4035_reg_n_123;
  wire mul_ln28_96_reg_4035_reg_n_124;
  wire mul_ln28_96_reg_4035_reg_n_125;
  wire mul_ln28_96_reg_4035_reg_n_126;
  wire mul_ln28_96_reg_4035_reg_n_127;
  wire mul_ln28_96_reg_4035_reg_n_128;
  wire mul_ln28_96_reg_4035_reg_n_129;
  wire mul_ln28_96_reg_4035_reg_n_130;
  wire mul_ln28_96_reg_4035_reg_n_131;
  wire mul_ln28_96_reg_4035_reg_n_132;
  wire mul_ln28_96_reg_4035_reg_n_133;
  wire mul_ln28_96_reg_4035_reg_n_134;
  wire mul_ln28_96_reg_4035_reg_n_135;
  wire mul_ln28_96_reg_4035_reg_n_136;
  wire mul_ln28_96_reg_4035_reg_n_137;
  wire mul_ln28_96_reg_4035_reg_n_138;
  wire mul_ln28_96_reg_4035_reg_n_139;
  wire mul_ln28_96_reg_4035_reg_n_140;
  wire mul_ln28_96_reg_4035_reg_n_141;
  wire mul_ln28_96_reg_4035_reg_n_142;
  wire mul_ln28_96_reg_4035_reg_n_143;
  wire mul_ln28_96_reg_4035_reg_n_144;
  wire mul_ln28_96_reg_4035_reg_n_145;
  wire mul_ln28_96_reg_4035_reg_n_146;
  wire mul_ln28_96_reg_4035_reg_n_147;
  wire mul_ln28_96_reg_4035_reg_n_148;
  wire mul_ln28_96_reg_4035_reg_n_149;
  wire mul_ln28_96_reg_4035_reg_n_150;
  wire mul_ln28_96_reg_4035_reg_n_151;
  wire mul_ln28_96_reg_4035_reg_n_152;
  wire mul_ln28_96_reg_4035_reg_n_153;
  wire mul_ln28_97_reg_3729_reg_n_106;
  wire mul_ln28_97_reg_3729_reg_n_107;
  wire mul_ln28_97_reg_3729_reg_n_108;
  wire mul_ln28_97_reg_3729_reg_n_109;
  wire mul_ln28_97_reg_3729_reg_n_110;
  wire mul_ln28_97_reg_3729_reg_n_111;
  wire mul_ln28_97_reg_3729_reg_n_112;
  wire mul_ln28_97_reg_3729_reg_n_113;
  wire mul_ln28_97_reg_3729_reg_n_114;
  wire mul_ln28_97_reg_3729_reg_n_115;
  wire mul_ln28_97_reg_3729_reg_n_116;
  wire mul_ln28_97_reg_3729_reg_n_117;
  wire mul_ln28_97_reg_3729_reg_n_118;
  wire mul_ln28_97_reg_3729_reg_n_119;
  wire mul_ln28_97_reg_3729_reg_n_120;
  wire mul_ln28_97_reg_3729_reg_n_121;
  wire mul_ln28_97_reg_3729_reg_n_122;
  wire mul_ln28_97_reg_3729_reg_n_123;
  wire mul_ln28_97_reg_3729_reg_n_124;
  wire mul_ln28_97_reg_3729_reg_n_125;
  wire mul_ln28_97_reg_3729_reg_n_126;
  wire mul_ln28_97_reg_3729_reg_n_127;
  wire mul_ln28_97_reg_3729_reg_n_128;
  wire mul_ln28_97_reg_3729_reg_n_129;
  wire mul_ln28_97_reg_3729_reg_n_130;
  wire mul_ln28_97_reg_3729_reg_n_131;
  wire mul_ln28_97_reg_3729_reg_n_132;
  wire mul_ln28_97_reg_3729_reg_n_133;
  wire mul_ln28_97_reg_3729_reg_n_134;
  wire mul_ln28_97_reg_3729_reg_n_135;
  wire mul_ln28_97_reg_3729_reg_n_136;
  wire mul_ln28_97_reg_3729_reg_n_137;
  wire mul_ln28_97_reg_3729_reg_n_138;
  wire mul_ln28_97_reg_3729_reg_n_139;
  wire mul_ln28_97_reg_3729_reg_n_140;
  wire mul_ln28_97_reg_3729_reg_n_141;
  wire mul_ln28_97_reg_3729_reg_n_142;
  wire mul_ln28_97_reg_3729_reg_n_143;
  wire mul_ln28_97_reg_3729_reg_n_144;
  wire mul_ln28_97_reg_3729_reg_n_145;
  wire mul_ln28_97_reg_3729_reg_n_146;
  wire mul_ln28_97_reg_3729_reg_n_147;
  wire mul_ln28_97_reg_3729_reg_n_148;
  wire mul_ln28_97_reg_3729_reg_n_149;
  wire mul_ln28_97_reg_3729_reg_n_150;
  wire mul_ln28_97_reg_3729_reg_n_151;
  wire mul_ln28_97_reg_3729_reg_n_152;
  wire mul_ln28_97_reg_3729_reg_n_153;
  wire mul_ln28_9_reg_3148_reg_i_10_n_0;
  wire mul_ln28_9_reg_3148_reg_i_11_n_0;
  wire mul_ln28_9_reg_3148_reg_i_12_n_0;
  wire mul_ln28_9_reg_3148_reg_i_3_n_0;
  wire mul_ln28_9_reg_3148_reg_i_3_n_1;
  wire mul_ln28_9_reg_3148_reg_i_3_n_2;
  wire mul_ln28_9_reg_3148_reg_i_3_n_3;
  wire mul_ln28_9_reg_3148_reg_i_4_n_0;
  wire mul_ln28_9_reg_3148_reg_i_4_n_1;
  wire mul_ln28_9_reg_3148_reg_i_4_n_2;
  wire mul_ln28_9_reg_3148_reg_i_4_n_3;
  wire mul_ln28_9_reg_3148_reg_i_5_n_0;
  wire mul_ln28_9_reg_3148_reg_i_6_n_0;
  wire mul_ln28_9_reg_3148_reg_i_7_n_0;
  wire mul_ln28_9_reg_3148_reg_i_8_n_0;
  wire mul_ln28_9_reg_3148_reg_i_9_n_0;
  wire mul_ln28_9_reg_3148_reg_n_106;
  wire mul_ln28_9_reg_3148_reg_n_107;
  wire mul_ln28_9_reg_3148_reg_n_108;
  wire mul_ln28_9_reg_3148_reg_n_109;
  wire mul_ln28_9_reg_3148_reg_n_110;
  wire mul_ln28_9_reg_3148_reg_n_111;
  wire mul_ln28_9_reg_3148_reg_n_112;
  wire mul_ln28_9_reg_3148_reg_n_113;
  wire mul_ln28_9_reg_3148_reg_n_114;
  wire mul_ln28_9_reg_3148_reg_n_115;
  wire mul_ln28_9_reg_3148_reg_n_116;
  wire mul_ln28_9_reg_3148_reg_n_117;
  wire mul_ln28_9_reg_3148_reg_n_118;
  wire mul_ln28_9_reg_3148_reg_n_119;
  wire mul_ln28_9_reg_3148_reg_n_120;
  wire mul_ln28_9_reg_3148_reg_n_121;
  wire mul_ln28_9_reg_3148_reg_n_122;
  wire mul_ln28_9_reg_3148_reg_n_123;
  wire mul_ln28_9_reg_3148_reg_n_124;
  wire mul_ln28_9_reg_3148_reg_n_125;
  wire mul_ln28_9_reg_3148_reg_n_126;
  wire mul_ln28_9_reg_3148_reg_n_127;
  wire mul_ln28_9_reg_3148_reg_n_128;
  wire mul_ln28_9_reg_3148_reg_n_129;
  wire mul_ln28_9_reg_3148_reg_n_130;
  wire mul_ln28_9_reg_3148_reg_n_131;
  wire mul_ln28_9_reg_3148_reg_n_132;
  wire mul_ln28_9_reg_3148_reg_n_133;
  wire mul_ln28_9_reg_3148_reg_n_134;
  wire mul_ln28_9_reg_3148_reg_n_135;
  wire mul_ln28_9_reg_3148_reg_n_136;
  wire mul_ln28_9_reg_3148_reg_n_137;
  wire mul_ln28_9_reg_3148_reg_n_138;
  wire mul_ln28_9_reg_3148_reg_n_139;
  wire mul_ln28_9_reg_3148_reg_n_140;
  wire mul_ln28_9_reg_3148_reg_n_141;
  wire mul_ln28_9_reg_3148_reg_n_142;
  wire mul_ln28_9_reg_3148_reg_n_143;
  wire mul_ln28_9_reg_3148_reg_n_144;
  wire mul_ln28_9_reg_3148_reg_n_145;
  wire mul_ln28_9_reg_3148_reg_n_146;
  wire mul_ln28_9_reg_3148_reg_n_147;
  wire mul_ln28_9_reg_3148_reg_n_148;
  wire mul_ln28_9_reg_3148_reg_n_149;
  wire mul_ln28_9_reg_3148_reg_n_150;
  wire mul_ln28_9_reg_3148_reg_n_151;
  wire mul_ln28_9_reg_3148_reg_n_152;
  wire mul_ln28_9_reg_3148_reg_n_153;
  wire p_10_in;
  wire p_12_in;
  wire p_14_in;
  wire p_16_in;
  wire p_19_in;
  wire p_22_in;
  wire p_24_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_2_in;
  wire p_30_in;
  wire p_31_in;
  wire p_33_in;
  wire p_35_in;
  wire p_36_in;
  wire p_37_in;
  wire p_38_in;
  wire p_4_in;
  wire p_7_in;
  wire p_9_in;
  wire [7:0]reg_110;
  wire reg_1100;
  wire [7:0]reg_114;
  wire [7:0]reg_118;
  wire reg_1180;
  wire \reg_118[7]_i_2_n_0 ;
  wire \reg_118[7]_i_3_n_0 ;
  wire [7:0]reg_122;
  wire [7:0]reg_126;
  wire reg_1260;
  wire \reg_126[7]_i_2_n_0 ;
  wire \reg_126[7]_i_3_n_0 ;
  wire \reg_126[7]_i_4_n_0 ;
  wire \reg_126[7]_i_5_n_0 ;
  wire [7:0]reg_130;
  wire [23:17]rsum_fu_2572_p2;
  wire [23:17]rsum_reg_4998;
  wire \rsum_reg_4998[23]_i_3_n_0 ;
  wire \rsum_reg_4998[23]_i_4_n_0 ;
  wire \rsum_reg_4998[23]_i_5_n_0 ;
  wire \rsum_reg_4998[23]_i_6_n_0 ;
  wire \rsum_reg_4998_reg[23]_i_2_n_1 ;
  wire \rsum_reg_4998_reg[23]_i_2_n_2 ;
  wire \rsum_reg_4998_reg[23]_i_2_n_3 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]\NLW_add_ln13_reg_3084_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln13_reg_3084_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_10_reg_3390_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_10_reg_3390_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_15_reg_3502_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_20_reg_3580_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_20_reg_3580_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_21_reg_3602_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_22_reg_3618_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_22_reg_3618_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_23_reg_3638_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_23_reg_3638_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_28_reg_3734_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_33_reg_3845_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_34_reg_3865_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_34_reg_3865_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_39_reg_3977_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_44_reg_4055_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_44_reg_4055_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_45_reg_4077_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_46_reg_4093_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_46_reg_4093_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_47_reg_4113_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_47_reg_4113_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_48_reg_4140_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_48_reg_4140_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_4_reg_3259_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_53_reg_4214_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_58_reg_4325_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_59_reg_4345_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_59_reg_4345_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_64_reg_4457_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_69_reg_4535_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_69_reg_4535_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_70_reg_4557_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_71_reg_4573_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_71_reg_4573_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_72_reg_4593_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_72_reg_4593_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_77_reg_4689_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_82_reg_4800_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_83_reg_4820_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_83_reg_4820_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_88_reg_4932_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_93_reg_4973_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_93_reg_4973_reg[18]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_94_reg_4978_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_95_reg_4983_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_95_reg_4983_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln28_96_reg_4988_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_96_reg_4988_reg[21]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln28_97_reg_4993_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_97_reg_4993_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_9_reg_3370_reg[19]_i_2_CO_UNCONNECTED ;
  wire NLW_mul_ln28_14_reg_3254_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_14_reg_3254_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_14_reg_3254_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_14_reg_3254_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_14_reg_3254_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_14_reg_3254_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_14_reg_3254_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_14_reg_3254_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_14_reg_3254_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_14_reg_3254_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_15_reg_3518_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_15_reg_3518_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_15_reg_3518_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_15_reg_3518_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_15_reg_3518_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_16_reg_4430_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_16_reg_4430_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_16_reg_4430_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_16_reg_4430_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_16_reg_4430_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_20_reg_4684_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_20_reg_4684_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_20_reg_4684_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_20_reg_4684_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_20_reg_4684_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_22_reg_3433_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_22_reg_3433_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_22_reg_3433_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_22_reg_3433_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_22_reg_3433_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_24_reg_3560_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_24_reg_3560_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_24_reg_3560_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_24_reg_3560_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_24_reg_3560_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_27_reg_4088_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_27_reg_4088_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_27_reg_4088_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_27_reg_4088_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_27_reg_4088_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_2_reg_4948_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_2_reg_4948_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_2_reg_4948_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_2_reg_4948_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_2_reg_4948_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_31_reg_3908_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_31_reg_3908_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_31_reg_3908_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_31_reg_3908_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_31_reg_3908_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_35_reg_4863_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_35_reg_4863_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_35_reg_4863_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_35_reg_4863_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_35_reg_4863_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_43_reg_4267_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_43_reg_4267_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_43_reg_4267_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_43_reg_4267_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_43_reg_4267_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_45_reg_4905_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_45_reg_4905_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_45_reg_4905_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_45_reg_4905_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_45_reg_4905_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_56_reg_4320_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_56_reg_4320_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_56_reg_4320_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_56_reg_4320_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_56_reg_4320_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_57_reg_4795_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_57_reg_4795_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_57_reg_4795_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_57_reg_4795_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_57_reg_4795_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_58_reg_4515_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_58_reg_4515_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_58_reg_4515_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_58_reg_4515_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_58_reg_4515_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_5_reg_3312_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_5_reg_3312_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_5_reg_3312_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_5_reg_3312_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_5_reg_3312_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_61_reg_3201_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_61_reg_3201_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_61_reg_3201_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_61_reg_3201_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_61_reg_3201_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_62_reg_3950_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_62_reg_3950_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_62_reg_3950_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_62_reg_3950_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_62_reg_3950_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_63_reg_4568_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_63_reg_4568_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_63_reg_4568_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_63_reg_4568_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_63_reg_4568_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_66_reg_4209_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_66_reg_4209_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_66_reg_4209_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_66_reg_4209_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_66_reg_4209_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_70_reg_4742_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_70_reg_4742_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_70_reg_4742_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_70_reg_4742_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_70_reg_4742_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_73_reg_3787_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_73_reg_3787_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_73_reg_3787_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_73_reg_3787_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_73_reg_3787_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_76_reg_3365_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_76_reg_3365_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_76_reg_3365_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_76_reg_3365_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_76_reg_3365_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_77_reg_3676_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_77_reg_3676_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_77_reg_3676_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_77_reg_3676_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_77_reg_3676_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_78_reg_4473_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_78_reg_4473_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_78_reg_4473_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_78_reg_4473_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_78_reg_4473_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_7_reg_3475_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_7_reg_3475_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_7_reg_3475_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_7_reg_3475_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_7_reg_3475_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_81_reg_4631_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_81_reg_4631_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_81_reg_4631_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_81_reg_4631_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_81_reg_4631_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_82_reg_3613_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_82_reg_3613_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_82_reg_3613_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_82_reg_3613_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_82_reg_3613_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_83_reg_4388_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_83_reg_4388_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_83_reg_4388_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_83_reg_4388_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_83_reg_4388_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_85_reg_3993_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_85_reg_3993_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_85_reg_3993_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_85_reg_3993_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_85_reg_3993_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_87_reg_4156_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_87_reg_4156_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_87_reg_4156_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_87_reg_4156_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_87_reg_4156_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_89_reg_3840_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_89_reg_3840_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_89_reg_3840_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_89_reg_3840_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_89_reg_3840_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_93_reg_3104_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_93_reg_3104_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_93_reg_3104_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_93_reg_3104_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_93_reg_3104_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_96_reg_4035_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_96_reg_4035_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_96_reg_4035_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_96_reg_4035_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_96_reg_4035_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_97_reg_3729_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_97_reg_3729_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_97_reg_3729_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_97_reg_3729_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_97_reg_3729_reg_P_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln28_9_reg_3148_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln28_9_reg_3148_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln28_9_reg_3148_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_9_reg_3148_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln28_9_reg_3148_reg_P_UNCONNECTED;
  wire [3:0]NLW_mul_ln28_9_reg_3148_reg_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_mul_ln28_9_reg_3148_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_rsum_reg_4998_reg[23]_i_2_CO_UNCONNECTED ;

  assign img_template_data_read = img_in_data_read;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln13_reg_3084[0]_i_1 
       (.I0(indvar_flatten2_fu_82[0]),
        .O(add_ln13_fu_156_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln13_reg_3084[13]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_block_pp0_stage1_11001));
  FDRE \add_ln13_reg_3084_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[0]),
        .Q(add_ln13_reg_3084[0]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[10]),
        .Q(add_ln13_reg_3084[10]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[11]),
        .Q(add_ln13_reg_3084[11]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[12]),
        .Q(add_ln13_reg_3084[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln13_reg_3084_reg[12]_i_1 
       (.CI(\add_ln13_reg_3084_reg[8]_i_1_n_0 ),
        .CO({\add_ln13_reg_3084_reg[12]_i_1_n_0 ,\add_ln13_reg_3084_reg[12]_i_1_n_1 ,\add_ln13_reg_3084_reg[12]_i_1_n_2 ,\add_ln13_reg_3084_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln13_fu_156_p2[12:9]),
        .S(indvar_flatten2_fu_82[12:9]));
  FDRE \add_ln13_reg_3084_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[13]),
        .Q(add_ln13_reg_3084[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln13_reg_3084_reg[13]_i_2 
       (.CI(\add_ln13_reg_3084_reg[12]_i_1_n_0 ),
        .CO(\NLW_add_ln13_reg_3084_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln13_reg_3084_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln13_fu_156_p2[13]}),
        .S({1'b0,1'b0,1'b0,indvar_flatten2_fu_82[13]}));
  FDRE \add_ln13_reg_3084_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[1]),
        .Q(add_ln13_reg_3084[1]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[2]),
        .Q(add_ln13_reg_3084[2]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[3]),
        .Q(add_ln13_reg_3084[3]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[4]),
        .Q(add_ln13_reg_3084[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln13_reg_3084_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln13_reg_3084_reg[4]_i_1_n_0 ,\add_ln13_reg_3084_reg[4]_i_1_n_1 ,\add_ln13_reg_3084_reg[4]_i_1_n_2 ,\add_ln13_reg_3084_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten2_fu_82[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln13_fu_156_p2[4:1]),
        .S(indvar_flatten2_fu_82[4:1]));
  FDRE \add_ln13_reg_3084_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[5]),
        .Q(add_ln13_reg_3084[5]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[6]),
        .Q(add_ln13_reg_3084[6]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[7]),
        .Q(add_ln13_reg_3084[7]),
        .R(1'b0));
  FDRE \add_ln13_reg_3084_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[8]),
        .Q(add_ln13_reg_3084[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln13_reg_3084_reg[8]_i_1 
       (.CI(\add_ln13_reg_3084_reg[4]_i_1_n_0 ),
        .CO({\add_ln13_reg_3084_reg[8]_i_1_n_0 ,\add_ln13_reg_3084_reg[8]_i_1_n_1 ,\add_ln13_reg_3084_reg[8]_i_1_n_2 ,\add_ln13_reg_3084_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln13_fu_156_p2[8:5]),
        .S(indvar_flatten2_fu_82[8:5]));
  FDRE \add_ln13_reg_3084_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(add_ln13_fu_156_p2[9]),
        .Q(add_ln13_reg_3084[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[11]_i_2 
       (.I0(add_ln28_9_reg_3370[11]),
        .I1(add_ln28_4_reg_3259[11]),
        .O(\add_ln28_10_reg_3390[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[11]_i_3 
       (.I0(add_ln28_9_reg_3370[10]),
        .I1(add_ln28_4_reg_3259[10]),
        .O(\add_ln28_10_reg_3390[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[11]_i_4 
       (.I0(add_ln28_9_reg_3370[9]),
        .I1(add_ln28_4_reg_3259[9]),
        .O(\add_ln28_10_reg_3390[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[11]_i_5 
       (.I0(add_ln28_9_reg_3370[8]),
        .I1(add_ln28_4_reg_3259[8]),
        .O(\add_ln28_10_reg_3390[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[15]_i_2 
       (.I0(add_ln28_9_reg_3370[15]),
        .I1(add_ln28_4_reg_3259[15]),
        .O(\add_ln28_10_reg_3390[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[15]_i_3 
       (.I0(add_ln28_9_reg_3370[14]),
        .I1(add_ln28_4_reg_3259[14]),
        .O(\add_ln28_10_reg_3390[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[15]_i_4 
       (.I0(add_ln28_9_reg_3370[13]),
        .I1(add_ln28_4_reg_3259[13]),
        .O(\add_ln28_10_reg_3390[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[15]_i_5 
       (.I0(add_ln28_9_reg_3370[12]),
        .I1(add_ln28_4_reg_3259[12]),
        .O(\add_ln28_10_reg_3390[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_10_reg_3390[19]_i_2 
       (.I0(add_ln28_9_reg_3370[19]),
        .O(\add_ln28_10_reg_3390[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[19]_i_3 
       (.I0(add_ln28_9_reg_3370[19]),
        .I1(add_ln28_4_reg_3259[19]),
        .O(\add_ln28_10_reg_3390[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[19]_i_4 
       (.I0(add_ln28_9_reg_3370[18]),
        .I1(add_ln28_4_reg_3259[18]),
        .O(\add_ln28_10_reg_3390[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[19]_i_5 
       (.I0(add_ln28_9_reg_3370[17]),
        .I1(add_ln28_4_reg_3259[17]),
        .O(\add_ln28_10_reg_3390[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[19]_i_6 
       (.I0(add_ln28_9_reg_3370[16]),
        .I1(add_ln28_4_reg_3259[16]),
        .O(\add_ln28_10_reg_3390[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[3]_i_2 
       (.I0(add_ln28_9_reg_3370[3]),
        .I1(add_ln28_4_reg_3259[3]),
        .O(\add_ln28_10_reg_3390[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[3]_i_3 
       (.I0(add_ln28_9_reg_3370[2]),
        .I1(add_ln28_4_reg_3259[2]),
        .O(\add_ln28_10_reg_3390[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[3]_i_4 
       (.I0(add_ln28_9_reg_3370[1]),
        .I1(add_ln28_4_reg_3259[1]),
        .O(\add_ln28_10_reg_3390[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[3]_i_5 
       (.I0(add_ln28_9_reg_3370[0]),
        .I1(add_ln28_4_reg_3259[0]),
        .O(\add_ln28_10_reg_3390[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[7]_i_2 
       (.I0(add_ln28_9_reg_3370[7]),
        .I1(add_ln28_4_reg_3259[7]),
        .O(\add_ln28_10_reg_3390[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[7]_i_3 
       (.I0(add_ln28_9_reg_3370[6]),
        .I1(add_ln28_4_reg_3259[6]),
        .O(\add_ln28_10_reg_3390[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[7]_i_4 
       (.I0(add_ln28_9_reg_3370[5]),
        .I1(add_ln28_4_reg_3259[5]),
        .O(\add_ln28_10_reg_3390[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_10_reg_3390[7]_i_5 
       (.I0(add_ln28_9_reg_3370[4]),
        .I1(add_ln28_4_reg_3259[4]),
        .O(\add_ln28_10_reg_3390[7]_i_5_n_0 ));
  FDRE \add_ln28_10_reg_3390_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[0]),
        .Q(add_ln28_10_reg_3390[0]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[10]),
        .Q(add_ln28_10_reg_3390[10]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[11]),
        .Q(add_ln28_10_reg_3390[11]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[11]_i_1 
       (.CI(\add_ln28_10_reg_3390_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_10_reg_3390_reg[11]_i_1_n_0 ,\add_ln28_10_reg_3390_reg[11]_i_1_n_1 ,\add_ln28_10_reg_3390_reg[11]_i_1_n_2 ,\add_ln28_10_reg_3390_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_9_reg_3370[11:8]),
        .O(add_ln28_10_fu_553_p2[11:8]),
        .S({\add_ln28_10_reg_3390[11]_i_2_n_0 ,\add_ln28_10_reg_3390[11]_i_3_n_0 ,\add_ln28_10_reg_3390[11]_i_4_n_0 ,\add_ln28_10_reg_3390[11]_i_5_n_0 }));
  FDRE \add_ln28_10_reg_3390_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[12]),
        .Q(add_ln28_10_reg_3390[12]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[13]),
        .Q(add_ln28_10_reg_3390[13]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[14]),
        .Q(add_ln28_10_reg_3390[14]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[15]),
        .Q(add_ln28_10_reg_3390[15]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[15]_i_1 
       (.CI(\add_ln28_10_reg_3390_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_10_reg_3390_reg[15]_i_1_n_0 ,\add_ln28_10_reg_3390_reg[15]_i_1_n_1 ,\add_ln28_10_reg_3390_reg[15]_i_1_n_2 ,\add_ln28_10_reg_3390_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_9_reg_3370[15:12]),
        .O(add_ln28_10_fu_553_p2[15:12]),
        .S({\add_ln28_10_reg_3390[15]_i_2_n_0 ,\add_ln28_10_reg_3390[15]_i_3_n_0 ,\add_ln28_10_reg_3390[15]_i_4_n_0 ,\add_ln28_10_reg_3390[15]_i_5_n_0 }));
  FDRE \add_ln28_10_reg_3390_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[16]),
        .Q(add_ln28_10_reg_3390[16]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[17]),
        .Q(add_ln28_10_reg_3390[17]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[18]),
        .Q(add_ln28_10_reg_3390[18]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[19]),
        .Q(add_ln28_10_reg_3390[19]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[19]_i_1 
       (.CI(\add_ln28_10_reg_3390_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_10_reg_3390_reg[19]_i_1_n_0 ,\add_ln28_10_reg_3390_reg[19]_i_1_n_1 ,\add_ln28_10_reg_3390_reg[19]_i_1_n_2 ,\add_ln28_10_reg_3390_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_10_reg_3390[19]_i_2_n_0 ,add_ln28_9_reg_3370[18:16]}),
        .O(add_ln28_10_fu_553_p2[19:16]),
        .S({\add_ln28_10_reg_3390[19]_i_3_n_0 ,\add_ln28_10_reg_3390[19]_i_4_n_0 ,\add_ln28_10_reg_3390[19]_i_5_n_0 ,\add_ln28_10_reg_3390[19]_i_6_n_0 }));
  FDRE \add_ln28_10_reg_3390_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[1]),
        .Q(add_ln28_10_reg_3390[1]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[20]),
        .Q(add_ln28_10_reg_3390[20]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[20]_i_2 
       (.CI(\add_ln28_10_reg_3390_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_10_reg_3390_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_10_reg_3390_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_10_fu_553_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_10_reg_3390_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[2]),
        .Q(add_ln28_10_reg_3390[2]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[3]),
        .Q(add_ln28_10_reg_3390[3]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_10_reg_3390_reg[3]_i_1_n_0 ,\add_ln28_10_reg_3390_reg[3]_i_1_n_1 ,\add_ln28_10_reg_3390_reg[3]_i_1_n_2 ,\add_ln28_10_reg_3390_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_9_reg_3370[3:0]),
        .O(add_ln28_10_fu_553_p2[3:0]),
        .S({\add_ln28_10_reg_3390[3]_i_2_n_0 ,\add_ln28_10_reg_3390[3]_i_3_n_0 ,\add_ln28_10_reg_3390[3]_i_4_n_0 ,\add_ln28_10_reg_3390[3]_i_5_n_0 }));
  FDRE \add_ln28_10_reg_3390_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[4]),
        .Q(add_ln28_10_reg_3390[4]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[5]),
        .Q(add_ln28_10_reg_3390[5]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[6]),
        .Q(add_ln28_10_reg_3390[6]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[7]),
        .Q(add_ln28_10_reg_3390[7]),
        .R(1'b0));
  CARRY4 \add_ln28_10_reg_3390_reg[7]_i_1 
       (.CI(\add_ln28_10_reg_3390_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_10_reg_3390_reg[7]_i_1_n_0 ,\add_ln28_10_reg_3390_reg[7]_i_1_n_1 ,\add_ln28_10_reg_3390_reg[7]_i_1_n_2 ,\add_ln28_10_reg_3390_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_9_reg_3370[7:4]),
        .O(add_ln28_10_fu_553_p2[7:4]),
        .S({\add_ln28_10_reg_3390[7]_i_2_n_0 ,\add_ln28_10_reg_3390[7]_i_3_n_0 ,\add_ln28_10_reg_3390[7]_i_4_n_0 ,\add_ln28_10_reg_3390[7]_i_5_n_0 }));
  FDRE \add_ln28_10_reg_3390_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[8]),
        .Q(add_ln28_10_reg_3390[8]),
        .R(1'b0));
  FDRE \add_ln28_10_reg_3390_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage20_11001),
        .D(add_ln28_10_fu_553_p2[9]),
        .Q(add_ln28_10_reg_3390[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_11_reg_3375[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .O(add_ln28_11_reg_33750));
  FDRE \add_ln28_11_reg_3375_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_17),
        .Q(add_ln28_11_reg_3375[0]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_7),
        .Q(add_ln28_11_reg_3375[10]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_6),
        .Q(add_ln28_11_reg_3375[11]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_5),
        .Q(add_ln28_11_reg_3375[12]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_4),
        .Q(add_ln28_11_reg_3375[13]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_3),
        .Q(add_ln28_11_reg_3375[14]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_2),
        .Q(add_ln28_11_reg_3375[15]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_1),
        .Q(add_ln28_11_reg_3375[16]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_0),
        .Q(add_ln28_11_reg_3375[17]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_16),
        .Q(add_ln28_11_reg_3375[1]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_15),
        .Q(add_ln28_11_reg_3375[2]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_14),
        .Q(add_ln28_11_reg_3375[3]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_13),
        .Q(add_ln28_11_reg_3375[4]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_12),
        .Q(add_ln28_11_reg_3375[5]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_11),
        .Q(add_ln28_11_reg_3375[6]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_10),
        .Q(add_ln28_11_reg_3375[7]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_9),
        .Q(add_ln28_11_reg_3375[8]),
        .R(1'b0));
  FDRE \add_ln28_11_reg_3375_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_11_reg_33750),
        .D(mac_muladd_9s_9s_18s_18_4_1_U46_n_8),
        .Q(add_ln28_11_reg_3375[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_12_reg_3417[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage21),
        .O(add_ln28_12_reg_34170));
  FDRE \add_ln28_12_reg_3417_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_19),
        .Q(add_ln28_12_reg_3417[0]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_9),
        .Q(add_ln28_12_reg_3417[10]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_8),
        .Q(add_ln28_12_reg_3417[11]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_7),
        .Q(add_ln28_12_reg_3417[12]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_6),
        .Q(add_ln28_12_reg_3417[13]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_5),
        .Q(add_ln28_12_reg_3417[14]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_4),
        .Q(add_ln28_12_reg_3417[15]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_3),
        .Q(add_ln28_12_reg_3417[16]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_2),
        .Q(add_ln28_12_reg_3417[17]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_1),
        .Q(add_ln28_12_reg_3417[18]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_18),
        .Q(add_ln28_12_reg_3417[1]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_17),
        .Q(add_ln28_12_reg_3417[2]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_16),
        .Q(add_ln28_12_reg_3417[3]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_15),
        .Q(add_ln28_12_reg_3417[4]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_14),
        .Q(add_ln28_12_reg_3417[5]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_13),
        .Q(add_ln28_12_reg_3417[6]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_12),
        .Q(add_ln28_12_reg_3417[7]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_11),
        .Q(add_ln28_12_reg_3417[8]),
        .R(1'b0));
  FDRE \add_ln28_12_reg_3417_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_12_reg_34170),
        .D(mac_muladd_9s_9s_18s_19_4_1_U47_n_10),
        .Q(add_ln28_12_reg_3417[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_13_reg_3438[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage22),
        .O(add_ln28_13_reg_34380));
  FDRE \add_ln28_13_reg_3438_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_17),
        .Q(add_ln28_13_reg_3438[0]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_7),
        .Q(add_ln28_13_reg_3438[10]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_6),
        .Q(add_ln28_13_reg_3438[11]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_5),
        .Q(add_ln28_13_reg_3438[12]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_4),
        .Q(add_ln28_13_reg_3438[13]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_3),
        .Q(add_ln28_13_reg_3438[14]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_2),
        .Q(add_ln28_13_reg_3438[15]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_1),
        .Q(add_ln28_13_reg_3438[16]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_0),
        .Q(add_ln28_13_reg_3438[17]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_16),
        .Q(add_ln28_13_reg_3438[1]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_15),
        .Q(add_ln28_13_reg_3438[2]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_14),
        .Q(add_ln28_13_reg_3438[3]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_13),
        .Q(add_ln28_13_reg_3438[4]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_12),
        .Q(add_ln28_13_reg_3438[5]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_11),
        .Q(add_ln28_13_reg_3438[6]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_10),
        .Q(add_ln28_13_reg_3438[7]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_9),
        .Q(add_ln28_13_reg_3438[8]),
        .R(1'b0));
  FDRE \add_ln28_13_reg_3438_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_13_reg_34380),
        .D(mac_muladd_9s_9s_18s_18_4_1_U48_n_8),
        .Q(add_ln28_13_reg_3438[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_14_reg_3480[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage24),
        .O(add_ln28_14_reg_34800));
  FDRE \add_ln28_14_reg_3480_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_19),
        .Q(add_ln28_14_reg_3480[0]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_9),
        .Q(add_ln28_14_reg_3480[10]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_8),
        .Q(add_ln28_14_reg_3480[11]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_7),
        .Q(add_ln28_14_reg_3480[12]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_6),
        .Q(add_ln28_14_reg_3480[13]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_5),
        .Q(add_ln28_14_reg_3480[14]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_4),
        .Q(add_ln28_14_reg_3480[15]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_3),
        .Q(add_ln28_14_reg_3480[16]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_2),
        .Q(add_ln28_14_reg_3480[17]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_1),
        .Q(add_ln28_14_reg_3480[18]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_18),
        .Q(add_ln28_14_reg_3480[1]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_17),
        .Q(add_ln28_14_reg_3480[2]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_16),
        .Q(add_ln28_14_reg_3480[3]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_15),
        .Q(add_ln28_14_reg_3480[4]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_14),
        .Q(add_ln28_14_reg_3480[5]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_13),
        .Q(add_ln28_14_reg_3480[6]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_12),
        .Q(add_ln28_14_reg_3480[7]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_11),
        .Q(add_ln28_14_reg_3480[8]),
        .R(1'b0));
  FDRE \add_ln28_14_reg_3480_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_14_reg_34800),
        .D(mac_muladd_9s_9s_18s_19_4_1_U49_n_10),
        .Q(add_ln28_14_reg_3480[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[11]_i_2 
       (.I0(add_ln28_14_reg_3480[11]),
        .I1(add_ln28_12_reg_3417[11]),
        .O(\add_ln28_15_reg_3502[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[11]_i_3 
       (.I0(add_ln28_14_reg_3480[10]),
        .I1(add_ln28_12_reg_3417[10]),
        .O(\add_ln28_15_reg_3502[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[11]_i_4 
       (.I0(add_ln28_14_reg_3480[9]),
        .I1(add_ln28_12_reg_3417[9]),
        .O(\add_ln28_15_reg_3502[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[11]_i_5 
       (.I0(add_ln28_14_reg_3480[8]),
        .I1(add_ln28_12_reg_3417[8]),
        .O(\add_ln28_15_reg_3502[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[15]_i_2 
       (.I0(add_ln28_14_reg_3480[15]),
        .I1(add_ln28_12_reg_3417[15]),
        .O(\add_ln28_15_reg_3502[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[15]_i_3 
       (.I0(add_ln28_14_reg_3480[14]),
        .I1(add_ln28_12_reg_3417[14]),
        .O(\add_ln28_15_reg_3502[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[15]_i_4 
       (.I0(add_ln28_14_reg_3480[13]),
        .I1(add_ln28_12_reg_3417[13]),
        .O(\add_ln28_15_reg_3502[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[15]_i_5 
       (.I0(add_ln28_14_reg_3480[12]),
        .I1(add_ln28_12_reg_3417[12]),
        .O(\add_ln28_15_reg_3502[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_15_reg_3502[19]_i_3 
       (.I0(add_ln28_14_reg_3480[18]),
        .O(\add_ln28_15_reg_3502[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[19]_i_4 
       (.I0(add_ln28_14_reg_3480[18]),
        .I1(add_ln28_12_reg_3417[18]),
        .O(\add_ln28_15_reg_3502[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[19]_i_5 
       (.I0(add_ln28_14_reg_3480[17]),
        .I1(add_ln28_12_reg_3417[17]),
        .O(\add_ln28_15_reg_3502[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[19]_i_6 
       (.I0(add_ln28_14_reg_3480[16]),
        .I1(add_ln28_12_reg_3417[16]),
        .O(\add_ln28_15_reg_3502[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[3]_i_2 
       (.I0(add_ln28_14_reg_3480[3]),
        .I1(add_ln28_12_reg_3417[3]),
        .O(\add_ln28_15_reg_3502[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[3]_i_3 
       (.I0(add_ln28_14_reg_3480[2]),
        .I1(add_ln28_12_reg_3417[2]),
        .O(\add_ln28_15_reg_3502[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[3]_i_4 
       (.I0(add_ln28_14_reg_3480[1]),
        .I1(add_ln28_12_reg_3417[1]),
        .O(\add_ln28_15_reg_3502[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[3]_i_5 
       (.I0(add_ln28_14_reg_3480[0]),
        .I1(add_ln28_12_reg_3417[0]),
        .O(\add_ln28_15_reg_3502[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[7]_i_2 
       (.I0(add_ln28_14_reg_3480[7]),
        .I1(add_ln28_12_reg_3417[7]),
        .O(\add_ln28_15_reg_3502[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[7]_i_3 
       (.I0(add_ln28_14_reg_3480[6]),
        .I1(add_ln28_12_reg_3417[6]),
        .O(\add_ln28_15_reg_3502[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[7]_i_4 
       (.I0(add_ln28_14_reg_3480[5]),
        .I1(add_ln28_12_reg_3417[5]),
        .O(\add_ln28_15_reg_3502[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_15_reg_3502[7]_i_5 
       (.I0(add_ln28_14_reg_3480[4]),
        .I1(add_ln28_12_reg_3417[4]),
        .O(\add_ln28_15_reg_3502[7]_i_5_n_0 ));
  FDRE \add_ln28_15_reg_3502_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[0]),
        .Q(add_ln28_15_reg_3502[0]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[10]),
        .Q(add_ln28_15_reg_3502[10]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[11]),
        .Q(add_ln28_15_reg_3502[11]),
        .R(1'b0));
  CARRY4 \add_ln28_15_reg_3502_reg[11]_i_1 
       (.CI(\add_ln28_15_reg_3502_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_15_reg_3502_reg[11]_i_1_n_0 ,\add_ln28_15_reg_3502_reg[11]_i_1_n_1 ,\add_ln28_15_reg_3502_reg[11]_i_1_n_2 ,\add_ln28_15_reg_3502_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_14_reg_3480[11:8]),
        .O(add_ln28_15_fu_694_p2[11:8]),
        .S({\add_ln28_15_reg_3502[11]_i_2_n_0 ,\add_ln28_15_reg_3502[11]_i_3_n_0 ,\add_ln28_15_reg_3502[11]_i_4_n_0 ,\add_ln28_15_reg_3502[11]_i_5_n_0 }));
  FDRE \add_ln28_15_reg_3502_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[12]),
        .Q(add_ln28_15_reg_3502[12]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[13]),
        .Q(add_ln28_15_reg_3502[13]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[14]),
        .Q(add_ln28_15_reg_3502[14]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[15]),
        .Q(add_ln28_15_reg_3502[15]),
        .R(1'b0));
  CARRY4 \add_ln28_15_reg_3502_reg[15]_i_1 
       (.CI(\add_ln28_15_reg_3502_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_15_reg_3502_reg[15]_i_1_n_0 ,\add_ln28_15_reg_3502_reg[15]_i_1_n_1 ,\add_ln28_15_reg_3502_reg[15]_i_1_n_2 ,\add_ln28_15_reg_3502_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_14_reg_3480[15:12]),
        .O(add_ln28_15_fu_694_p2[15:12]),
        .S({\add_ln28_15_reg_3502[15]_i_2_n_0 ,\add_ln28_15_reg_3502[15]_i_3_n_0 ,\add_ln28_15_reg_3502[15]_i_4_n_0 ,\add_ln28_15_reg_3502[15]_i_5_n_0 }));
  FDRE \add_ln28_15_reg_3502_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[16]),
        .Q(add_ln28_15_reg_3502[16]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[17]),
        .Q(add_ln28_15_reg_3502[17]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[18]),
        .Q(add_ln28_15_reg_3502[18]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[19]),
        .Q(add_ln28_15_reg_3502[19]),
        .R(1'b0));
  CARRY4 \add_ln28_15_reg_3502_reg[19]_i_2 
       (.CI(\add_ln28_15_reg_3502_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_15_reg_3502_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_15_reg_3502_reg[19]_i_2_n_1 ,\add_ln28_15_reg_3502_reg[19]_i_2_n_2 ,\add_ln28_15_reg_3502_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_15_reg_3502[19]_i_3_n_0 ,add_ln28_14_reg_3480[17:16]}),
        .O(add_ln28_15_fu_694_p2[19:16]),
        .S({1'b1,\add_ln28_15_reg_3502[19]_i_4_n_0 ,\add_ln28_15_reg_3502[19]_i_5_n_0 ,\add_ln28_15_reg_3502[19]_i_6_n_0 }));
  FDRE \add_ln28_15_reg_3502_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[1]),
        .Q(add_ln28_15_reg_3502[1]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[2]),
        .Q(add_ln28_15_reg_3502[2]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[3]),
        .Q(add_ln28_15_reg_3502[3]),
        .R(1'b0));
  CARRY4 \add_ln28_15_reg_3502_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_15_reg_3502_reg[3]_i_1_n_0 ,\add_ln28_15_reg_3502_reg[3]_i_1_n_1 ,\add_ln28_15_reg_3502_reg[3]_i_1_n_2 ,\add_ln28_15_reg_3502_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_14_reg_3480[3:0]),
        .O(add_ln28_15_fu_694_p2[3:0]),
        .S({\add_ln28_15_reg_3502[3]_i_2_n_0 ,\add_ln28_15_reg_3502[3]_i_3_n_0 ,\add_ln28_15_reg_3502[3]_i_4_n_0 ,\add_ln28_15_reg_3502[3]_i_5_n_0 }));
  FDRE \add_ln28_15_reg_3502_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[4]),
        .Q(add_ln28_15_reg_3502[4]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[5]),
        .Q(add_ln28_15_reg_3502[5]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[6]),
        .Q(add_ln28_15_reg_3502[6]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[7]),
        .Q(add_ln28_15_reg_3502[7]),
        .R(1'b0));
  CARRY4 \add_ln28_15_reg_3502_reg[7]_i_1 
       (.CI(\add_ln28_15_reg_3502_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_15_reg_3502_reg[7]_i_1_n_0 ,\add_ln28_15_reg_3502_reg[7]_i_1_n_1 ,\add_ln28_15_reg_3502_reg[7]_i_1_n_2 ,\add_ln28_15_reg_3502_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_14_reg_3480[7:4]),
        .O(add_ln28_15_fu_694_p2[7:4]),
        .S({\add_ln28_15_reg_3502[7]_i_2_n_0 ,\add_ln28_15_reg_3502[7]_i_3_n_0 ,\add_ln28_15_reg_3502[7]_i_4_n_0 ,\add_ln28_15_reg_3502[7]_i_5_n_0 }));
  FDRE \add_ln28_15_reg_3502_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[8]),
        .Q(add_ln28_15_reg_3502[8]),
        .R(1'b0));
  FDRE \add_ln28_15_reg_3502_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage25_11001),
        .D(add_ln28_15_fu_694_p2[9]),
        .Q(add_ln28_15_reg_3502[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_16_reg_3507[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage25),
        .O(add_ln28_16_reg_35070));
  FDRE \add_ln28_16_reg_3507_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_17),
        .Q(add_ln28_16_reg_3507[0]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_7),
        .Q(add_ln28_16_reg_3507[10]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_6),
        .Q(add_ln28_16_reg_3507[11]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_5),
        .Q(add_ln28_16_reg_3507[12]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_4),
        .Q(add_ln28_16_reg_3507[13]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_3),
        .Q(add_ln28_16_reg_3507[14]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_2),
        .Q(add_ln28_16_reg_3507[15]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_1),
        .Q(add_ln28_16_reg_3507[16]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_0),
        .Q(add_ln28_16_reg_3507[17]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_16),
        .Q(add_ln28_16_reg_3507[1]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_15),
        .Q(add_ln28_16_reg_3507[2]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_14),
        .Q(add_ln28_16_reg_3507[3]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_13),
        .Q(add_ln28_16_reg_3507[4]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_12),
        .Q(add_ln28_16_reg_3507[5]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_11),
        .Q(add_ln28_16_reg_3507[6]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_10),
        .Q(add_ln28_16_reg_3507[7]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_9),
        .Q(add_ln28_16_reg_3507[8]),
        .R(1'b0));
  FDRE \add_ln28_16_reg_3507_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_16_reg_35070),
        .D(mac_muladd_9s_9s_18s_18_4_1_U50_n_8),
        .Q(add_ln28_16_reg_3507[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_17_reg_3549[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage28),
        .O(add_ln28_17_reg_35490));
  FDRE \add_ln28_17_reg_3549_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_19),
        .Q(add_ln28_17_reg_3549[0]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_9),
        .Q(add_ln28_17_reg_3549[10]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_8),
        .Q(add_ln28_17_reg_3549[11]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_7),
        .Q(add_ln28_17_reg_3549[12]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_6),
        .Q(add_ln28_17_reg_3549[13]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_5),
        .Q(add_ln28_17_reg_3549[14]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_4),
        .Q(add_ln28_17_reg_3549[15]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_3),
        .Q(add_ln28_17_reg_3549[16]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_2),
        .Q(add_ln28_17_reg_3549[17]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_1),
        .Q(add_ln28_17_reg_3549[18]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_18),
        .Q(add_ln28_17_reg_3549[1]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_17),
        .Q(add_ln28_17_reg_3549[2]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_16),
        .Q(add_ln28_17_reg_3549[3]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_15),
        .Q(add_ln28_17_reg_3549[4]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_14),
        .Q(add_ln28_17_reg_3549[5]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_13),
        .Q(add_ln28_17_reg_3549[6]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_12),
        .Q(add_ln28_17_reg_3549[7]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_11),
        .Q(add_ln28_17_reg_3549[8]),
        .R(1'b0));
  FDRE \add_ln28_17_reg_3549_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_17_reg_35490),
        .D(mac_muladd_9s_9s_18s_19_4_1_U52_n_10),
        .Q(add_ln28_17_reg_3549[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_18_reg_3533[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage27),
        .O(add_ln28_18_reg_35330));
  FDRE \add_ln28_18_reg_3533_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_17),
        .Q(add_ln28_18_reg_3533[0]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_7),
        .Q(add_ln28_18_reg_3533[10]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_6),
        .Q(add_ln28_18_reg_3533[11]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_5),
        .Q(add_ln28_18_reg_3533[12]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_4),
        .Q(add_ln28_18_reg_3533[13]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_3),
        .Q(add_ln28_18_reg_3533[14]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_2),
        .Q(add_ln28_18_reg_3533[15]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_1),
        .Q(add_ln28_18_reg_3533[16]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_0),
        .Q(add_ln28_18_reg_3533[17]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_16),
        .Q(add_ln28_18_reg_3533[1]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_15),
        .Q(add_ln28_18_reg_3533[2]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_14),
        .Q(add_ln28_18_reg_3533[3]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_13),
        .Q(add_ln28_18_reg_3533[4]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_12),
        .Q(add_ln28_18_reg_3533[5]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_11),
        .Q(add_ln28_18_reg_3533[6]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_10),
        .Q(add_ln28_18_reg_3533[7]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_9),
        .Q(add_ln28_18_reg_3533[8]),
        .R(1'b0));
  FDRE \add_ln28_18_reg_3533_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_18_reg_35330),
        .D(mac_muladd_9s_9s_18s_18_4_1_U51_n_8),
        .Q(add_ln28_18_reg_3533[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_19_reg_3565[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage29),
        .O(add_ln28_19_reg_35650));
  FDRE \add_ln28_19_reg_3565_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_17),
        .Q(add_ln28_19_reg_3565[0]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_7),
        .Q(add_ln28_19_reg_3565[10]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_6),
        .Q(add_ln28_19_reg_3565[11]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_5),
        .Q(add_ln28_19_reg_3565[12]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_4),
        .Q(add_ln28_19_reg_3565[13]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_3),
        .Q(add_ln28_19_reg_3565[14]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_2),
        .Q(add_ln28_19_reg_3565[15]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_1),
        .Q(add_ln28_19_reg_3565[16]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_0),
        .Q(add_ln28_19_reg_3565[17]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_16),
        .Q(add_ln28_19_reg_3565[1]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_15),
        .Q(add_ln28_19_reg_3565[2]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_14),
        .Q(add_ln28_19_reg_3565[3]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_13),
        .Q(add_ln28_19_reg_3565[4]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_12),
        .Q(add_ln28_19_reg_3565[5]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_11),
        .Q(add_ln28_19_reg_3565[6]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_10),
        .Q(add_ln28_19_reg_3565[7]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_9),
        .Q(add_ln28_19_reg_3565[8]),
        .R(1'b0));
  FDRE \add_ln28_19_reg_3565_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_19_reg_35650),
        .D(mac_muladd_9s_9s_18s_18_4_1_U53_n_8),
        .Q(add_ln28_19_reg_3565[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_1_reg_3190[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(add_ln28_1_reg_31900));
  FDRE \add_ln28_1_reg_3190_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_18),
        .Q(add_ln28_1_reg_3190[0]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_8),
        .Q(add_ln28_1_reg_3190[10]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_7),
        .Q(add_ln28_1_reg_3190[11]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_6),
        .Q(add_ln28_1_reg_3190[12]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_5),
        .Q(add_ln28_1_reg_3190[13]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_4),
        .Q(add_ln28_1_reg_3190[14]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_3),
        .Q(add_ln28_1_reg_3190[15]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_2),
        .Q(add_ln28_1_reg_3190[16]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_1),
        .Q(add_ln28_1_reg_3190[17]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_0),
        .Q(add_ln28_1_reg_3190[18]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_17),
        .Q(add_ln28_1_reg_3190[1]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_16),
        .Q(add_ln28_1_reg_3190[2]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_15),
        .Q(add_ln28_1_reg_3190[3]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_14),
        .Q(add_ln28_1_reg_3190[4]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_13),
        .Q(add_ln28_1_reg_3190[5]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_12),
        .Q(add_ln28_1_reg_3190[6]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_11),
        .Q(add_ln28_1_reg_3190[7]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_10),
        .Q(add_ln28_1_reg_3190[8]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_3190_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_31900),
        .D(mac_muladd_9s_9s_18s_19_4_1_U39_n_9),
        .Q(add_ln28_1_reg_3190[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[11]_i_2 
       (.I0(add_ln28_19_reg_3565[11]),
        .I1(add_ln28_18_reg_3533[11]),
        .O(\add_ln28_20_reg_3580[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[11]_i_3 
       (.I0(add_ln28_19_reg_3565[10]),
        .I1(add_ln28_18_reg_3533[10]),
        .O(\add_ln28_20_reg_3580[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[11]_i_4 
       (.I0(add_ln28_19_reg_3565[9]),
        .I1(add_ln28_18_reg_3533[9]),
        .O(\add_ln28_20_reg_3580[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[11]_i_5 
       (.I0(add_ln28_19_reg_3565[8]),
        .I1(add_ln28_18_reg_3533[8]),
        .O(\add_ln28_20_reg_3580[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[15]_i_2 
       (.I0(add_ln28_19_reg_3565[15]),
        .I1(add_ln28_18_reg_3533[15]),
        .O(\add_ln28_20_reg_3580[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[15]_i_3 
       (.I0(add_ln28_19_reg_3565[14]),
        .I1(add_ln28_18_reg_3533[14]),
        .O(\add_ln28_20_reg_3580[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[15]_i_4 
       (.I0(add_ln28_19_reg_3565[13]),
        .I1(add_ln28_18_reg_3533[13]),
        .O(\add_ln28_20_reg_3580[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[15]_i_5 
       (.I0(add_ln28_19_reg_3565[12]),
        .I1(add_ln28_18_reg_3533[12]),
        .O(\add_ln28_20_reg_3580[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_20_reg_3580[18]_i_3 
       (.I0(add_ln28_19_reg_3565[17]),
        .O(\add_ln28_20_reg_3580[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[18]_i_4 
       (.I0(add_ln28_19_reg_3565[17]),
        .I1(add_ln28_18_reg_3533[17]),
        .O(\add_ln28_20_reg_3580[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[18]_i_5 
       (.I0(add_ln28_19_reg_3565[16]),
        .I1(add_ln28_18_reg_3533[16]),
        .O(\add_ln28_20_reg_3580[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[3]_i_2 
       (.I0(add_ln28_19_reg_3565[3]),
        .I1(add_ln28_18_reg_3533[3]),
        .O(\add_ln28_20_reg_3580[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[3]_i_3 
       (.I0(add_ln28_19_reg_3565[2]),
        .I1(add_ln28_18_reg_3533[2]),
        .O(\add_ln28_20_reg_3580[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[3]_i_4 
       (.I0(add_ln28_19_reg_3565[1]),
        .I1(add_ln28_18_reg_3533[1]),
        .O(\add_ln28_20_reg_3580[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[3]_i_5 
       (.I0(add_ln28_19_reg_3565[0]),
        .I1(add_ln28_18_reg_3533[0]),
        .O(\add_ln28_20_reg_3580[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[7]_i_2 
       (.I0(add_ln28_19_reg_3565[7]),
        .I1(add_ln28_18_reg_3533[7]),
        .O(\add_ln28_20_reg_3580[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[7]_i_3 
       (.I0(add_ln28_19_reg_3565[6]),
        .I1(add_ln28_18_reg_3533[6]),
        .O(\add_ln28_20_reg_3580[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[7]_i_4 
       (.I0(add_ln28_19_reg_3565[5]),
        .I1(add_ln28_18_reg_3533[5]),
        .O(\add_ln28_20_reg_3580[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_20_reg_3580[7]_i_5 
       (.I0(add_ln28_19_reg_3565[4]),
        .I1(add_ln28_18_reg_3533[4]),
        .O(\add_ln28_20_reg_3580[7]_i_5_n_0 ));
  FDRE \add_ln28_20_reg_3580_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[0]),
        .Q(add_ln28_20_reg_3580[0]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[10]),
        .Q(add_ln28_20_reg_3580[10]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[11]),
        .Q(add_ln28_20_reg_3580[11]),
        .R(1'b0));
  CARRY4 \add_ln28_20_reg_3580_reg[11]_i_1 
       (.CI(\add_ln28_20_reg_3580_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_20_reg_3580_reg[11]_i_1_n_0 ,\add_ln28_20_reg_3580_reg[11]_i_1_n_1 ,\add_ln28_20_reg_3580_reg[11]_i_1_n_2 ,\add_ln28_20_reg_3580_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_19_reg_3565[11:8]),
        .O(add_ln28_20_fu_780_p2[11:8]),
        .S({\add_ln28_20_reg_3580[11]_i_2_n_0 ,\add_ln28_20_reg_3580[11]_i_3_n_0 ,\add_ln28_20_reg_3580[11]_i_4_n_0 ,\add_ln28_20_reg_3580[11]_i_5_n_0 }));
  FDRE \add_ln28_20_reg_3580_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[12]),
        .Q(add_ln28_20_reg_3580[12]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[13]),
        .Q(add_ln28_20_reg_3580[13]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[14]),
        .Q(add_ln28_20_reg_3580[14]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[15]),
        .Q(add_ln28_20_reg_3580[15]),
        .R(1'b0));
  CARRY4 \add_ln28_20_reg_3580_reg[15]_i_1 
       (.CI(\add_ln28_20_reg_3580_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_20_reg_3580_reg[15]_i_1_n_0 ,\add_ln28_20_reg_3580_reg[15]_i_1_n_1 ,\add_ln28_20_reg_3580_reg[15]_i_1_n_2 ,\add_ln28_20_reg_3580_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_19_reg_3565[15:12]),
        .O(add_ln28_20_fu_780_p2[15:12]),
        .S({\add_ln28_20_reg_3580[15]_i_2_n_0 ,\add_ln28_20_reg_3580[15]_i_3_n_0 ,\add_ln28_20_reg_3580[15]_i_4_n_0 ,\add_ln28_20_reg_3580[15]_i_5_n_0 }));
  FDRE \add_ln28_20_reg_3580_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[16]),
        .Q(add_ln28_20_reg_3580[16]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[17]),
        .Q(add_ln28_20_reg_3580[17]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[18]),
        .Q(add_ln28_20_reg_3580[18]),
        .R(1'b0));
  CARRY4 \add_ln28_20_reg_3580_reg[18]_i_2 
       (.CI(\add_ln28_20_reg_3580_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_20_reg_3580_reg[18]_i_2_CO_UNCONNECTED [3:2],\add_ln28_20_reg_3580_reg[18]_i_2_n_2 ,\add_ln28_20_reg_3580_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_20_reg_3580[18]_i_3_n_0 ,add_ln28_19_reg_3565[16]}),
        .O({\NLW_add_ln28_20_reg_3580_reg[18]_i_2_O_UNCONNECTED [3],add_ln28_20_fu_780_p2[18:16]}),
        .S({1'b0,1'b1,\add_ln28_20_reg_3580[18]_i_4_n_0 ,\add_ln28_20_reg_3580[18]_i_5_n_0 }));
  FDRE \add_ln28_20_reg_3580_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[1]),
        .Q(add_ln28_20_reg_3580[1]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[2]),
        .Q(add_ln28_20_reg_3580[2]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[3]),
        .Q(add_ln28_20_reg_3580[3]),
        .R(1'b0));
  CARRY4 \add_ln28_20_reg_3580_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_20_reg_3580_reg[3]_i_1_n_0 ,\add_ln28_20_reg_3580_reg[3]_i_1_n_1 ,\add_ln28_20_reg_3580_reg[3]_i_1_n_2 ,\add_ln28_20_reg_3580_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_19_reg_3565[3:0]),
        .O(add_ln28_20_fu_780_p2[3:0]),
        .S({\add_ln28_20_reg_3580[3]_i_2_n_0 ,\add_ln28_20_reg_3580[3]_i_3_n_0 ,\add_ln28_20_reg_3580[3]_i_4_n_0 ,\add_ln28_20_reg_3580[3]_i_5_n_0 }));
  FDRE \add_ln28_20_reg_3580_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[4]),
        .Q(add_ln28_20_reg_3580[4]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[5]),
        .Q(add_ln28_20_reg_3580[5]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[6]),
        .Q(add_ln28_20_reg_3580[6]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[7]),
        .Q(add_ln28_20_reg_3580[7]),
        .R(1'b0));
  CARRY4 \add_ln28_20_reg_3580_reg[7]_i_1 
       (.CI(\add_ln28_20_reg_3580_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_20_reg_3580_reg[7]_i_1_n_0 ,\add_ln28_20_reg_3580_reg[7]_i_1_n_1 ,\add_ln28_20_reg_3580_reg[7]_i_1_n_2 ,\add_ln28_20_reg_3580_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_19_reg_3565[7:4]),
        .O(add_ln28_20_fu_780_p2[7:4]),
        .S({\add_ln28_20_reg_3580[7]_i_2_n_0 ,\add_ln28_20_reg_3580[7]_i_3_n_0 ,\add_ln28_20_reg_3580[7]_i_4_n_0 ,\add_ln28_20_reg_3580[7]_i_5_n_0 }));
  FDRE \add_ln28_20_reg_3580_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[8]),
        .Q(add_ln28_20_reg_3580[8]),
        .R(1'b0));
  FDRE \add_ln28_20_reg_3580_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage30_11001),
        .D(add_ln28_20_fu_780_p2[9]),
        .Q(add_ln28_20_reg_3580[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[11]_i_2 
       (.I0(add_ln28_20_reg_3580[11]),
        .I1(add_ln28_17_reg_3549[11]),
        .O(\add_ln28_21_reg_3602[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[11]_i_3 
       (.I0(add_ln28_20_reg_3580[10]),
        .I1(add_ln28_17_reg_3549[10]),
        .O(\add_ln28_21_reg_3602[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[11]_i_4 
       (.I0(add_ln28_20_reg_3580[9]),
        .I1(add_ln28_17_reg_3549[9]),
        .O(\add_ln28_21_reg_3602[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[11]_i_5 
       (.I0(add_ln28_20_reg_3580[8]),
        .I1(add_ln28_17_reg_3549[8]),
        .O(\add_ln28_21_reg_3602[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[15]_i_2 
       (.I0(add_ln28_20_reg_3580[15]),
        .I1(add_ln28_17_reg_3549[15]),
        .O(\add_ln28_21_reg_3602[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[15]_i_3 
       (.I0(add_ln28_20_reg_3580[14]),
        .I1(add_ln28_17_reg_3549[14]),
        .O(\add_ln28_21_reg_3602[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[15]_i_4 
       (.I0(add_ln28_20_reg_3580[13]),
        .I1(add_ln28_17_reg_3549[13]),
        .O(\add_ln28_21_reg_3602[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[15]_i_5 
       (.I0(add_ln28_20_reg_3580[12]),
        .I1(add_ln28_17_reg_3549[12]),
        .O(\add_ln28_21_reg_3602[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_21_reg_3602[19]_i_3 
       (.I0(add_ln28_20_reg_3580[18]),
        .O(\add_ln28_21_reg_3602[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[19]_i_4 
       (.I0(add_ln28_20_reg_3580[18]),
        .I1(add_ln28_17_reg_3549[18]),
        .O(\add_ln28_21_reg_3602[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[19]_i_5 
       (.I0(add_ln28_20_reg_3580[17]),
        .I1(add_ln28_17_reg_3549[17]),
        .O(\add_ln28_21_reg_3602[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[19]_i_6 
       (.I0(add_ln28_20_reg_3580[16]),
        .I1(add_ln28_17_reg_3549[16]),
        .O(\add_ln28_21_reg_3602[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[3]_i_2 
       (.I0(add_ln28_20_reg_3580[3]),
        .I1(add_ln28_17_reg_3549[3]),
        .O(\add_ln28_21_reg_3602[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[3]_i_3 
       (.I0(add_ln28_20_reg_3580[2]),
        .I1(add_ln28_17_reg_3549[2]),
        .O(\add_ln28_21_reg_3602[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[3]_i_4 
       (.I0(add_ln28_20_reg_3580[1]),
        .I1(add_ln28_17_reg_3549[1]),
        .O(\add_ln28_21_reg_3602[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[3]_i_5 
       (.I0(add_ln28_20_reg_3580[0]),
        .I1(add_ln28_17_reg_3549[0]),
        .O(\add_ln28_21_reg_3602[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[7]_i_2 
       (.I0(add_ln28_20_reg_3580[7]),
        .I1(add_ln28_17_reg_3549[7]),
        .O(\add_ln28_21_reg_3602[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[7]_i_3 
       (.I0(add_ln28_20_reg_3580[6]),
        .I1(add_ln28_17_reg_3549[6]),
        .O(\add_ln28_21_reg_3602[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[7]_i_4 
       (.I0(add_ln28_20_reg_3580[5]),
        .I1(add_ln28_17_reg_3549[5]),
        .O(\add_ln28_21_reg_3602[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_21_reg_3602[7]_i_5 
       (.I0(add_ln28_20_reg_3580[4]),
        .I1(add_ln28_17_reg_3549[4]),
        .O(\add_ln28_21_reg_3602[7]_i_5_n_0 ));
  FDRE \add_ln28_21_reg_3602_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[0]),
        .Q(add_ln28_21_reg_3602[0]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[10]),
        .Q(add_ln28_21_reg_3602[10]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[11]),
        .Q(add_ln28_21_reg_3602[11]),
        .R(1'b0));
  CARRY4 \add_ln28_21_reg_3602_reg[11]_i_1 
       (.CI(\add_ln28_21_reg_3602_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_21_reg_3602_reg[11]_i_1_n_0 ,\add_ln28_21_reg_3602_reg[11]_i_1_n_1 ,\add_ln28_21_reg_3602_reg[11]_i_1_n_2 ,\add_ln28_21_reg_3602_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_20_reg_3580[11:8]),
        .O(add_ln28_21_fu_818_p2[11:8]),
        .S({\add_ln28_21_reg_3602[11]_i_2_n_0 ,\add_ln28_21_reg_3602[11]_i_3_n_0 ,\add_ln28_21_reg_3602[11]_i_4_n_0 ,\add_ln28_21_reg_3602[11]_i_5_n_0 }));
  FDRE \add_ln28_21_reg_3602_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[12]),
        .Q(add_ln28_21_reg_3602[12]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[13]),
        .Q(add_ln28_21_reg_3602[13]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[14]),
        .Q(add_ln28_21_reg_3602[14]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[15]),
        .Q(add_ln28_21_reg_3602[15]),
        .R(1'b0));
  CARRY4 \add_ln28_21_reg_3602_reg[15]_i_1 
       (.CI(\add_ln28_21_reg_3602_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_21_reg_3602_reg[15]_i_1_n_0 ,\add_ln28_21_reg_3602_reg[15]_i_1_n_1 ,\add_ln28_21_reg_3602_reg[15]_i_1_n_2 ,\add_ln28_21_reg_3602_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_20_reg_3580[15:12]),
        .O(add_ln28_21_fu_818_p2[15:12]),
        .S({\add_ln28_21_reg_3602[15]_i_2_n_0 ,\add_ln28_21_reg_3602[15]_i_3_n_0 ,\add_ln28_21_reg_3602[15]_i_4_n_0 ,\add_ln28_21_reg_3602[15]_i_5_n_0 }));
  FDRE \add_ln28_21_reg_3602_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[16]),
        .Q(add_ln28_21_reg_3602[16]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[17]),
        .Q(add_ln28_21_reg_3602[17]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[18]),
        .Q(add_ln28_21_reg_3602[18]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[19]),
        .Q(add_ln28_21_reg_3602[19]),
        .R(1'b0));
  CARRY4 \add_ln28_21_reg_3602_reg[19]_i_2 
       (.CI(\add_ln28_21_reg_3602_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_21_reg_3602_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_21_reg_3602_reg[19]_i_2_n_1 ,\add_ln28_21_reg_3602_reg[19]_i_2_n_2 ,\add_ln28_21_reg_3602_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_21_reg_3602[19]_i_3_n_0 ,add_ln28_20_reg_3580[17:16]}),
        .O(add_ln28_21_fu_818_p2[19:16]),
        .S({1'b1,\add_ln28_21_reg_3602[19]_i_4_n_0 ,\add_ln28_21_reg_3602[19]_i_5_n_0 ,\add_ln28_21_reg_3602[19]_i_6_n_0 }));
  FDRE \add_ln28_21_reg_3602_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[1]),
        .Q(add_ln28_21_reg_3602[1]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[2]),
        .Q(add_ln28_21_reg_3602[2]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[3]),
        .Q(add_ln28_21_reg_3602[3]),
        .R(1'b0));
  CARRY4 \add_ln28_21_reg_3602_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_21_reg_3602_reg[3]_i_1_n_0 ,\add_ln28_21_reg_3602_reg[3]_i_1_n_1 ,\add_ln28_21_reg_3602_reg[3]_i_1_n_2 ,\add_ln28_21_reg_3602_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_20_reg_3580[3:0]),
        .O(add_ln28_21_fu_818_p2[3:0]),
        .S({\add_ln28_21_reg_3602[3]_i_2_n_0 ,\add_ln28_21_reg_3602[3]_i_3_n_0 ,\add_ln28_21_reg_3602[3]_i_4_n_0 ,\add_ln28_21_reg_3602[3]_i_5_n_0 }));
  FDRE \add_ln28_21_reg_3602_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[4]),
        .Q(add_ln28_21_reg_3602[4]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[5]),
        .Q(add_ln28_21_reg_3602[5]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[6]),
        .Q(add_ln28_21_reg_3602[6]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[7]),
        .Q(add_ln28_21_reg_3602[7]),
        .R(1'b0));
  CARRY4 \add_ln28_21_reg_3602_reg[7]_i_1 
       (.CI(\add_ln28_21_reg_3602_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_21_reg_3602_reg[7]_i_1_n_0 ,\add_ln28_21_reg_3602_reg[7]_i_1_n_1 ,\add_ln28_21_reg_3602_reg[7]_i_1_n_2 ,\add_ln28_21_reg_3602_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_20_reg_3580[7:4]),
        .O(add_ln28_21_fu_818_p2[7:4]),
        .S({\add_ln28_21_reg_3602[7]_i_2_n_0 ,\add_ln28_21_reg_3602[7]_i_3_n_0 ,\add_ln28_21_reg_3602[7]_i_4_n_0 ,\add_ln28_21_reg_3602[7]_i_5_n_0 }));
  FDRE \add_ln28_21_reg_3602_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[8]),
        .Q(add_ln28_21_reg_3602[8]),
        .R(1'b0));
  FDRE \add_ln28_21_reg_3602_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage31_11001),
        .D(add_ln28_21_fu_818_p2[9]),
        .Q(add_ln28_21_reg_3602[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[11]_i_2 
       (.I0(add_ln28_21_reg_3602[11]),
        .I1(add_ln28_15_reg_3502[11]),
        .O(\add_ln28_22_reg_3618[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[11]_i_3 
       (.I0(add_ln28_21_reg_3602[10]),
        .I1(add_ln28_15_reg_3502[10]),
        .O(\add_ln28_22_reg_3618[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[11]_i_4 
       (.I0(add_ln28_21_reg_3602[9]),
        .I1(add_ln28_15_reg_3502[9]),
        .O(\add_ln28_22_reg_3618[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[11]_i_5 
       (.I0(add_ln28_21_reg_3602[8]),
        .I1(add_ln28_15_reg_3502[8]),
        .O(\add_ln28_22_reg_3618[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[15]_i_2 
       (.I0(add_ln28_21_reg_3602[15]),
        .I1(add_ln28_15_reg_3502[15]),
        .O(\add_ln28_22_reg_3618[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[15]_i_3 
       (.I0(add_ln28_21_reg_3602[14]),
        .I1(add_ln28_15_reg_3502[14]),
        .O(\add_ln28_22_reg_3618[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[15]_i_4 
       (.I0(add_ln28_21_reg_3602[13]),
        .I1(add_ln28_15_reg_3502[13]),
        .O(\add_ln28_22_reg_3618[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[15]_i_5 
       (.I0(add_ln28_21_reg_3602[12]),
        .I1(add_ln28_15_reg_3502[12]),
        .O(\add_ln28_22_reg_3618[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_22_reg_3618[19]_i_2 
       (.I0(add_ln28_21_reg_3602[19]),
        .O(\add_ln28_22_reg_3618[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[19]_i_3 
       (.I0(add_ln28_21_reg_3602[19]),
        .I1(add_ln28_15_reg_3502[19]),
        .O(\add_ln28_22_reg_3618[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[19]_i_4 
       (.I0(add_ln28_21_reg_3602[18]),
        .I1(add_ln28_15_reg_3502[18]),
        .O(\add_ln28_22_reg_3618[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[19]_i_5 
       (.I0(add_ln28_21_reg_3602[17]),
        .I1(add_ln28_15_reg_3502[17]),
        .O(\add_ln28_22_reg_3618[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[19]_i_6 
       (.I0(add_ln28_21_reg_3602[16]),
        .I1(add_ln28_15_reg_3502[16]),
        .O(\add_ln28_22_reg_3618[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_22_reg_3618[20]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage32),
        .O(ap_block_pp0_stage32_11001));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[3]_i_2 
       (.I0(add_ln28_21_reg_3602[3]),
        .I1(add_ln28_15_reg_3502[3]),
        .O(\add_ln28_22_reg_3618[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[3]_i_3 
       (.I0(add_ln28_21_reg_3602[2]),
        .I1(add_ln28_15_reg_3502[2]),
        .O(\add_ln28_22_reg_3618[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[3]_i_4 
       (.I0(add_ln28_21_reg_3602[1]),
        .I1(add_ln28_15_reg_3502[1]),
        .O(\add_ln28_22_reg_3618[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[3]_i_5 
       (.I0(add_ln28_21_reg_3602[0]),
        .I1(add_ln28_15_reg_3502[0]),
        .O(\add_ln28_22_reg_3618[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[7]_i_2 
       (.I0(add_ln28_21_reg_3602[7]),
        .I1(add_ln28_15_reg_3502[7]),
        .O(\add_ln28_22_reg_3618[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[7]_i_3 
       (.I0(add_ln28_21_reg_3602[6]),
        .I1(add_ln28_15_reg_3502[6]),
        .O(\add_ln28_22_reg_3618[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[7]_i_4 
       (.I0(add_ln28_21_reg_3602[5]),
        .I1(add_ln28_15_reg_3502[5]),
        .O(\add_ln28_22_reg_3618[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_22_reg_3618[7]_i_5 
       (.I0(add_ln28_21_reg_3602[4]),
        .I1(add_ln28_15_reg_3502[4]),
        .O(\add_ln28_22_reg_3618[7]_i_5_n_0 ));
  FDRE \add_ln28_22_reg_3618_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[0]),
        .Q(add_ln28_22_reg_3618[0]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[10]),
        .Q(add_ln28_22_reg_3618[10]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[11]),
        .Q(add_ln28_22_reg_3618[11]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[11]_i_1 
       (.CI(\add_ln28_22_reg_3618_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_22_reg_3618_reg[11]_i_1_n_0 ,\add_ln28_22_reg_3618_reg[11]_i_1_n_1 ,\add_ln28_22_reg_3618_reg[11]_i_1_n_2 ,\add_ln28_22_reg_3618_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_21_reg_3602[11:8]),
        .O(add_ln28_22_fu_833_p2[11:8]),
        .S({\add_ln28_22_reg_3618[11]_i_2_n_0 ,\add_ln28_22_reg_3618[11]_i_3_n_0 ,\add_ln28_22_reg_3618[11]_i_4_n_0 ,\add_ln28_22_reg_3618[11]_i_5_n_0 }));
  FDRE \add_ln28_22_reg_3618_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[12]),
        .Q(add_ln28_22_reg_3618[12]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[13]),
        .Q(add_ln28_22_reg_3618[13]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[14]),
        .Q(add_ln28_22_reg_3618[14]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[15]),
        .Q(add_ln28_22_reg_3618[15]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[15]_i_1 
       (.CI(\add_ln28_22_reg_3618_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_22_reg_3618_reg[15]_i_1_n_0 ,\add_ln28_22_reg_3618_reg[15]_i_1_n_1 ,\add_ln28_22_reg_3618_reg[15]_i_1_n_2 ,\add_ln28_22_reg_3618_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_21_reg_3602[15:12]),
        .O(add_ln28_22_fu_833_p2[15:12]),
        .S({\add_ln28_22_reg_3618[15]_i_2_n_0 ,\add_ln28_22_reg_3618[15]_i_3_n_0 ,\add_ln28_22_reg_3618[15]_i_4_n_0 ,\add_ln28_22_reg_3618[15]_i_5_n_0 }));
  FDRE \add_ln28_22_reg_3618_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[16]),
        .Q(add_ln28_22_reg_3618[16]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[17]),
        .Q(add_ln28_22_reg_3618[17]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[18]),
        .Q(add_ln28_22_reg_3618[18]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[19]),
        .Q(add_ln28_22_reg_3618[19]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[19]_i_1 
       (.CI(\add_ln28_22_reg_3618_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_22_reg_3618_reg[19]_i_1_n_0 ,\add_ln28_22_reg_3618_reg[19]_i_1_n_1 ,\add_ln28_22_reg_3618_reg[19]_i_1_n_2 ,\add_ln28_22_reg_3618_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_22_reg_3618[19]_i_2_n_0 ,add_ln28_21_reg_3602[18:16]}),
        .O(add_ln28_22_fu_833_p2[19:16]),
        .S({\add_ln28_22_reg_3618[19]_i_3_n_0 ,\add_ln28_22_reg_3618[19]_i_4_n_0 ,\add_ln28_22_reg_3618[19]_i_5_n_0 ,\add_ln28_22_reg_3618[19]_i_6_n_0 }));
  FDRE \add_ln28_22_reg_3618_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[1]),
        .Q(add_ln28_22_reg_3618[1]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[20]),
        .Q(add_ln28_22_reg_3618[20]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[20]_i_2 
       (.CI(\add_ln28_22_reg_3618_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_22_reg_3618_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_22_reg_3618_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_22_fu_833_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_22_reg_3618_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[2]),
        .Q(add_ln28_22_reg_3618[2]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[3]),
        .Q(add_ln28_22_reg_3618[3]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_22_reg_3618_reg[3]_i_1_n_0 ,\add_ln28_22_reg_3618_reg[3]_i_1_n_1 ,\add_ln28_22_reg_3618_reg[3]_i_1_n_2 ,\add_ln28_22_reg_3618_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_21_reg_3602[3:0]),
        .O(add_ln28_22_fu_833_p2[3:0]),
        .S({\add_ln28_22_reg_3618[3]_i_2_n_0 ,\add_ln28_22_reg_3618[3]_i_3_n_0 ,\add_ln28_22_reg_3618[3]_i_4_n_0 ,\add_ln28_22_reg_3618[3]_i_5_n_0 }));
  FDRE \add_ln28_22_reg_3618_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[4]),
        .Q(add_ln28_22_reg_3618[4]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[5]),
        .Q(add_ln28_22_reg_3618[5]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[6]),
        .Q(add_ln28_22_reg_3618[6]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[7]),
        .Q(add_ln28_22_reg_3618[7]),
        .R(1'b0));
  CARRY4 \add_ln28_22_reg_3618_reg[7]_i_1 
       (.CI(\add_ln28_22_reg_3618_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_22_reg_3618_reg[7]_i_1_n_0 ,\add_ln28_22_reg_3618_reg[7]_i_1_n_1 ,\add_ln28_22_reg_3618_reg[7]_i_1_n_2 ,\add_ln28_22_reg_3618_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_21_reg_3602[7:4]),
        .O(add_ln28_22_fu_833_p2[7:4]),
        .S({\add_ln28_22_reg_3618[7]_i_2_n_0 ,\add_ln28_22_reg_3618[7]_i_3_n_0 ,\add_ln28_22_reg_3618[7]_i_4_n_0 ,\add_ln28_22_reg_3618[7]_i_5_n_0 }));
  FDRE \add_ln28_22_reg_3618_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[8]),
        .Q(add_ln28_22_reg_3618[8]),
        .R(1'b0));
  FDRE \add_ln28_22_reg_3618_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage32_11001),
        .D(add_ln28_22_fu_833_p2[9]),
        .Q(add_ln28_22_reg_3618[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[11]_i_2 
       (.I0(add_ln28_22_reg_3618[11]),
        .I1(add_ln28_10_reg_3390[11]),
        .O(\add_ln28_23_reg_3638[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[11]_i_3 
       (.I0(add_ln28_22_reg_3618[10]),
        .I1(add_ln28_10_reg_3390[10]),
        .O(\add_ln28_23_reg_3638[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[11]_i_4 
       (.I0(add_ln28_22_reg_3618[9]),
        .I1(add_ln28_10_reg_3390[9]),
        .O(\add_ln28_23_reg_3638[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[11]_i_5 
       (.I0(add_ln28_22_reg_3618[8]),
        .I1(add_ln28_10_reg_3390[8]),
        .O(\add_ln28_23_reg_3638[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[15]_i_2 
       (.I0(add_ln28_22_reg_3618[15]),
        .I1(add_ln28_10_reg_3390[15]),
        .O(\add_ln28_23_reg_3638[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[15]_i_3 
       (.I0(add_ln28_22_reg_3618[14]),
        .I1(add_ln28_10_reg_3390[14]),
        .O(\add_ln28_23_reg_3638[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[15]_i_4 
       (.I0(add_ln28_22_reg_3618[13]),
        .I1(add_ln28_10_reg_3390[13]),
        .O(\add_ln28_23_reg_3638[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[15]_i_5 
       (.I0(add_ln28_22_reg_3618[12]),
        .I1(add_ln28_10_reg_3390[12]),
        .O(\add_ln28_23_reg_3638[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[19]_i_2 
       (.I0(add_ln28_22_reg_3618[19]),
        .I1(add_ln28_10_reg_3390[19]),
        .O(\add_ln28_23_reg_3638[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[19]_i_3 
       (.I0(add_ln28_22_reg_3618[18]),
        .I1(add_ln28_10_reg_3390[18]),
        .O(\add_ln28_23_reg_3638[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[19]_i_4 
       (.I0(add_ln28_22_reg_3618[17]),
        .I1(add_ln28_10_reg_3390[17]),
        .O(\add_ln28_23_reg_3638[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[19]_i_5 
       (.I0(add_ln28_22_reg_3618[16]),
        .I1(add_ln28_10_reg_3390[16]),
        .O(\add_ln28_23_reg_3638[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_23_reg_3638[21]_i_3 
       (.I0(add_ln28_22_reg_3618[20]),
        .O(\add_ln28_23_reg_3638[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[21]_i_4 
       (.I0(add_ln28_22_reg_3618[20]),
        .I1(add_ln28_10_reg_3390[20]),
        .O(\add_ln28_23_reg_3638[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[3]_i_2 
       (.I0(add_ln28_22_reg_3618[3]),
        .I1(add_ln28_10_reg_3390[3]),
        .O(\add_ln28_23_reg_3638[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[3]_i_3 
       (.I0(add_ln28_22_reg_3618[2]),
        .I1(add_ln28_10_reg_3390[2]),
        .O(\add_ln28_23_reg_3638[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[3]_i_4 
       (.I0(add_ln28_22_reg_3618[1]),
        .I1(add_ln28_10_reg_3390[1]),
        .O(\add_ln28_23_reg_3638[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[3]_i_5 
       (.I0(add_ln28_22_reg_3618[0]),
        .I1(add_ln28_10_reg_3390[0]),
        .O(\add_ln28_23_reg_3638[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[7]_i_2 
       (.I0(add_ln28_22_reg_3618[7]),
        .I1(add_ln28_10_reg_3390[7]),
        .O(\add_ln28_23_reg_3638[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[7]_i_3 
       (.I0(add_ln28_22_reg_3618[6]),
        .I1(add_ln28_10_reg_3390[6]),
        .O(\add_ln28_23_reg_3638[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[7]_i_4 
       (.I0(add_ln28_22_reg_3618[5]),
        .I1(add_ln28_10_reg_3390[5]),
        .O(\add_ln28_23_reg_3638[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_23_reg_3638[7]_i_5 
       (.I0(add_ln28_22_reg_3618[4]),
        .I1(add_ln28_10_reg_3390[4]),
        .O(\add_ln28_23_reg_3638[7]_i_5_n_0 ));
  FDRE \add_ln28_23_reg_3638_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[0]),
        .Q(add_ln28_23_reg_3638[0]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[10]),
        .Q(add_ln28_23_reg_3638[10]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[11]),
        .Q(add_ln28_23_reg_3638[11]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[11]_i_1 
       (.CI(\add_ln28_23_reg_3638_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_23_reg_3638_reg[11]_i_1_n_0 ,\add_ln28_23_reg_3638_reg[11]_i_1_n_1 ,\add_ln28_23_reg_3638_reg[11]_i_1_n_2 ,\add_ln28_23_reg_3638_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_22_reg_3618[11:8]),
        .O(add_ln28_23_fu_873_p2[11:8]),
        .S({\add_ln28_23_reg_3638[11]_i_2_n_0 ,\add_ln28_23_reg_3638[11]_i_3_n_0 ,\add_ln28_23_reg_3638[11]_i_4_n_0 ,\add_ln28_23_reg_3638[11]_i_5_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[12]),
        .Q(add_ln28_23_reg_3638[12]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[13]),
        .Q(add_ln28_23_reg_3638[13]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[14]),
        .Q(add_ln28_23_reg_3638[14]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[15]),
        .Q(add_ln28_23_reg_3638[15]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[15]_i_1 
       (.CI(\add_ln28_23_reg_3638_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_23_reg_3638_reg[15]_i_1_n_0 ,\add_ln28_23_reg_3638_reg[15]_i_1_n_1 ,\add_ln28_23_reg_3638_reg[15]_i_1_n_2 ,\add_ln28_23_reg_3638_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_22_reg_3618[15:12]),
        .O(add_ln28_23_fu_873_p2[15:12]),
        .S({\add_ln28_23_reg_3638[15]_i_2_n_0 ,\add_ln28_23_reg_3638[15]_i_3_n_0 ,\add_ln28_23_reg_3638[15]_i_4_n_0 ,\add_ln28_23_reg_3638[15]_i_5_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[16]),
        .Q(add_ln28_23_reg_3638[16]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[17]),
        .Q(add_ln28_23_reg_3638[17]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[18]),
        .Q(add_ln28_23_reg_3638[18]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[19]),
        .Q(add_ln28_23_reg_3638[19]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[19]_i_1 
       (.CI(\add_ln28_23_reg_3638_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_23_reg_3638_reg[19]_i_1_n_0 ,\add_ln28_23_reg_3638_reg[19]_i_1_n_1 ,\add_ln28_23_reg_3638_reg[19]_i_1_n_2 ,\add_ln28_23_reg_3638_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_22_reg_3618[19:16]),
        .O(add_ln28_23_fu_873_p2[19:16]),
        .S({\add_ln28_23_reg_3638[19]_i_2_n_0 ,\add_ln28_23_reg_3638[19]_i_3_n_0 ,\add_ln28_23_reg_3638[19]_i_4_n_0 ,\add_ln28_23_reg_3638[19]_i_5_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[1]),
        .Q(add_ln28_23_reg_3638[1]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[20]),
        .Q(add_ln28_23_reg_3638[20]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[21]),
        .Q(add_ln28_23_reg_3638[21]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[21]_i_2 
       (.CI(\add_ln28_23_reg_3638_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_23_reg_3638_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln28_23_reg_3638_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln28_23_reg_3638[21]_i_3_n_0 }),
        .O({\NLW_add_ln28_23_reg_3638_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln28_23_fu_873_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln28_23_reg_3638[21]_i_4_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[2]),
        .Q(add_ln28_23_reg_3638[2]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[3]),
        .Q(add_ln28_23_reg_3638[3]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_23_reg_3638_reg[3]_i_1_n_0 ,\add_ln28_23_reg_3638_reg[3]_i_1_n_1 ,\add_ln28_23_reg_3638_reg[3]_i_1_n_2 ,\add_ln28_23_reg_3638_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_22_reg_3618[3:0]),
        .O(add_ln28_23_fu_873_p2[3:0]),
        .S({\add_ln28_23_reg_3638[3]_i_2_n_0 ,\add_ln28_23_reg_3638[3]_i_3_n_0 ,\add_ln28_23_reg_3638[3]_i_4_n_0 ,\add_ln28_23_reg_3638[3]_i_5_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[4]),
        .Q(add_ln28_23_reg_3638[4]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[5]),
        .Q(add_ln28_23_reg_3638[5]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[6]),
        .Q(add_ln28_23_reg_3638[6]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[7]),
        .Q(add_ln28_23_reg_3638[7]),
        .R(1'b0));
  CARRY4 \add_ln28_23_reg_3638_reg[7]_i_1 
       (.CI(\add_ln28_23_reg_3638_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_23_reg_3638_reg[7]_i_1_n_0 ,\add_ln28_23_reg_3638_reg[7]_i_1_n_1 ,\add_ln28_23_reg_3638_reg[7]_i_1_n_2 ,\add_ln28_23_reg_3638_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_22_reg_3618[7:4]),
        .O(add_ln28_23_fu_873_p2[7:4]),
        .S({\add_ln28_23_reg_3638[7]_i_2_n_0 ,\add_ln28_23_reg_3638[7]_i_3_n_0 ,\add_ln28_23_reg_3638[7]_i_4_n_0 ,\add_ln28_23_reg_3638[7]_i_5_n_0 }));
  FDRE \add_ln28_23_reg_3638_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[8]),
        .Q(add_ln28_23_reg_3638[8]),
        .R(1'b0));
  FDRE \add_ln28_23_reg_3638_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage33_11001),
        .D(add_ln28_23_fu_873_p2[9]),
        .Q(add_ln28_23_reg_3638[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_24_reg_3623[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage32),
        .O(add_ln28_24_reg_36230));
  FDRE \add_ln28_24_reg_3623_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_17),
        .Q(add_ln28_24_reg_3623[0]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_7),
        .Q(add_ln28_24_reg_3623[10]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_6),
        .Q(add_ln28_24_reg_3623[11]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_5),
        .Q(add_ln28_24_reg_3623[12]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_4),
        .Q(add_ln28_24_reg_3623[13]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_3),
        .Q(add_ln28_24_reg_3623[14]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_2),
        .Q(add_ln28_24_reg_3623[15]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_1),
        .Q(add_ln28_24_reg_3623[16]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_0),
        .Q(add_ln28_24_reg_3623[17]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_16),
        .Q(add_ln28_24_reg_3623[1]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_15),
        .Q(add_ln28_24_reg_3623[2]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_14),
        .Q(add_ln28_24_reg_3623[3]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_13),
        .Q(add_ln28_24_reg_3623[4]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_12),
        .Q(add_ln28_24_reg_3623[5]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_11),
        .Q(add_ln28_24_reg_3623[6]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_10),
        .Q(add_ln28_24_reg_3623[7]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_9),
        .Q(add_ln28_24_reg_3623[8]),
        .R(1'b0));
  FDRE \add_ln28_24_reg_3623_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_24_reg_36230),
        .D(mac_muladd_9s_9s_18s_18_4_1_U54_n_8),
        .Q(add_ln28_24_reg_3623[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_25_reg_3665[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage34),
        .O(add_ln28_25_reg_36650));
  FDRE \add_ln28_25_reg_3665_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_19),
        .Q(add_ln28_25_reg_3665[0]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_9),
        .Q(add_ln28_25_reg_3665[10]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_8),
        .Q(add_ln28_25_reg_3665[11]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_7),
        .Q(add_ln28_25_reg_3665[12]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_6),
        .Q(add_ln28_25_reg_3665[13]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_5),
        .Q(add_ln28_25_reg_3665[14]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_4),
        .Q(add_ln28_25_reg_3665[15]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_3),
        .Q(add_ln28_25_reg_3665[16]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_2),
        .Q(add_ln28_25_reg_3665[17]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_1),
        .Q(add_ln28_25_reg_3665[18]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_18),
        .Q(add_ln28_25_reg_3665[1]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_17),
        .Q(add_ln28_25_reg_3665[2]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_16),
        .Q(add_ln28_25_reg_3665[3]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_15),
        .Q(add_ln28_25_reg_3665[4]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_14),
        .Q(add_ln28_25_reg_3665[5]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_13),
        .Q(add_ln28_25_reg_3665[6]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_12),
        .Q(add_ln28_25_reg_3665[7]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_11),
        .Q(add_ln28_25_reg_3665[8]),
        .R(1'b0));
  FDRE \add_ln28_25_reg_3665_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_25_reg_36650),
        .D(mac_muladd_9s_9s_18s_19_4_1_U55_n_10),
        .Q(add_ln28_25_reg_3665[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_26_reg_3681[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage35),
        .O(add_ln28_26_reg_36810));
  FDRE \add_ln28_26_reg_3681_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_17),
        .Q(add_ln28_26_reg_3681[0]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_7),
        .Q(add_ln28_26_reg_3681[10]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_6),
        .Q(add_ln28_26_reg_3681[11]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_5),
        .Q(add_ln28_26_reg_3681[12]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_4),
        .Q(add_ln28_26_reg_3681[13]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_3),
        .Q(add_ln28_26_reg_3681[14]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_2),
        .Q(add_ln28_26_reg_3681[15]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_1),
        .Q(add_ln28_26_reg_3681[16]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_0),
        .Q(add_ln28_26_reg_3681[17]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_16),
        .Q(add_ln28_26_reg_3681[1]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_15),
        .Q(add_ln28_26_reg_3681[2]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_14),
        .Q(add_ln28_26_reg_3681[3]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_13),
        .Q(add_ln28_26_reg_3681[4]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_12),
        .Q(add_ln28_26_reg_3681[5]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_11),
        .Q(add_ln28_26_reg_3681[6]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_10),
        .Q(add_ln28_26_reg_3681[7]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_9),
        .Q(add_ln28_26_reg_3681[8]),
        .R(1'b0));
  FDRE \add_ln28_26_reg_3681_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_26_reg_36810),
        .D(mac_muladd_9s_9s_18s_18_4_1_U56_n_8),
        .Q(add_ln28_26_reg_3681[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_27_reg_3718[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage37),
        .O(add_ln28_27_reg_37180));
  FDRE \add_ln28_27_reg_3718_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_19),
        .Q(add_ln28_27_reg_3718[0]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_9),
        .Q(add_ln28_27_reg_3718[10]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_8),
        .Q(add_ln28_27_reg_3718[11]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_7),
        .Q(add_ln28_27_reg_3718[12]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_6),
        .Q(add_ln28_27_reg_3718[13]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_5),
        .Q(add_ln28_27_reg_3718[14]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_4),
        .Q(add_ln28_27_reg_3718[15]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_3),
        .Q(add_ln28_27_reg_3718[16]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_2),
        .Q(add_ln28_27_reg_3718[17]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_1),
        .Q(add_ln28_27_reg_3718[18]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_18),
        .Q(add_ln28_27_reg_3718[1]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_17),
        .Q(add_ln28_27_reg_3718[2]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_16),
        .Q(add_ln28_27_reg_3718[3]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_15),
        .Q(add_ln28_27_reg_3718[4]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_14),
        .Q(add_ln28_27_reg_3718[5]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_13),
        .Q(add_ln28_27_reg_3718[6]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_12),
        .Q(add_ln28_27_reg_3718[7]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_11),
        .Q(add_ln28_27_reg_3718[8]),
        .R(1'b0));
  FDRE \add_ln28_27_reg_3718_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_27_reg_37180),
        .D(mac_muladd_9s_9s_18s_19_4_1_U57_n_10),
        .Q(add_ln28_27_reg_3718[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[11]_i_2 
       (.I0(add_ln28_27_reg_3718[11]),
        .I1(add_ln28_25_reg_3665[11]),
        .O(\add_ln28_28_reg_3734[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[11]_i_3 
       (.I0(add_ln28_27_reg_3718[10]),
        .I1(add_ln28_25_reg_3665[10]),
        .O(\add_ln28_28_reg_3734[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[11]_i_4 
       (.I0(add_ln28_27_reg_3718[9]),
        .I1(add_ln28_25_reg_3665[9]),
        .O(\add_ln28_28_reg_3734[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[11]_i_5 
       (.I0(add_ln28_27_reg_3718[8]),
        .I1(add_ln28_25_reg_3665[8]),
        .O(\add_ln28_28_reg_3734[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[15]_i_2 
       (.I0(add_ln28_27_reg_3718[15]),
        .I1(add_ln28_25_reg_3665[15]),
        .O(\add_ln28_28_reg_3734[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[15]_i_3 
       (.I0(add_ln28_27_reg_3718[14]),
        .I1(add_ln28_25_reg_3665[14]),
        .O(\add_ln28_28_reg_3734[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[15]_i_4 
       (.I0(add_ln28_27_reg_3718[13]),
        .I1(add_ln28_25_reg_3665[13]),
        .O(\add_ln28_28_reg_3734[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[15]_i_5 
       (.I0(add_ln28_27_reg_3718[12]),
        .I1(add_ln28_25_reg_3665[12]),
        .O(\add_ln28_28_reg_3734[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_28_reg_3734[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage38),
        .O(ap_block_pp0_stage38_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_28_reg_3734[19]_i_3 
       (.I0(add_ln28_27_reg_3718[18]),
        .O(\add_ln28_28_reg_3734[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[19]_i_4 
       (.I0(add_ln28_27_reg_3718[18]),
        .I1(add_ln28_25_reg_3665[18]),
        .O(\add_ln28_28_reg_3734[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[19]_i_5 
       (.I0(add_ln28_27_reg_3718[17]),
        .I1(add_ln28_25_reg_3665[17]),
        .O(\add_ln28_28_reg_3734[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[19]_i_6 
       (.I0(add_ln28_27_reg_3718[16]),
        .I1(add_ln28_25_reg_3665[16]),
        .O(\add_ln28_28_reg_3734[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[3]_i_2 
       (.I0(add_ln28_27_reg_3718[3]),
        .I1(add_ln28_25_reg_3665[3]),
        .O(\add_ln28_28_reg_3734[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[3]_i_3 
       (.I0(add_ln28_27_reg_3718[2]),
        .I1(add_ln28_25_reg_3665[2]),
        .O(\add_ln28_28_reg_3734[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[3]_i_4 
       (.I0(add_ln28_27_reg_3718[1]),
        .I1(add_ln28_25_reg_3665[1]),
        .O(\add_ln28_28_reg_3734[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[3]_i_5 
       (.I0(add_ln28_27_reg_3718[0]),
        .I1(add_ln28_25_reg_3665[0]),
        .O(\add_ln28_28_reg_3734[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[7]_i_2 
       (.I0(add_ln28_27_reg_3718[7]),
        .I1(add_ln28_25_reg_3665[7]),
        .O(\add_ln28_28_reg_3734[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[7]_i_3 
       (.I0(add_ln28_27_reg_3718[6]),
        .I1(add_ln28_25_reg_3665[6]),
        .O(\add_ln28_28_reg_3734[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[7]_i_4 
       (.I0(add_ln28_27_reg_3718[5]),
        .I1(add_ln28_25_reg_3665[5]),
        .O(\add_ln28_28_reg_3734[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_28_reg_3734[7]_i_5 
       (.I0(add_ln28_27_reg_3718[4]),
        .I1(add_ln28_25_reg_3665[4]),
        .O(\add_ln28_28_reg_3734[7]_i_5_n_0 ));
  FDRE \add_ln28_28_reg_3734_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[0]),
        .Q(add_ln28_28_reg_3734[0]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[10]),
        .Q(add_ln28_28_reg_3734[10]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[11]),
        .Q(add_ln28_28_reg_3734[11]),
        .R(1'b0));
  CARRY4 \add_ln28_28_reg_3734_reg[11]_i_1 
       (.CI(\add_ln28_28_reg_3734_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_28_reg_3734_reg[11]_i_1_n_0 ,\add_ln28_28_reg_3734_reg[11]_i_1_n_1 ,\add_ln28_28_reg_3734_reg[11]_i_1_n_2 ,\add_ln28_28_reg_3734_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_27_reg_3718[11:8]),
        .O(add_ln28_28_fu_977_p2[11:8]),
        .S({\add_ln28_28_reg_3734[11]_i_2_n_0 ,\add_ln28_28_reg_3734[11]_i_3_n_0 ,\add_ln28_28_reg_3734[11]_i_4_n_0 ,\add_ln28_28_reg_3734[11]_i_5_n_0 }));
  FDRE \add_ln28_28_reg_3734_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[12]),
        .Q(add_ln28_28_reg_3734[12]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[13]),
        .Q(add_ln28_28_reg_3734[13]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[14]),
        .Q(add_ln28_28_reg_3734[14]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[15]),
        .Q(add_ln28_28_reg_3734[15]),
        .R(1'b0));
  CARRY4 \add_ln28_28_reg_3734_reg[15]_i_1 
       (.CI(\add_ln28_28_reg_3734_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_28_reg_3734_reg[15]_i_1_n_0 ,\add_ln28_28_reg_3734_reg[15]_i_1_n_1 ,\add_ln28_28_reg_3734_reg[15]_i_1_n_2 ,\add_ln28_28_reg_3734_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_27_reg_3718[15:12]),
        .O(add_ln28_28_fu_977_p2[15:12]),
        .S({\add_ln28_28_reg_3734[15]_i_2_n_0 ,\add_ln28_28_reg_3734[15]_i_3_n_0 ,\add_ln28_28_reg_3734[15]_i_4_n_0 ,\add_ln28_28_reg_3734[15]_i_5_n_0 }));
  FDRE \add_ln28_28_reg_3734_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[16]),
        .Q(add_ln28_28_reg_3734[16]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[17]),
        .Q(add_ln28_28_reg_3734[17]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[18]),
        .Q(add_ln28_28_reg_3734[18]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[19]),
        .Q(add_ln28_28_reg_3734[19]),
        .R(1'b0));
  CARRY4 \add_ln28_28_reg_3734_reg[19]_i_2 
       (.CI(\add_ln28_28_reg_3734_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_28_reg_3734_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_28_reg_3734_reg[19]_i_2_n_1 ,\add_ln28_28_reg_3734_reg[19]_i_2_n_2 ,\add_ln28_28_reg_3734_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_28_reg_3734[19]_i_3_n_0 ,add_ln28_27_reg_3718[17:16]}),
        .O(add_ln28_28_fu_977_p2[19:16]),
        .S({1'b1,\add_ln28_28_reg_3734[19]_i_4_n_0 ,\add_ln28_28_reg_3734[19]_i_5_n_0 ,\add_ln28_28_reg_3734[19]_i_6_n_0 }));
  FDRE \add_ln28_28_reg_3734_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[1]),
        .Q(add_ln28_28_reg_3734[1]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[2]),
        .Q(add_ln28_28_reg_3734[2]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[3]),
        .Q(add_ln28_28_reg_3734[3]),
        .R(1'b0));
  CARRY4 \add_ln28_28_reg_3734_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_28_reg_3734_reg[3]_i_1_n_0 ,\add_ln28_28_reg_3734_reg[3]_i_1_n_1 ,\add_ln28_28_reg_3734_reg[3]_i_1_n_2 ,\add_ln28_28_reg_3734_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_27_reg_3718[3:0]),
        .O(add_ln28_28_fu_977_p2[3:0]),
        .S({\add_ln28_28_reg_3734[3]_i_2_n_0 ,\add_ln28_28_reg_3734[3]_i_3_n_0 ,\add_ln28_28_reg_3734[3]_i_4_n_0 ,\add_ln28_28_reg_3734[3]_i_5_n_0 }));
  FDRE \add_ln28_28_reg_3734_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[4]),
        .Q(add_ln28_28_reg_3734[4]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[5]),
        .Q(add_ln28_28_reg_3734[5]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[6]),
        .Q(add_ln28_28_reg_3734[6]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[7]),
        .Q(add_ln28_28_reg_3734[7]),
        .R(1'b0));
  CARRY4 \add_ln28_28_reg_3734_reg[7]_i_1 
       (.CI(\add_ln28_28_reg_3734_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_28_reg_3734_reg[7]_i_1_n_0 ,\add_ln28_28_reg_3734_reg[7]_i_1_n_1 ,\add_ln28_28_reg_3734_reg[7]_i_1_n_2 ,\add_ln28_28_reg_3734_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_27_reg_3718[7:4]),
        .O(add_ln28_28_fu_977_p2[7:4]),
        .S({\add_ln28_28_reg_3734[7]_i_2_n_0 ,\add_ln28_28_reg_3734[7]_i_3_n_0 ,\add_ln28_28_reg_3734[7]_i_4_n_0 ,\add_ln28_28_reg_3734[7]_i_5_n_0 }));
  FDRE \add_ln28_28_reg_3734_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[8]),
        .Q(add_ln28_28_reg_3734[8]),
        .R(1'b0));
  FDRE \add_ln28_28_reg_3734_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage38_11001),
        .D(add_ln28_28_fu_977_p2[9]),
        .Q(add_ln28_28_reg_3734[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_29_reg_3739[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage38),
        .O(add_ln28_29_reg_37390));
  FDRE \add_ln28_29_reg_3739_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_17),
        .Q(add_ln28_29_reg_3739[0]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_7),
        .Q(add_ln28_29_reg_3739[10]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_6),
        .Q(add_ln28_29_reg_3739[11]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_5),
        .Q(add_ln28_29_reg_3739[12]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_4),
        .Q(add_ln28_29_reg_3739[13]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_3),
        .Q(add_ln28_29_reg_3739[14]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_2),
        .Q(add_ln28_29_reg_3739[15]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_1),
        .Q(add_ln28_29_reg_3739[16]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_0),
        .Q(add_ln28_29_reg_3739[17]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_16),
        .Q(add_ln28_29_reg_3739[1]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_15),
        .Q(add_ln28_29_reg_3739[2]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_14),
        .Q(add_ln28_29_reg_3739[3]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_13),
        .Q(add_ln28_29_reg_3739[4]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_12),
        .Q(add_ln28_29_reg_3739[5]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_11),
        .Q(add_ln28_29_reg_3739[6]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_10),
        .Q(add_ln28_29_reg_3739[7]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_9),
        .Q(add_ln28_29_reg_3739[8]),
        .R(1'b0));
  FDRE \add_ln28_29_reg_3739_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_29_reg_37390),
        .D(mac_muladd_9s_9s_18s_18_4_1_U58_n_8),
        .Q(add_ln28_29_reg_3739[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_30_reg_3776[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage40),
        .O(add_ln28_30_reg_37760));
  FDRE \add_ln28_30_reg_3776_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_19),
        .Q(add_ln28_30_reg_3776[0]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_9),
        .Q(add_ln28_30_reg_3776[10]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_8),
        .Q(add_ln28_30_reg_3776[11]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_7),
        .Q(add_ln28_30_reg_3776[12]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_6),
        .Q(add_ln28_30_reg_3776[13]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_5),
        .Q(add_ln28_30_reg_3776[14]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_4),
        .Q(add_ln28_30_reg_3776[15]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_3),
        .Q(add_ln28_30_reg_3776[16]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_2),
        .Q(add_ln28_30_reg_3776[17]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_1),
        .Q(add_ln28_30_reg_3776[18]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_18),
        .Q(add_ln28_30_reg_3776[1]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_17),
        .Q(add_ln28_30_reg_3776[2]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_16),
        .Q(add_ln28_30_reg_3776[3]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_15),
        .Q(add_ln28_30_reg_3776[4]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_14),
        .Q(add_ln28_30_reg_3776[5]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_13),
        .Q(add_ln28_30_reg_3776[6]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_12),
        .Q(add_ln28_30_reg_3776[7]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_11),
        .Q(add_ln28_30_reg_3776[8]),
        .R(1'b0));
  FDRE \add_ln28_30_reg_3776_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_30_reg_37760),
        .D(mac_muladd_9s_9s_18s_19_4_1_U59_n_10),
        .Q(add_ln28_30_reg_3776[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_31_reg_3792[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage41),
        .O(add_ln28_31_reg_37920));
  FDRE \add_ln28_31_reg_3792_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_17),
        .Q(add_ln28_31_reg_3792[0]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_7),
        .Q(add_ln28_31_reg_3792[10]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_6),
        .Q(add_ln28_31_reg_3792[11]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_5),
        .Q(add_ln28_31_reg_3792[12]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_4),
        .Q(add_ln28_31_reg_3792[13]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_3),
        .Q(add_ln28_31_reg_3792[14]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_2),
        .Q(add_ln28_31_reg_3792[15]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_1),
        .Q(add_ln28_31_reg_3792[16]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_0),
        .Q(add_ln28_31_reg_3792[17]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_16),
        .Q(add_ln28_31_reg_3792[1]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_15),
        .Q(add_ln28_31_reg_3792[2]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_14),
        .Q(add_ln28_31_reg_3792[3]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_13),
        .Q(add_ln28_31_reg_3792[4]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_12),
        .Q(add_ln28_31_reg_3792[5]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_11),
        .Q(add_ln28_31_reg_3792[6]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_10),
        .Q(add_ln28_31_reg_3792[7]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_9),
        .Q(add_ln28_31_reg_3792[8]),
        .R(1'b0));
  FDRE \add_ln28_31_reg_3792_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_31_reg_37920),
        .D(mac_muladd_9s_9s_18s_18_4_1_U60_n_8),
        .Q(add_ln28_31_reg_3792[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_32_reg_3829[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage43),
        .O(add_ln28_32_reg_38290));
  FDRE \add_ln28_32_reg_3829_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_19),
        .Q(add_ln28_32_reg_3829[0]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_9),
        .Q(add_ln28_32_reg_3829[10]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_8),
        .Q(add_ln28_32_reg_3829[11]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_7),
        .Q(add_ln28_32_reg_3829[12]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_6),
        .Q(add_ln28_32_reg_3829[13]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_5),
        .Q(add_ln28_32_reg_3829[14]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_4),
        .Q(add_ln28_32_reg_3829[15]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_3),
        .Q(add_ln28_32_reg_3829[16]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_2),
        .Q(add_ln28_32_reg_3829[17]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_1),
        .Q(add_ln28_32_reg_3829[18]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_18),
        .Q(add_ln28_32_reg_3829[1]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_17),
        .Q(add_ln28_32_reg_3829[2]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_16),
        .Q(add_ln28_32_reg_3829[3]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_15),
        .Q(add_ln28_32_reg_3829[4]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_14),
        .Q(add_ln28_32_reg_3829[5]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_13),
        .Q(add_ln28_32_reg_3829[6]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_12),
        .Q(add_ln28_32_reg_3829[7]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_11),
        .Q(add_ln28_32_reg_3829[8]),
        .R(1'b0));
  FDRE \add_ln28_32_reg_3829_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_32_reg_38290),
        .D(mac_muladd_9s_9s_18s_19_4_1_U61_n_10),
        .Q(add_ln28_32_reg_3829[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[11]_i_2 
       (.I0(add_ln28_32_reg_3829[11]),
        .I1(add_ln28_30_reg_3776[11]),
        .O(\add_ln28_33_reg_3845[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[11]_i_3 
       (.I0(add_ln28_32_reg_3829[10]),
        .I1(add_ln28_30_reg_3776[10]),
        .O(\add_ln28_33_reg_3845[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[11]_i_4 
       (.I0(add_ln28_32_reg_3829[9]),
        .I1(add_ln28_30_reg_3776[9]),
        .O(\add_ln28_33_reg_3845[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[11]_i_5 
       (.I0(add_ln28_32_reg_3829[8]),
        .I1(add_ln28_30_reg_3776[8]),
        .O(\add_ln28_33_reg_3845[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[15]_i_2 
       (.I0(add_ln28_32_reg_3829[15]),
        .I1(add_ln28_30_reg_3776[15]),
        .O(\add_ln28_33_reg_3845[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[15]_i_3 
       (.I0(add_ln28_32_reg_3829[14]),
        .I1(add_ln28_30_reg_3776[14]),
        .O(\add_ln28_33_reg_3845[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[15]_i_4 
       (.I0(add_ln28_32_reg_3829[13]),
        .I1(add_ln28_30_reg_3776[13]),
        .O(\add_ln28_33_reg_3845[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[15]_i_5 
       (.I0(add_ln28_32_reg_3829[12]),
        .I1(add_ln28_30_reg_3776[12]),
        .O(\add_ln28_33_reg_3845[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_33_reg_3845[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage44),
        .O(ap_block_pp0_stage44_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_33_reg_3845[19]_i_3 
       (.I0(add_ln28_32_reg_3829[18]),
        .O(\add_ln28_33_reg_3845[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[19]_i_4 
       (.I0(add_ln28_32_reg_3829[18]),
        .I1(add_ln28_30_reg_3776[18]),
        .O(\add_ln28_33_reg_3845[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[19]_i_5 
       (.I0(add_ln28_32_reg_3829[17]),
        .I1(add_ln28_30_reg_3776[17]),
        .O(\add_ln28_33_reg_3845[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[19]_i_6 
       (.I0(add_ln28_32_reg_3829[16]),
        .I1(add_ln28_30_reg_3776[16]),
        .O(\add_ln28_33_reg_3845[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[3]_i_2 
       (.I0(add_ln28_32_reg_3829[3]),
        .I1(add_ln28_30_reg_3776[3]),
        .O(\add_ln28_33_reg_3845[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[3]_i_3 
       (.I0(add_ln28_32_reg_3829[2]),
        .I1(add_ln28_30_reg_3776[2]),
        .O(\add_ln28_33_reg_3845[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[3]_i_4 
       (.I0(add_ln28_32_reg_3829[1]),
        .I1(add_ln28_30_reg_3776[1]),
        .O(\add_ln28_33_reg_3845[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[3]_i_5 
       (.I0(add_ln28_32_reg_3829[0]),
        .I1(add_ln28_30_reg_3776[0]),
        .O(\add_ln28_33_reg_3845[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[7]_i_2 
       (.I0(add_ln28_32_reg_3829[7]),
        .I1(add_ln28_30_reg_3776[7]),
        .O(\add_ln28_33_reg_3845[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[7]_i_3 
       (.I0(add_ln28_32_reg_3829[6]),
        .I1(add_ln28_30_reg_3776[6]),
        .O(\add_ln28_33_reg_3845[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[7]_i_4 
       (.I0(add_ln28_32_reg_3829[5]),
        .I1(add_ln28_30_reg_3776[5]),
        .O(\add_ln28_33_reg_3845[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_33_reg_3845[7]_i_5 
       (.I0(add_ln28_32_reg_3829[4]),
        .I1(add_ln28_30_reg_3776[4]),
        .O(\add_ln28_33_reg_3845[7]_i_5_n_0 ));
  FDRE \add_ln28_33_reg_3845_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[0]),
        .Q(add_ln28_33_reg_3845[0]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[10]),
        .Q(add_ln28_33_reg_3845[10]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[11]),
        .Q(add_ln28_33_reg_3845[11]),
        .R(1'b0));
  CARRY4 \add_ln28_33_reg_3845_reg[11]_i_1 
       (.CI(\add_ln28_33_reg_3845_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_33_reg_3845_reg[11]_i_1_n_0 ,\add_ln28_33_reg_3845_reg[11]_i_1_n_1 ,\add_ln28_33_reg_3845_reg[11]_i_1_n_2 ,\add_ln28_33_reg_3845_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_32_reg_3829[11:8]),
        .O(add_ln28_33_fu_1109_p2[11:8]),
        .S({\add_ln28_33_reg_3845[11]_i_2_n_0 ,\add_ln28_33_reg_3845[11]_i_3_n_0 ,\add_ln28_33_reg_3845[11]_i_4_n_0 ,\add_ln28_33_reg_3845[11]_i_5_n_0 }));
  FDRE \add_ln28_33_reg_3845_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[12]),
        .Q(add_ln28_33_reg_3845[12]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[13]),
        .Q(add_ln28_33_reg_3845[13]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[14]),
        .Q(add_ln28_33_reg_3845[14]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[15]),
        .Q(add_ln28_33_reg_3845[15]),
        .R(1'b0));
  CARRY4 \add_ln28_33_reg_3845_reg[15]_i_1 
       (.CI(\add_ln28_33_reg_3845_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_33_reg_3845_reg[15]_i_1_n_0 ,\add_ln28_33_reg_3845_reg[15]_i_1_n_1 ,\add_ln28_33_reg_3845_reg[15]_i_1_n_2 ,\add_ln28_33_reg_3845_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_32_reg_3829[15:12]),
        .O(add_ln28_33_fu_1109_p2[15:12]),
        .S({\add_ln28_33_reg_3845[15]_i_2_n_0 ,\add_ln28_33_reg_3845[15]_i_3_n_0 ,\add_ln28_33_reg_3845[15]_i_4_n_0 ,\add_ln28_33_reg_3845[15]_i_5_n_0 }));
  FDRE \add_ln28_33_reg_3845_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[16]),
        .Q(add_ln28_33_reg_3845[16]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[17]),
        .Q(add_ln28_33_reg_3845[17]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[18]),
        .Q(add_ln28_33_reg_3845[18]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[19]),
        .Q(add_ln28_33_reg_3845[19]),
        .R(1'b0));
  CARRY4 \add_ln28_33_reg_3845_reg[19]_i_2 
       (.CI(\add_ln28_33_reg_3845_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_33_reg_3845_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_33_reg_3845_reg[19]_i_2_n_1 ,\add_ln28_33_reg_3845_reg[19]_i_2_n_2 ,\add_ln28_33_reg_3845_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_33_reg_3845[19]_i_3_n_0 ,add_ln28_32_reg_3829[17:16]}),
        .O(add_ln28_33_fu_1109_p2[19:16]),
        .S({1'b1,\add_ln28_33_reg_3845[19]_i_4_n_0 ,\add_ln28_33_reg_3845[19]_i_5_n_0 ,\add_ln28_33_reg_3845[19]_i_6_n_0 }));
  FDRE \add_ln28_33_reg_3845_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[1]),
        .Q(add_ln28_33_reg_3845[1]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[2]),
        .Q(add_ln28_33_reg_3845[2]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[3]),
        .Q(add_ln28_33_reg_3845[3]),
        .R(1'b0));
  CARRY4 \add_ln28_33_reg_3845_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_33_reg_3845_reg[3]_i_1_n_0 ,\add_ln28_33_reg_3845_reg[3]_i_1_n_1 ,\add_ln28_33_reg_3845_reg[3]_i_1_n_2 ,\add_ln28_33_reg_3845_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_32_reg_3829[3:0]),
        .O(add_ln28_33_fu_1109_p2[3:0]),
        .S({\add_ln28_33_reg_3845[3]_i_2_n_0 ,\add_ln28_33_reg_3845[3]_i_3_n_0 ,\add_ln28_33_reg_3845[3]_i_4_n_0 ,\add_ln28_33_reg_3845[3]_i_5_n_0 }));
  FDRE \add_ln28_33_reg_3845_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[4]),
        .Q(add_ln28_33_reg_3845[4]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[5]),
        .Q(add_ln28_33_reg_3845[5]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[6]),
        .Q(add_ln28_33_reg_3845[6]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[7]),
        .Q(add_ln28_33_reg_3845[7]),
        .R(1'b0));
  CARRY4 \add_ln28_33_reg_3845_reg[7]_i_1 
       (.CI(\add_ln28_33_reg_3845_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_33_reg_3845_reg[7]_i_1_n_0 ,\add_ln28_33_reg_3845_reg[7]_i_1_n_1 ,\add_ln28_33_reg_3845_reg[7]_i_1_n_2 ,\add_ln28_33_reg_3845_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_32_reg_3829[7:4]),
        .O(add_ln28_33_fu_1109_p2[7:4]),
        .S({\add_ln28_33_reg_3845[7]_i_2_n_0 ,\add_ln28_33_reg_3845[7]_i_3_n_0 ,\add_ln28_33_reg_3845[7]_i_4_n_0 ,\add_ln28_33_reg_3845[7]_i_5_n_0 }));
  FDRE \add_ln28_33_reg_3845_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[8]),
        .Q(add_ln28_33_reg_3845[8]),
        .R(1'b0));
  FDRE \add_ln28_33_reg_3845_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage44_11001),
        .D(add_ln28_33_fu_1109_p2[9]),
        .Q(add_ln28_33_reg_3845[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[11]_i_2 
       (.I0(add_ln28_33_reg_3845[11]),
        .I1(add_ln28_28_reg_3734[11]),
        .O(\add_ln28_34_reg_3865[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[11]_i_3 
       (.I0(add_ln28_33_reg_3845[10]),
        .I1(add_ln28_28_reg_3734[10]),
        .O(\add_ln28_34_reg_3865[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[11]_i_4 
       (.I0(add_ln28_33_reg_3845[9]),
        .I1(add_ln28_28_reg_3734[9]),
        .O(\add_ln28_34_reg_3865[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[11]_i_5 
       (.I0(add_ln28_33_reg_3845[8]),
        .I1(add_ln28_28_reg_3734[8]),
        .O(\add_ln28_34_reg_3865[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[15]_i_2 
       (.I0(add_ln28_33_reg_3845[15]),
        .I1(add_ln28_28_reg_3734[15]),
        .O(\add_ln28_34_reg_3865[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[15]_i_3 
       (.I0(add_ln28_33_reg_3845[14]),
        .I1(add_ln28_28_reg_3734[14]),
        .O(\add_ln28_34_reg_3865[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[15]_i_4 
       (.I0(add_ln28_33_reg_3845[13]),
        .I1(add_ln28_28_reg_3734[13]),
        .O(\add_ln28_34_reg_3865[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[15]_i_5 
       (.I0(add_ln28_33_reg_3845[12]),
        .I1(add_ln28_28_reg_3734[12]),
        .O(\add_ln28_34_reg_3865[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_34_reg_3865[19]_i_2 
       (.I0(add_ln28_33_reg_3845[19]),
        .O(\add_ln28_34_reg_3865[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[19]_i_3 
       (.I0(add_ln28_33_reg_3845[19]),
        .I1(add_ln28_28_reg_3734[19]),
        .O(\add_ln28_34_reg_3865[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[19]_i_4 
       (.I0(add_ln28_33_reg_3845[18]),
        .I1(add_ln28_28_reg_3734[18]),
        .O(\add_ln28_34_reg_3865[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[19]_i_5 
       (.I0(add_ln28_33_reg_3845[17]),
        .I1(add_ln28_28_reg_3734[17]),
        .O(\add_ln28_34_reg_3865[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[19]_i_6 
       (.I0(add_ln28_33_reg_3845[16]),
        .I1(add_ln28_28_reg_3734[16]),
        .O(\add_ln28_34_reg_3865[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[3]_i_2 
       (.I0(add_ln28_33_reg_3845[3]),
        .I1(add_ln28_28_reg_3734[3]),
        .O(\add_ln28_34_reg_3865[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[3]_i_3 
       (.I0(add_ln28_33_reg_3845[2]),
        .I1(add_ln28_28_reg_3734[2]),
        .O(\add_ln28_34_reg_3865[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[3]_i_4 
       (.I0(add_ln28_33_reg_3845[1]),
        .I1(add_ln28_28_reg_3734[1]),
        .O(\add_ln28_34_reg_3865[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[3]_i_5 
       (.I0(add_ln28_33_reg_3845[0]),
        .I1(add_ln28_28_reg_3734[0]),
        .O(\add_ln28_34_reg_3865[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[7]_i_2 
       (.I0(add_ln28_33_reg_3845[7]),
        .I1(add_ln28_28_reg_3734[7]),
        .O(\add_ln28_34_reg_3865[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[7]_i_3 
       (.I0(add_ln28_33_reg_3845[6]),
        .I1(add_ln28_28_reg_3734[6]),
        .O(\add_ln28_34_reg_3865[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[7]_i_4 
       (.I0(add_ln28_33_reg_3845[5]),
        .I1(add_ln28_28_reg_3734[5]),
        .O(\add_ln28_34_reg_3865[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_34_reg_3865[7]_i_5 
       (.I0(add_ln28_33_reg_3845[4]),
        .I1(add_ln28_28_reg_3734[4]),
        .O(\add_ln28_34_reg_3865[7]_i_5_n_0 ));
  FDRE \add_ln28_34_reg_3865_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[0]),
        .Q(add_ln28_34_reg_3865[0]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[10]),
        .Q(add_ln28_34_reg_3865[10]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[11]),
        .Q(add_ln28_34_reg_3865[11]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[11]_i_1 
       (.CI(\add_ln28_34_reg_3865_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_34_reg_3865_reg[11]_i_1_n_0 ,\add_ln28_34_reg_3865_reg[11]_i_1_n_1 ,\add_ln28_34_reg_3865_reg[11]_i_1_n_2 ,\add_ln28_34_reg_3865_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_33_reg_3845[11:8]),
        .O(add_ln28_34_fu_1149_p2[11:8]),
        .S({\add_ln28_34_reg_3865[11]_i_2_n_0 ,\add_ln28_34_reg_3865[11]_i_3_n_0 ,\add_ln28_34_reg_3865[11]_i_4_n_0 ,\add_ln28_34_reg_3865[11]_i_5_n_0 }));
  FDRE \add_ln28_34_reg_3865_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[12]),
        .Q(add_ln28_34_reg_3865[12]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[13]),
        .Q(add_ln28_34_reg_3865[13]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[14]),
        .Q(add_ln28_34_reg_3865[14]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[15]),
        .Q(add_ln28_34_reg_3865[15]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[15]_i_1 
       (.CI(\add_ln28_34_reg_3865_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_34_reg_3865_reg[15]_i_1_n_0 ,\add_ln28_34_reg_3865_reg[15]_i_1_n_1 ,\add_ln28_34_reg_3865_reg[15]_i_1_n_2 ,\add_ln28_34_reg_3865_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_33_reg_3845[15:12]),
        .O(add_ln28_34_fu_1149_p2[15:12]),
        .S({\add_ln28_34_reg_3865[15]_i_2_n_0 ,\add_ln28_34_reg_3865[15]_i_3_n_0 ,\add_ln28_34_reg_3865[15]_i_4_n_0 ,\add_ln28_34_reg_3865[15]_i_5_n_0 }));
  FDRE \add_ln28_34_reg_3865_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[16]),
        .Q(add_ln28_34_reg_3865[16]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[17]),
        .Q(add_ln28_34_reg_3865[17]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[18]),
        .Q(add_ln28_34_reg_3865[18]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[19]),
        .Q(add_ln28_34_reg_3865[19]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[19]_i_1 
       (.CI(\add_ln28_34_reg_3865_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_34_reg_3865_reg[19]_i_1_n_0 ,\add_ln28_34_reg_3865_reg[19]_i_1_n_1 ,\add_ln28_34_reg_3865_reg[19]_i_1_n_2 ,\add_ln28_34_reg_3865_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_34_reg_3865[19]_i_2_n_0 ,add_ln28_33_reg_3845[18:16]}),
        .O(add_ln28_34_fu_1149_p2[19:16]),
        .S({\add_ln28_34_reg_3865[19]_i_3_n_0 ,\add_ln28_34_reg_3865[19]_i_4_n_0 ,\add_ln28_34_reg_3865[19]_i_5_n_0 ,\add_ln28_34_reg_3865[19]_i_6_n_0 }));
  FDRE \add_ln28_34_reg_3865_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[1]),
        .Q(add_ln28_34_reg_3865[1]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[20]),
        .Q(add_ln28_34_reg_3865[20]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[20]_i_2 
       (.CI(\add_ln28_34_reg_3865_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_34_reg_3865_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_34_reg_3865_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_34_fu_1149_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_34_reg_3865_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[2]),
        .Q(add_ln28_34_reg_3865[2]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[3]),
        .Q(add_ln28_34_reg_3865[3]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_34_reg_3865_reg[3]_i_1_n_0 ,\add_ln28_34_reg_3865_reg[3]_i_1_n_1 ,\add_ln28_34_reg_3865_reg[3]_i_1_n_2 ,\add_ln28_34_reg_3865_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_33_reg_3845[3:0]),
        .O(add_ln28_34_fu_1149_p2[3:0]),
        .S({\add_ln28_34_reg_3865[3]_i_2_n_0 ,\add_ln28_34_reg_3865[3]_i_3_n_0 ,\add_ln28_34_reg_3865[3]_i_4_n_0 ,\add_ln28_34_reg_3865[3]_i_5_n_0 }));
  FDRE \add_ln28_34_reg_3865_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[4]),
        .Q(add_ln28_34_reg_3865[4]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[5]),
        .Q(add_ln28_34_reg_3865[5]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[6]),
        .Q(add_ln28_34_reg_3865[6]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[7]),
        .Q(add_ln28_34_reg_3865[7]),
        .R(1'b0));
  CARRY4 \add_ln28_34_reg_3865_reg[7]_i_1 
       (.CI(\add_ln28_34_reg_3865_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_34_reg_3865_reg[7]_i_1_n_0 ,\add_ln28_34_reg_3865_reg[7]_i_1_n_1 ,\add_ln28_34_reg_3865_reg[7]_i_1_n_2 ,\add_ln28_34_reg_3865_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_33_reg_3845[7:4]),
        .O(add_ln28_34_fu_1149_p2[7:4]),
        .S({\add_ln28_34_reg_3865[7]_i_2_n_0 ,\add_ln28_34_reg_3865[7]_i_3_n_0 ,\add_ln28_34_reg_3865[7]_i_4_n_0 ,\add_ln28_34_reg_3865[7]_i_5_n_0 }));
  FDRE \add_ln28_34_reg_3865_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[8]),
        .Q(add_ln28_34_reg_3865[8]),
        .R(1'b0));
  FDRE \add_ln28_34_reg_3865_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage45_11001),
        .D(add_ln28_34_fu_1149_p2[9]),
        .Q(add_ln28_34_reg_3865[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_35_reg_3850[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage44),
        .O(add_ln28_35_reg_38500));
  FDRE \add_ln28_35_reg_3850_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_17),
        .Q(add_ln28_35_reg_3850[0]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_7),
        .Q(add_ln28_35_reg_3850[10]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_6),
        .Q(add_ln28_35_reg_3850[11]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_5),
        .Q(add_ln28_35_reg_3850[12]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_4),
        .Q(add_ln28_35_reg_3850[13]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_3),
        .Q(add_ln28_35_reg_3850[14]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_2),
        .Q(add_ln28_35_reg_3850[15]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_1),
        .Q(add_ln28_35_reg_3850[16]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_0),
        .Q(add_ln28_35_reg_3850[17]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_16),
        .Q(add_ln28_35_reg_3850[1]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_15),
        .Q(add_ln28_35_reg_3850[2]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_14),
        .Q(add_ln28_35_reg_3850[3]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_13),
        .Q(add_ln28_35_reg_3850[4]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_12),
        .Q(add_ln28_35_reg_3850[5]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_11),
        .Q(add_ln28_35_reg_3850[6]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_10),
        .Q(add_ln28_35_reg_3850[7]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_9),
        .Q(add_ln28_35_reg_3850[8]),
        .R(1'b0));
  FDRE \add_ln28_35_reg_3850_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_35_reg_38500),
        .D(mac_muladd_9s_9s_18s_18_4_1_U62_n_8),
        .Q(add_ln28_35_reg_3850[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_36_reg_3892[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage46),
        .O(add_ln28_36_reg_38920));
  FDRE \add_ln28_36_reg_3892_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_19),
        .Q(add_ln28_36_reg_3892[0]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_9),
        .Q(add_ln28_36_reg_3892[10]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_8),
        .Q(add_ln28_36_reg_3892[11]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_7),
        .Q(add_ln28_36_reg_3892[12]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_6),
        .Q(add_ln28_36_reg_3892[13]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_5),
        .Q(add_ln28_36_reg_3892[14]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_4),
        .Q(add_ln28_36_reg_3892[15]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_3),
        .Q(add_ln28_36_reg_3892[16]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_2),
        .Q(add_ln28_36_reg_3892[17]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_1),
        .Q(add_ln28_36_reg_3892[18]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_18),
        .Q(add_ln28_36_reg_3892[1]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_17),
        .Q(add_ln28_36_reg_3892[2]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_16),
        .Q(add_ln28_36_reg_3892[3]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_15),
        .Q(add_ln28_36_reg_3892[4]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_14),
        .Q(add_ln28_36_reg_3892[5]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_13),
        .Q(add_ln28_36_reg_3892[6]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_12),
        .Q(add_ln28_36_reg_3892[7]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_11),
        .Q(add_ln28_36_reg_3892[8]),
        .R(1'b0));
  FDRE \add_ln28_36_reg_3892_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_36_reg_38920),
        .D(mac_muladd_9s_9s_18s_19_4_1_U63_n_10),
        .Q(add_ln28_36_reg_3892[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_37_reg_3913[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage47),
        .O(add_ln28_37_reg_39130));
  FDRE \add_ln28_37_reg_3913_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_17),
        .Q(add_ln28_37_reg_3913[0]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_7),
        .Q(add_ln28_37_reg_3913[10]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_6),
        .Q(add_ln28_37_reg_3913[11]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_5),
        .Q(add_ln28_37_reg_3913[12]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_4),
        .Q(add_ln28_37_reg_3913[13]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_3),
        .Q(add_ln28_37_reg_3913[14]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_2),
        .Q(add_ln28_37_reg_3913[15]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_1),
        .Q(add_ln28_37_reg_3913[16]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_0),
        .Q(add_ln28_37_reg_3913[17]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_16),
        .Q(add_ln28_37_reg_3913[1]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_15),
        .Q(add_ln28_37_reg_3913[2]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_14),
        .Q(add_ln28_37_reg_3913[3]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_13),
        .Q(add_ln28_37_reg_3913[4]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_12),
        .Q(add_ln28_37_reg_3913[5]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_11),
        .Q(add_ln28_37_reg_3913[6]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_10),
        .Q(add_ln28_37_reg_3913[7]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_9),
        .Q(add_ln28_37_reg_3913[8]),
        .R(1'b0));
  FDRE \add_ln28_37_reg_3913_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_37_reg_39130),
        .D(mac_muladd_9s_9s_18s_18_4_1_U64_n_8),
        .Q(add_ln28_37_reg_3913[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_38_reg_3955[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage49),
        .O(add_ln28_38_reg_39550));
  FDRE \add_ln28_38_reg_3955_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_19),
        .Q(add_ln28_38_reg_3955[0]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_9),
        .Q(add_ln28_38_reg_3955[10]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_8),
        .Q(add_ln28_38_reg_3955[11]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_7),
        .Q(add_ln28_38_reg_3955[12]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_6),
        .Q(add_ln28_38_reg_3955[13]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_5),
        .Q(add_ln28_38_reg_3955[14]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_4),
        .Q(add_ln28_38_reg_3955[15]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_3),
        .Q(add_ln28_38_reg_3955[16]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_2),
        .Q(add_ln28_38_reg_3955[17]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_1),
        .Q(add_ln28_38_reg_3955[18]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_18),
        .Q(add_ln28_38_reg_3955[1]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_17),
        .Q(add_ln28_38_reg_3955[2]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_16),
        .Q(add_ln28_38_reg_3955[3]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_15),
        .Q(add_ln28_38_reg_3955[4]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_14),
        .Q(add_ln28_38_reg_3955[5]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_13),
        .Q(add_ln28_38_reg_3955[6]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_12),
        .Q(add_ln28_38_reg_3955[7]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_11),
        .Q(add_ln28_38_reg_3955[8]),
        .R(1'b0));
  FDRE \add_ln28_38_reg_3955_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_38_reg_39550),
        .D(mac_muladd_9s_9s_18s_19_4_1_U65_n_10),
        .Q(add_ln28_38_reg_3955[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[11]_i_2 
       (.I0(add_ln28_38_reg_3955[11]),
        .I1(add_ln28_36_reg_3892[11]),
        .O(\add_ln28_39_reg_3977[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[11]_i_3 
       (.I0(add_ln28_38_reg_3955[10]),
        .I1(add_ln28_36_reg_3892[10]),
        .O(\add_ln28_39_reg_3977[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[11]_i_4 
       (.I0(add_ln28_38_reg_3955[9]),
        .I1(add_ln28_36_reg_3892[9]),
        .O(\add_ln28_39_reg_3977[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[11]_i_5 
       (.I0(add_ln28_38_reg_3955[8]),
        .I1(add_ln28_36_reg_3892[8]),
        .O(\add_ln28_39_reg_3977[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[15]_i_2 
       (.I0(add_ln28_38_reg_3955[15]),
        .I1(add_ln28_36_reg_3892[15]),
        .O(\add_ln28_39_reg_3977[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[15]_i_3 
       (.I0(add_ln28_38_reg_3955[14]),
        .I1(add_ln28_36_reg_3892[14]),
        .O(\add_ln28_39_reg_3977[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[15]_i_4 
       (.I0(add_ln28_38_reg_3955[13]),
        .I1(add_ln28_36_reg_3892[13]),
        .O(\add_ln28_39_reg_3977[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[15]_i_5 
       (.I0(add_ln28_38_reg_3955[12]),
        .I1(add_ln28_36_reg_3892[12]),
        .O(\add_ln28_39_reg_3977[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_39_reg_3977[19]_i_3 
       (.I0(add_ln28_38_reg_3955[18]),
        .O(\add_ln28_39_reg_3977[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[19]_i_4 
       (.I0(add_ln28_38_reg_3955[18]),
        .I1(add_ln28_36_reg_3892[18]),
        .O(\add_ln28_39_reg_3977[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[19]_i_5 
       (.I0(add_ln28_38_reg_3955[17]),
        .I1(add_ln28_36_reg_3892[17]),
        .O(\add_ln28_39_reg_3977[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[19]_i_6 
       (.I0(add_ln28_38_reg_3955[16]),
        .I1(add_ln28_36_reg_3892[16]),
        .O(\add_ln28_39_reg_3977[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[3]_i_2 
       (.I0(add_ln28_38_reg_3955[3]),
        .I1(add_ln28_36_reg_3892[3]),
        .O(\add_ln28_39_reg_3977[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[3]_i_3 
       (.I0(add_ln28_38_reg_3955[2]),
        .I1(add_ln28_36_reg_3892[2]),
        .O(\add_ln28_39_reg_3977[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[3]_i_4 
       (.I0(add_ln28_38_reg_3955[1]),
        .I1(add_ln28_36_reg_3892[1]),
        .O(\add_ln28_39_reg_3977[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[3]_i_5 
       (.I0(add_ln28_38_reg_3955[0]),
        .I1(add_ln28_36_reg_3892[0]),
        .O(\add_ln28_39_reg_3977[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[7]_i_2 
       (.I0(add_ln28_38_reg_3955[7]),
        .I1(add_ln28_36_reg_3892[7]),
        .O(\add_ln28_39_reg_3977[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[7]_i_3 
       (.I0(add_ln28_38_reg_3955[6]),
        .I1(add_ln28_36_reg_3892[6]),
        .O(\add_ln28_39_reg_3977[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[7]_i_4 
       (.I0(add_ln28_38_reg_3955[5]),
        .I1(add_ln28_36_reg_3892[5]),
        .O(\add_ln28_39_reg_3977[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_39_reg_3977[7]_i_5 
       (.I0(add_ln28_38_reg_3955[4]),
        .I1(add_ln28_36_reg_3892[4]),
        .O(\add_ln28_39_reg_3977[7]_i_5_n_0 ));
  FDRE \add_ln28_39_reg_3977_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[0]),
        .Q(add_ln28_39_reg_3977[0]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[10]),
        .Q(add_ln28_39_reg_3977[10]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[11]),
        .Q(add_ln28_39_reg_3977[11]),
        .R(1'b0));
  CARRY4 \add_ln28_39_reg_3977_reg[11]_i_1 
       (.CI(\add_ln28_39_reg_3977_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_39_reg_3977_reg[11]_i_1_n_0 ,\add_ln28_39_reg_3977_reg[11]_i_1_n_1 ,\add_ln28_39_reg_3977_reg[11]_i_1_n_2 ,\add_ln28_39_reg_3977_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_38_reg_3955[11:8]),
        .O(add_ln28_39_fu_1290_p2[11:8]),
        .S({\add_ln28_39_reg_3977[11]_i_2_n_0 ,\add_ln28_39_reg_3977[11]_i_3_n_0 ,\add_ln28_39_reg_3977[11]_i_4_n_0 ,\add_ln28_39_reg_3977[11]_i_5_n_0 }));
  FDRE \add_ln28_39_reg_3977_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[12]),
        .Q(add_ln28_39_reg_3977[12]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[13]),
        .Q(add_ln28_39_reg_3977[13]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[14]),
        .Q(add_ln28_39_reg_3977[14]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[15]),
        .Q(add_ln28_39_reg_3977[15]),
        .R(1'b0));
  CARRY4 \add_ln28_39_reg_3977_reg[15]_i_1 
       (.CI(\add_ln28_39_reg_3977_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_39_reg_3977_reg[15]_i_1_n_0 ,\add_ln28_39_reg_3977_reg[15]_i_1_n_1 ,\add_ln28_39_reg_3977_reg[15]_i_1_n_2 ,\add_ln28_39_reg_3977_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_38_reg_3955[15:12]),
        .O(add_ln28_39_fu_1290_p2[15:12]),
        .S({\add_ln28_39_reg_3977[15]_i_2_n_0 ,\add_ln28_39_reg_3977[15]_i_3_n_0 ,\add_ln28_39_reg_3977[15]_i_4_n_0 ,\add_ln28_39_reg_3977[15]_i_5_n_0 }));
  FDRE \add_ln28_39_reg_3977_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[16]),
        .Q(add_ln28_39_reg_3977[16]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[17]),
        .Q(add_ln28_39_reg_3977[17]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[18]),
        .Q(add_ln28_39_reg_3977[18]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[19]),
        .Q(add_ln28_39_reg_3977[19]),
        .R(1'b0));
  CARRY4 \add_ln28_39_reg_3977_reg[19]_i_2 
       (.CI(\add_ln28_39_reg_3977_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_39_reg_3977_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_39_reg_3977_reg[19]_i_2_n_1 ,\add_ln28_39_reg_3977_reg[19]_i_2_n_2 ,\add_ln28_39_reg_3977_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_39_reg_3977[19]_i_3_n_0 ,add_ln28_38_reg_3955[17:16]}),
        .O(add_ln28_39_fu_1290_p2[19:16]),
        .S({1'b1,\add_ln28_39_reg_3977[19]_i_4_n_0 ,\add_ln28_39_reg_3977[19]_i_5_n_0 ,\add_ln28_39_reg_3977[19]_i_6_n_0 }));
  FDRE \add_ln28_39_reg_3977_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[1]),
        .Q(add_ln28_39_reg_3977[1]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[2]),
        .Q(add_ln28_39_reg_3977[2]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[3]),
        .Q(add_ln28_39_reg_3977[3]),
        .R(1'b0));
  CARRY4 \add_ln28_39_reg_3977_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_39_reg_3977_reg[3]_i_1_n_0 ,\add_ln28_39_reg_3977_reg[3]_i_1_n_1 ,\add_ln28_39_reg_3977_reg[3]_i_1_n_2 ,\add_ln28_39_reg_3977_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_38_reg_3955[3:0]),
        .O(add_ln28_39_fu_1290_p2[3:0]),
        .S({\add_ln28_39_reg_3977[3]_i_2_n_0 ,\add_ln28_39_reg_3977[3]_i_3_n_0 ,\add_ln28_39_reg_3977[3]_i_4_n_0 ,\add_ln28_39_reg_3977[3]_i_5_n_0 }));
  FDRE \add_ln28_39_reg_3977_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[4]),
        .Q(add_ln28_39_reg_3977[4]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[5]),
        .Q(add_ln28_39_reg_3977[5]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[6]),
        .Q(add_ln28_39_reg_3977[6]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[7]),
        .Q(add_ln28_39_reg_3977[7]),
        .R(1'b0));
  CARRY4 \add_ln28_39_reg_3977_reg[7]_i_1 
       (.CI(\add_ln28_39_reg_3977_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_39_reg_3977_reg[7]_i_1_n_0 ,\add_ln28_39_reg_3977_reg[7]_i_1_n_1 ,\add_ln28_39_reg_3977_reg[7]_i_1_n_2 ,\add_ln28_39_reg_3977_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_38_reg_3955[7:4]),
        .O(add_ln28_39_fu_1290_p2[7:4]),
        .S({\add_ln28_39_reg_3977[7]_i_2_n_0 ,\add_ln28_39_reg_3977[7]_i_3_n_0 ,\add_ln28_39_reg_3977[7]_i_4_n_0 ,\add_ln28_39_reg_3977[7]_i_5_n_0 }));
  FDRE \add_ln28_39_reg_3977_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[8]),
        .Q(add_ln28_39_reg_3977[8]),
        .R(1'b0));
  FDRE \add_ln28_39_reg_3977_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage50_11001),
        .D(add_ln28_39_fu_1290_p2[9]),
        .Q(add_ln28_39_reg_3977[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_3_reg_3243[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage12),
        .O(add_ln28_3_reg_32430));
  FDRE \add_ln28_3_reg_3243_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_18),
        .Q(add_ln28_3_reg_3243[0]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_8),
        .Q(add_ln28_3_reg_3243[10]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_7),
        .Q(add_ln28_3_reg_3243[11]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_6),
        .Q(add_ln28_3_reg_3243[12]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_5),
        .Q(add_ln28_3_reg_3243[13]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_4),
        .Q(add_ln28_3_reg_3243[14]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_3),
        .Q(add_ln28_3_reg_3243[15]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_2),
        .Q(add_ln28_3_reg_3243[16]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_1),
        .Q(add_ln28_3_reg_3243[17]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_0),
        .Q(add_ln28_3_reg_3243[18]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_17),
        .Q(add_ln28_3_reg_3243[1]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_16),
        .Q(add_ln28_3_reg_3243[2]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_15),
        .Q(add_ln28_3_reg_3243[3]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_14),
        .Q(add_ln28_3_reg_3243[4]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_13),
        .Q(add_ln28_3_reg_3243[5]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_12),
        .Q(add_ln28_3_reg_3243[6]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_11),
        .Q(add_ln28_3_reg_3243[7]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_10),
        .Q(add_ln28_3_reg_3243[8]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_3243_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_3_reg_32430),
        .D(mac_muladd_9s_9s_18s_19_4_1_U41_n_9),
        .Q(add_ln28_3_reg_3243[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_40_reg_3982[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage50),
        .O(add_ln28_40_reg_39820));
  FDRE \add_ln28_40_reg_3982_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_17),
        .Q(add_ln28_40_reg_3982[0]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_7),
        .Q(add_ln28_40_reg_3982[10]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_6),
        .Q(add_ln28_40_reg_3982[11]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_5),
        .Q(add_ln28_40_reg_3982[12]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_4),
        .Q(add_ln28_40_reg_3982[13]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_3),
        .Q(add_ln28_40_reg_3982[14]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_2),
        .Q(add_ln28_40_reg_3982[15]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_1),
        .Q(add_ln28_40_reg_3982[16]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_0),
        .Q(add_ln28_40_reg_3982[17]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_16),
        .Q(add_ln28_40_reg_3982[1]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_15),
        .Q(add_ln28_40_reg_3982[2]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_14),
        .Q(add_ln28_40_reg_3982[3]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_13),
        .Q(add_ln28_40_reg_3982[4]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_12),
        .Q(add_ln28_40_reg_3982[5]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_11),
        .Q(add_ln28_40_reg_3982[6]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_10),
        .Q(add_ln28_40_reg_3982[7]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_9),
        .Q(add_ln28_40_reg_3982[8]),
        .R(1'b0));
  FDRE \add_ln28_40_reg_3982_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_40_reg_39820),
        .D(mac_muladd_9s_9s_18s_18_4_1_U66_n_8),
        .Q(add_ln28_40_reg_3982[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_41_reg_4024[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage53),
        .O(add_ln28_41_reg_40240));
  FDRE \add_ln28_41_reg_4024_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_19),
        .Q(add_ln28_41_reg_4024[0]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_9),
        .Q(add_ln28_41_reg_4024[10]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_8),
        .Q(add_ln28_41_reg_4024[11]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_7),
        .Q(add_ln28_41_reg_4024[12]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_6),
        .Q(add_ln28_41_reg_4024[13]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_5),
        .Q(add_ln28_41_reg_4024[14]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_4),
        .Q(add_ln28_41_reg_4024[15]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_3),
        .Q(add_ln28_41_reg_4024[16]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_2),
        .Q(add_ln28_41_reg_4024[17]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_1),
        .Q(add_ln28_41_reg_4024[18]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_18),
        .Q(add_ln28_41_reg_4024[1]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_17),
        .Q(add_ln28_41_reg_4024[2]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_16),
        .Q(add_ln28_41_reg_4024[3]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_15),
        .Q(add_ln28_41_reg_4024[4]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_14),
        .Q(add_ln28_41_reg_4024[5]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_13),
        .Q(add_ln28_41_reg_4024[6]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_12),
        .Q(add_ln28_41_reg_4024[7]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_11),
        .Q(add_ln28_41_reg_4024[8]),
        .R(1'b0));
  FDRE \add_ln28_41_reg_4024_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_41_reg_40240),
        .D(mac_muladd_9s_9s_18s_19_4_1_U68_n_10),
        .Q(add_ln28_41_reg_4024[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_42_reg_4008[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage52),
        .O(add_ln28_42_reg_40080));
  FDRE \add_ln28_42_reg_4008_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_17),
        .Q(add_ln28_42_reg_4008[0]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_7),
        .Q(add_ln28_42_reg_4008[10]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_6),
        .Q(add_ln28_42_reg_4008[11]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_5),
        .Q(add_ln28_42_reg_4008[12]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_4),
        .Q(add_ln28_42_reg_4008[13]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_3),
        .Q(add_ln28_42_reg_4008[14]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_2),
        .Q(add_ln28_42_reg_4008[15]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_1),
        .Q(add_ln28_42_reg_4008[16]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_0),
        .Q(add_ln28_42_reg_4008[17]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_16),
        .Q(add_ln28_42_reg_4008[1]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_15),
        .Q(add_ln28_42_reg_4008[2]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_14),
        .Q(add_ln28_42_reg_4008[3]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_13),
        .Q(add_ln28_42_reg_4008[4]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_12),
        .Q(add_ln28_42_reg_4008[5]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_11),
        .Q(add_ln28_42_reg_4008[6]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_10),
        .Q(add_ln28_42_reg_4008[7]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_9),
        .Q(add_ln28_42_reg_4008[8]),
        .R(1'b0));
  FDRE \add_ln28_42_reg_4008_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_42_reg_40080),
        .D(mac_muladd_9s_9s_18s_18_4_1_U67_n_8),
        .Q(add_ln28_42_reg_4008[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_43_reg_4040[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage54),
        .O(add_ln28_43_reg_40400));
  FDRE \add_ln28_43_reg_4040_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_17),
        .Q(add_ln28_43_reg_4040[0]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_7),
        .Q(add_ln28_43_reg_4040[10]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_6),
        .Q(add_ln28_43_reg_4040[11]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_5),
        .Q(add_ln28_43_reg_4040[12]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_4),
        .Q(add_ln28_43_reg_4040[13]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_3),
        .Q(add_ln28_43_reg_4040[14]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_2),
        .Q(add_ln28_43_reg_4040[15]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_1),
        .Q(add_ln28_43_reg_4040[16]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_0),
        .Q(add_ln28_43_reg_4040[17]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_16),
        .Q(add_ln28_43_reg_4040[1]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_15),
        .Q(add_ln28_43_reg_4040[2]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_14),
        .Q(add_ln28_43_reg_4040[3]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_13),
        .Q(add_ln28_43_reg_4040[4]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_12),
        .Q(add_ln28_43_reg_4040[5]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_11),
        .Q(add_ln28_43_reg_4040[6]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_10),
        .Q(add_ln28_43_reg_4040[7]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_9),
        .Q(add_ln28_43_reg_4040[8]),
        .R(1'b0));
  FDRE \add_ln28_43_reg_4040_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_43_reg_40400),
        .D(mac_muladd_9s_9s_18s_18_4_1_U69_n_8),
        .Q(add_ln28_43_reg_4040[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[11]_i_2 
       (.I0(add_ln28_43_reg_4040[11]),
        .I1(add_ln28_42_reg_4008[11]),
        .O(\add_ln28_44_reg_4055[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[11]_i_3 
       (.I0(add_ln28_43_reg_4040[10]),
        .I1(add_ln28_42_reg_4008[10]),
        .O(\add_ln28_44_reg_4055[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[11]_i_4 
       (.I0(add_ln28_43_reg_4040[9]),
        .I1(add_ln28_42_reg_4008[9]),
        .O(\add_ln28_44_reg_4055[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[11]_i_5 
       (.I0(add_ln28_43_reg_4040[8]),
        .I1(add_ln28_42_reg_4008[8]),
        .O(\add_ln28_44_reg_4055[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[15]_i_2 
       (.I0(add_ln28_43_reg_4040[15]),
        .I1(add_ln28_42_reg_4008[15]),
        .O(\add_ln28_44_reg_4055[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[15]_i_3 
       (.I0(add_ln28_43_reg_4040[14]),
        .I1(add_ln28_42_reg_4008[14]),
        .O(\add_ln28_44_reg_4055[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[15]_i_4 
       (.I0(add_ln28_43_reg_4040[13]),
        .I1(add_ln28_42_reg_4008[13]),
        .O(\add_ln28_44_reg_4055[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[15]_i_5 
       (.I0(add_ln28_43_reg_4040[12]),
        .I1(add_ln28_42_reg_4008[12]),
        .O(\add_ln28_44_reg_4055[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_44_reg_4055[18]_i_3 
       (.I0(add_ln28_43_reg_4040[17]),
        .O(\add_ln28_44_reg_4055[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[18]_i_4 
       (.I0(add_ln28_43_reg_4040[17]),
        .I1(add_ln28_42_reg_4008[17]),
        .O(\add_ln28_44_reg_4055[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[18]_i_5 
       (.I0(add_ln28_43_reg_4040[16]),
        .I1(add_ln28_42_reg_4008[16]),
        .O(\add_ln28_44_reg_4055[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[3]_i_2 
       (.I0(add_ln28_43_reg_4040[3]),
        .I1(add_ln28_42_reg_4008[3]),
        .O(\add_ln28_44_reg_4055[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[3]_i_3 
       (.I0(add_ln28_43_reg_4040[2]),
        .I1(add_ln28_42_reg_4008[2]),
        .O(\add_ln28_44_reg_4055[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[3]_i_4 
       (.I0(add_ln28_43_reg_4040[1]),
        .I1(add_ln28_42_reg_4008[1]),
        .O(\add_ln28_44_reg_4055[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[3]_i_5 
       (.I0(add_ln28_43_reg_4040[0]),
        .I1(add_ln28_42_reg_4008[0]),
        .O(\add_ln28_44_reg_4055[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[7]_i_2 
       (.I0(add_ln28_43_reg_4040[7]),
        .I1(add_ln28_42_reg_4008[7]),
        .O(\add_ln28_44_reg_4055[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[7]_i_3 
       (.I0(add_ln28_43_reg_4040[6]),
        .I1(add_ln28_42_reg_4008[6]),
        .O(\add_ln28_44_reg_4055[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[7]_i_4 
       (.I0(add_ln28_43_reg_4040[5]),
        .I1(add_ln28_42_reg_4008[5]),
        .O(\add_ln28_44_reg_4055[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_44_reg_4055[7]_i_5 
       (.I0(add_ln28_43_reg_4040[4]),
        .I1(add_ln28_42_reg_4008[4]),
        .O(\add_ln28_44_reg_4055[7]_i_5_n_0 ));
  FDRE \add_ln28_44_reg_4055_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[0]),
        .Q(add_ln28_44_reg_4055[0]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[10]),
        .Q(add_ln28_44_reg_4055[10]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[11]),
        .Q(add_ln28_44_reg_4055[11]),
        .R(1'b0));
  CARRY4 \add_ln28_44_reg_4055_reg[11]_i_1 
       (.CI(\add_ln28_44_reg_4055_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_44_reg_4055_reg[11]_i_1_n_0 ,\add_ln28_44_reg_4055_reg[11]_i_1_n_1 ,\add_ln28_44_reg_4055_reg[11]_i_1_n_2 ,\add_ln28_44_reg_4055_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_43_reg_4040[11:8]),
        .O(add_ln28_44_fu_1376_p2[11:8]),
        .S({\add_ln28_44_reg_4055[11]_i_2_n_0 ,\add_ln28_44_reg_4055[11]_i_3_n_0 ,\add_ln28_44_reg_4055[11]_i_4_n_0 ,\add_ln28_44_reg_4055[11]_i_5_n_0 }));
  FDRE \add_ln28_44_reg_4055_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[12]),
        .Q(add_ln28_44_reg_4055[12]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[13]),
        .Q(add_ln28_44_reg_4055[13]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[14]),
        .Q(add_ln28_44_reg_4055[14]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[15]),
        .Q(add_ln28_44_reg_4055[15]),
        .R(1'b0));
  CARRY4 \add_ln28_44_reg_4055_reg[15]_i_1 
       (.CI(\add_ln28_44_reg_4055_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_44_reg_4055_reg[15]_i_1_n_0 ,\add_ln28_44_reg_4055_reg[15]_i_1_n_1 ,\add_ln28_44_reg_4055_reg[15]_i_1_n_2 ,\add_ln28_44_reg_4055_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_43_reg_4040[15:12]),
        .O(add_ln28_44_fu_1376_p2[15:12]),
        .S({\add_ln28_44_reg_4055[15]_i_2_n_0 ,\add_ln28_44_reg_4055[15]_i_3_n_0 ,\add_ln28_44_reg_4055[15]_i_4_n_0 ,\add_ln28_44_reg_4055[15]_i_5_n_0 }));
  FDRE \add_ln28_44_reg_4055_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[16]),
        .Q(add_ln28_44_reg_4055[16]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[17]),
        .Q(add_ln28_44_reg_4055[17]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[18]),
        .Q(add_ln28_44_reg_4055[18]),
        .R(1'b0));
  CARRY4 \add_ln28_44_reg_4055_reg[18]_i_2 
       (.CI(\add_ln28_44_reg_4055_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_44_reg_4055_reg[18]_i_2_CO_UNCONNECTED [3:2],\add_ln28_44_reg_4055_reg[18]_i_2_n_2 ,\add_ln28_44_reg_4055_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_44_reg_4055[18]_i_3_n_0 ,add_ln28_43_reg_4040[16]}),
        .O({\NLW_add_ln28_44_reg_4055_reg[18]_i_2_O_UNCONNECTED [3],add_ln28_44_fu_1376_p2[18:16]}),
        .S({1'b0,1'b1,\add_ln28_44_reg_4055[18]_i_4_n_0 ,\add_ln28_44_reg_4055[18]_i_5_n_0 }));
  FDRE \add_ln28_44_reg_4055_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[1]),
        .Q(add_ln28_44_reg_4055[1]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[2]),
        .Q(add_ln28_44_reg_4055[2]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[3]),
        .Q(add_ln28_44_reg_4055[3]),
        .R(1'b0));
  CARRY4 \add_ln28_44_reg_4055_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_44_reg_4055_reg[3]_i_1_n_0 ,\add_ln28_44_reg_4055_reg[3]_i_1_n_1 ,\add_ln28_44_reg_4055_reg[3]_i_1_n_2 ,\add_ln28_44_reg_4055_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_43_reg_4040[3:0]),
        .O(add_ln28_44_fu_1376_p2[3:0]),
        .S({\add_ln28_44_reg_4055[3]_i_2_n_0 ,\add_ln28_44_reg_4055[3]_i_3_n_0 ,\add_ln28_44_reg_4055[3]_i_4_n_0 ,\add_ln28_44_reg_4055[3]_i_5_n_0 }));
  FDRE \add_ln28_44_reg_4055_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[4]),
        .Q(add_ln28_44_reg_4055[4]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[5]),
        .Q(add_ln28_44_reg_4055[5]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[6]),
        .Q(add_ln28_44_reg_4055[6]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[7]),
        .Q(add_ln28_44_reg_4055[7]),
        .R(1'b0));
  CARRY4 \add_ln28_44_reg_4055_reg[7]_i_1 
       (.CI(\add_ln28_44_reg_4055_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_44_reg_4055_reg[7]_i_1_n_0 ,\add_ln28_44_reg_4055_reg[7]_i_1_n_1 ,\add_ln28_44_reg_4055_reg[7]_i_1_n_2 ,\add_ln28_44_reg_4055_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_43_reg_4040[7:4]),
        .O(add_ln28_44_fu_1376_p2[7:4]),
        .S({\add_ln28_44_reg_4055[7]_i_2_n_0 ,\add_ln28_44_reg_4055[7]_i_3_n_0 ,\add_ln28_44_reg_4055[7]_i_4_n_0 ,\add_ln28_44_reg_4055[7]_i_5_n_0 }));
  FDRE \add_ln28_44_reg_4055_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[8]),
        .Q(add_ln28_44_reg_4055[8]),
        .R(1'b0));
  FDRE \add_ln28_44_reg_4055_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage55_11001),
        .D(add_ln28_44_fu_1376_p2[9]),
        .Q(add_ln28_44_reg_4055[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[11]_i_2 
       (.I0(add_ln28_44_reg_4055[11]),
        .I1(add_ln28_41_reg_4024[11]),
        .O(\add_ln28_45_reg_4077[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[11]_i_3 
       (.I0(add_ln28_44_reg_4055[10]),
        .I1(add_ln28_41_reg_4024[10]),
        .O(\add_ln28_45_reg_4077[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[11]_i_4 
       (.I0(add_ln28_44_reg_4055[9]),
        .I1(add_ln28_41_reg_4024[9]),
        .O(\add_ln28_45_reg_4077[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[11]_i_5 
       (.I0(add_ln28_44_reg_4055[8]),
        .I1(add_ln28_41_reg_4024[8]),
        .O(\add_ln28_45_reg_4077[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[15]_i_2 
       (.I0(add_ln28_44_reg_4055[15]),
        .I1(add_ln28_41_reg_4024[15]),
        .O(\add_ln28_45_reg_4077[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[15]_i_3 
       (.I0(add_ln28_44_reg_4055[14]),
        .I1(add_ln28_41_reg_4024[14]),
        .O(\add_ln28_45_reg_4077[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[15]_i_4 
       (.I0(add_ln28_44_reg_4055[13]),
        .I1(add_ln28_41_reg_4024[13]),
        .O(\add_ln28_45_reg_4077[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[15]_i_5 
       (.I0(add_ln28_44_reg_4055[12]),
        .I1(add_ln28_41_reg_4024[12]),
        .O(\add_ln28_45_reg_4077[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_45_reg_4077[19]_i_3 
       (.I0(add_ln28_44_reg_4055[18]),
        .O(\add_ln28_45_reg_4077[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[19]_i_4 
       (.I0(add_ln28_44_reg_4055[18]),
        .I1(add_ln28_41_reg_4024[18]),
        .O(\add_ln28_45_reg_4077[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[19]_i_5 
       (.I0(add_ln28_44_reg_4055[17]),
        .I1(add_ln28_41_reg_4024[17]),
        .O(\add_ln28_45_reg_4077[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[19]_i_6 
       (.I0(add_ln28_44_reg_4055[16]),
        .I1(add_ln28_41_reg_4024[16]),
        .O(\add_ln28_45_reg_4077[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[3]_i_2 
       (.I0(add_ln28_44_reg_4055[3]),
        .I1(add_ln28_41_reg_4024[3]),
        .O(\add_ln28_45_reg_4077[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[3]_i_3 
       (.I0(add_ln28_44_reg_4055[2]),
        .I1(add_ln28_41_reg_4024[2]),
        .O(\add_ln28_45_reg_4077[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[3]_i_4 
       (.I0(add_ln28_44_reg_4055[1]),
        .I1(add_ln28_41_reg_4024[1]),
        .O(\add_ln28_45_reg_4077[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[3]_i_5 
       (.I0(add_ln28_44_reg_4055[0]),
        .I1(add_ln28_41_reg_4024[0]),
        .O(\add_ln28_45_reg_4077[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[7]_i_2 
       (.I0(add_ln28_44_reg_4055[7]),
        .I1(add_ln28_41_reg_4024[7]),
        .O(\add_ln28_45_reg_4077[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[7]_i_3 
       (.I0(add_ln28_44_reg_4055[6]),
        .I1(add_ln28_41_reg_4024[6]),
        .O(\add_ln28_45_reg_4077[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[7]_i_4 
       (.I0(add_ln28_44_reg_4055[5]),
        .I1(add_ln28_41_reg_4024[5]),
        .O(\add_ln28_45_reg_4077[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_45_reg_4077[7]_i_5 
       (.I0(add_ln28_44_reg_4055[4]),
        .I1(add_ln28_41_reg_4024[4]),
        .O(\add_ln28_45_reg_4077[7]_i_5_n_0 ));
  FDRE \add_ln28_45_reg_4077_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[0]),
        .Q(add_ln28_45_reg_4077[0]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[10]),
        .Q(add_ln28_45_reg_4077[10]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[11]),
        .Q(add_ln28_45_reg_4077[11]),
        .R(1'b0));
  CARRY4 \add_ln28_45_reg_4077_reg[11]_i_1 
       (.CI(\add_ln28_45_reg_4077_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_45_reg_4077_reg[11]_i_1_n_0 ,\add_ln28_45_reg_4077_reg[11]_i_1_n_1 ,\add_ln28_45_reg_4077_reg[11]_i_1_n_2 ,\add_ln28_45_reg_4077_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_44_reg_4055[11:8]),
        .O(add_ln28_45_fu_1414_p2[11:8]),
        .S({\add_ln28_45_reg_4077[11]_i_2_n_0 ,\add_ln28_45_reg_4077[11]_i_3_n_0 ,\add_ln28_45_reg_4077[11]_i_4_n_0 ,\add_ln28_45_reg_4077[11]_i_5_n_0 }));
  FDRE \add_ln28_45_reg_4077_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[12]),
        .Q(add_ln28_45_reg_4077[12]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[13]),
        .Q(add_ln28_45_reg_4077[13]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[14]),
        .Q(add_ln28_45_reg_4077[14]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[15]),
        .Q(add_ln28_45_reg_4077[15]),
        .R(1'b0));
  CARRY4 \add_ln28_45_reg_4077_reg[15]_i_1 
       (.CI(\add_ln28_45_reg_4077_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_45_reg_4077_reg[15]_i_1_n_0 ,\add_ln28_45_reg_4077_reg[15]_i_1_n_1 ,\add_ln28_45_reg_4077_reg[15]_i_1_n_2 ,\add_ln28_45_reg_4077_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_44_reg_4055[15:12]),
        .O(add_ln28_45_fu_1414_p2[15:12]),
        .S({\add_ln28_45_reg_4077[15]_i_2_n_0 ,\add_ln28_45_reg_4077[15]_i_3_n_0 ,\add_ln28_45_reg_4077[15]_i_4_n_0 ,\add_ln28_45_reg_4077[15]_i_5_n_0 }));
  FDRE \add_ln28_45_reg_4077_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[16]),
        .Q(add_ln28_45_reg_4077[16]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[17]),
        .Q(add_ln28_45_reg_4077[17]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[18]),
        .Q(add_ln28_45_reg_4077[18]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[19]),
        .Q(add_ln28_45_reg_4077[19]),
        .R(1'b0));
  CARRY4 \add_ln28_45_reg_4077_reg[19]_i_2 
       (.CI(\add_ln28_45_reg_4077_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_45_reg_4077_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_45_reg_4077_reg[19]_i_2_n_1 ,\add_ln28_45_reg_4077_reg[19]_i_2_n_2 ,\add_ln28_45_reg_4077_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_45_reg_4077[19]_i_3_n_0 ,add_ln28_44_reg_4055[17:16]}),
        .O(add_ln28_45_fu_1414_p2[19:16]),
        .S({1'b1,\add_ln28_45_reg_4077[19]_i_4_n_0 ,\add_ln28_45_reg_4077[19]_i_5_n_0 ,\add_ln28_45_reg_4077[19]_i_6_n_0 }));
  FDRE \add_ln28_45_reg_4077_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[1]),
        .Q(add_ln28_45_reg_4077[1]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[2]),
        .Q(add_ln28_45_reg_4077[2]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[3]),
        .Q(add_ln28_45_reg_4077[3]),
        .R(1'b0));
  CARRY4 \add_ln28_45_reg_4077_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_45_reg_4077_reg[3]_i_1_n_0 ,\add_ln28_45_reg_4077_reg[3]_i_1_n_1 ,\add_ln28_45_reg_4077_reg[3]_i_1_n_2 ,\add_ln28_45_reg_4077_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_44_reg_4055[3:0]),
        .O(add_ln28_45_fu_1414_p2[3:0]),
        .S({\add_ln28_45_reg_4077[3]_i_2_n_0 ,\add_ln28_45_reg_4077[3]_i_3_n_0 ,\add_ln28_45_reg_4077[3]_i_4_n_0 ,\add_ln28_45_reg_4077[3]_i_5_n_0 }));
  FDRE \add_ln28_45_reg_4077_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[4]),
        .Q(add_ln28_45_reg_4077[4]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[5]),
        .Q(add_ln28_45_reg_4077[5]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[6]),
        .Q(add_ln28_45_reg_4077[6]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[7]),
        .Q(add_ln28_45_reg_4077[7]),
        .R(1'b0));
  CARRY4 \add_ln28_45_reg_4077_reg[7]_i_1 
       (.CI(\add_ln28_45_reg_4077_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_45_reg_4077_reg[7]_i_1_n_0 ,\add_ln28_45_reg_4077_reg[7]_i_1_n_1 ,\add_ln28_45_reg_4077_reg[7]_i_1_n_2 ,\add_ln28_45_reg_4077_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_44_reg_4055[7:4]),
        .O(add_ln28_45_fu_1414_p2[7:4]),
        .S({\add_ln28_45_reg_4077[7]_i_2_n_0 ,\add_ln28_45_reg_4077[7]_i_3_n_0 ,\add_ln28_45_reg_4077[7]_i_4_n_0 ,\add_ln28_45_reg_4077[7]_i_5_n_0 }));
  FDRE \add_ln28_45_reg_4077_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[8]),
        .Q(add_ln28_45_reg_4077[8]),
        .R(1'b0));
  FDRE \add_ln28_45_reg_4077_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage56_11001),
        .D(add_ln28_45_fu_1414_p2[9]),
        .Q(add_ln28_45_reg_4077[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[11]_i_2 
       (.I0(add_ln28_45_reg_4077[11]),
        .I1(add_ln28_39_reg_3977[11]),
        .O(\add_ln28_46_reg_4093[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[11]_i_3 
       (.I0(add_ln28_45_reg_4077[10]),
        .I1(add_ln28_39_reg_3977[10]),
        .O(\add_ln28_46_reg_4093[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[11]_i_4 
       (.I0(add_ln28_45_reg_4077[9]),
        .I1(add_ln28_39_reg_3977[9]),
        .O(\add_ln28_46_reg_4093[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[11]_i_5 
       (.I0(add_ln28_45_reg_4077[8]),
        .I1(add_ln28_39_reg_3977[8]),
        .O(\add_ln28_46_reg_4093[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[15]_i_2 
       (.I0(add_ln28_45_reg_4077[15]),
        .I1(add_ln28_39_reg_3977[15]),
        .O(\add_ln28_46_reg_4093[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[15]_i_3 
       (.I0(add_ln28_45_reg_4077[14]),
        .I1(add_ln28_39_reg_3977[14]),
        .O(\add_ln28_46_reg_4093[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[15]_i_4 
       (.I0(add_ln28_45_reg_4077[13]),
        .I1(add_ln28_39_reg_3977[13]),
        .O(\add_ln28_46_reg_4093[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[15]_i_5 
       (.I0(add_ln28_45_reg_4077[12]),
        .I1(add_ln28_39_reg_3977[12]),
        .O(\add_ln28_46_reg_4093[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_46_reg_4093[19]_i_2 
       (.I0(add_ln28_45_reg_4077[19]),
        .O(\add_ln28_46_reg_4093[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[19]_i_3 
       (.I0(add_ln28_45_reg_4077[19]),
        .I1(add_ln28_39_reg_3977[19]),
        .O(\add_ln28_46_reg_4093[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[19]_i_4 
       (.I0(add_ln28_45_reg_4077[18]),
        .I1(add_ln28_39_reg_3977[18]),
        .O(\add_ln28_46_reg_4093[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[19]_i_5 
       (.I0(add_ln28_45_reg_4077[17]),
        .I1(add_ln28_39_reg_3977[17]),
        .O(\add_ln28_46_reg_4093[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[19]_i_6 
       (.I0(add_ln28_45_reg_4077[16]),
        .I1(add_ln28_39_reg_3977[16]),
        .O(\add_ln28_46_reg_4093[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_46_reg_4093[20]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage57),
        .O(ap_block_pp0_stage57_11001));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[3]_i_2 
       (.I0(add_ln28_45_reg_4077[3]),
        .I1(add_ln28_39_reg_3977[3]),
        .O(\add_ln28_46_reg_4093[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[3]_i_3 
       (.I0(add_ln28_45_reg_4077[2]),
        .I1(add_ln28_39_reg_3977[2]),
        .O(\add_ln28_46_reg_4093[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[3]_i_4 
       (.I0(add_ln28_45_reg_4077[1]),
        .I1(add_ln28_39_reg_3977[1]),
        .O(\add_ln28_46_reg_4093[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[3]_i_5 
       (.I0(add_ln28_45_reg_4077[0]),
        .I1(add_ln28_39_reg_3977[0]),
        .O(\add_ln28_46_reg_4093[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[7]_i_2 
       (.I0(add_ln28_45_reg_4077[7]),
        .I1(add_ln28_39_reg_3977[7]),
        .O(\add_ln28_46_reg_4093[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[7]_i_3 
       (.I0(add_ln28_45_reg_4077[6]),
        .I1(add_ln28_39_reg_3977[6]),
        .O(\add_ln28_46_reg_4093[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[7]_i_4 
       (.I0(add_ln28_45_reg_4077[5]),
        .I1(add_ln28_39_reg_3977[5]),
        .O(\add_ln28_46_reg_4093[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_46_reg_4093[7]_i_5 
       (.I0(add_ln28_45_reg_4077[4]),
        .I1(add_ln28_39_reg_3977[4]),
        .O(\add_ln28_46_reg_4093[7]_i_5_n_0 ));
  FDRE \add_ln28_46_reg_4093_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[0]),
        .Q(add_ln28_46_reg_4093[0]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[10]),
        .Q(add_ln28_46_reg_4093[10]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[11]),
        .Q(add_ln28_46_reg_4093[11]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[11]_i_1 
       (.CI(\add_ln28_46_reg_4093_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_46_reg_4093_reg[11]_i_1_n_0 ,\add_ln28_46_reg_4093_reg[11]_i_1_n_1 ,\add_ln28_46_reg_4093_reg[11]_i_1_n_2 ,\add_ln28_46_reg_4093_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_45_reg_4077[11:8]),
        .O(add_ln28_46_fu_1429_p2[11:8]),
        .S({\add_ln28_46_reg_4093[11]_i_2_n_0 ,\add_ln28_46_reg_4093[11]_i_3_n_0 ,\add_ln28_46_reg_4093[11]_i_4_n_0 ,\add_ln28_46_reg_4093[11]_i_5_n_0 }));
  FDRE \add_ln28_46_reg_4093_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[12]),
        .Q(add_ln28_46_reg_4093[12]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[13]),
        .Q(add_ln28_46_reg_4093[13]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[14]),
        .Q(add_ln28_46_reg_4093[14]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[15]),
        .Q(add_ln28_46_reg_4093[15]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[15]_i_1 
       (.CI(\add_ln28_46_reg_4093_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_46_reg_4093_reg[15]_i_1_n_0 ,\add_ln28_46_reg_4093_reg[15]_i_1_n_1 ,\add_ln28_46_reg_4093_reg[15]_i_1_n_2 ,\add_ln28_46_reg_4093_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_45_reg_4077[15:12]),
        .O(add_ln28_46_fu_1429_p2[15:12]),
        .S({\add_ln28_46_reg_4093[15]_i_2_n_0 ,\add_ln28_46_reg_4093[15]_i_3_n_0 ,\add_ln28_46_reg_4093[15]_i_4_n_0 ,\add_ln28_46_reg_4093[15]_i_5_n_0 }));
  FDRE \add_ln28_46_reg_4093_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[16]),
        .Q(add_ln28_46_reg_4093[16]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[17]),
        .Q(add_ln28_46_reg_4093[17]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[18]),
        .Q(add_ln28_46_reg_4093[18]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[19]),
        .Q(add_ln28_46_reg_4093[19]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[19]_i_1 
       (.CI(\add_ln28_46_reg_4093_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_46_reg_4093_reg[19]_i_1_n_0 ,\add_ln28_46_reg_4093_reg[19]_i_1_n_1 ,\add_ln28_46_reg_4093_reg[19]_i_1_n_2 ,\add_ln28_46_reg_4093_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_46_reg_4093[19]_i_2_n_0 ,add_ln28_45_reg_4077[18:16]}),
        .O(add_ln28_46_fu_1429_p2[19:16]),
        .S({\add_ln28_46_reg_4093[19]_i_3_n_0 ,\add_ln28_46_reg_4093[19]_i_4_n_0 ,\add_ln28_46_reg_4093[19]_i_5_n_0 ,\add_ln28_46_reg_4093[19]_i_6_n_0 }));
  FDRE \add_ln28_46_reg_4093_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[1]),
        .Q(add_ln28_46_reg_4093[1]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[20]),
        .Q(add_ln28_46_reg_4093[20]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[20]_i_2 
       (.CI(\add_ln28_46_reg_4093_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_46_reg_4093_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_46_reg_4093_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_46_fu_1429_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_46_reg_4093_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[2]),
        .Q(add_ln28_46_reg_4093[2]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[3]),
        .Q(add_ln28_46_reg_4093[3]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_46_reg_4093_reg[3]_i_1_n_0 ,\add_ln28_46_reg_4093_reg[3]_i_1_n_1 ,\add_ln28_46_reg_4093_reg[3]_i_1_n_2 ,\add_ln28_46_reg_4093_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_45_reg_4077[3:0]),
        .O(add_ln28_46_fu_1429_p2[3:0]),
        .S({\add_ln28_46_reg_4093[3]_i_2_n_0 ,\add_ln28_46_reg_4093[3]_i_3_n_0 ,\add_ln28_46_reg_4093[3]_i_4_n_0 ,\add_ln28_46_reg_4093[3]_i_5_n_0 }));
  FDRE \add_ln28_46_reg_4093_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[4]),
        .Q(add_ln28_46_reg_4093[4]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[5]),
        .Q(add_ln28_46_reg_4093[5]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[6]),
        .Q(add_ln28_46_reg_4093[6]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[7]),
        .Q(add_ln28_46_reg_4093[7]),
        .R(1'b0));
  CARRY4 \add_ln28_46_reg_4093_reg[7]_i_1 
       (.CI(\add_ln28_46_reg_4093_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_46_reg_4093_reg[7]_i_1_n_0 ,\add_ln28_46_reg_4093_reg[7]_i_1_n_1 ,\add_ln28_46_reg_4093_reg[7]_i_1_n_2 ,\add_ln28_46_reg_4093_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_45_reg_4077[7:4]),
        .O(add_ln28_46_fu_1429_p2[7:4]),
        .S({\add_ln28_46_reg_4093[7]_i_2_n_0 ,\add_ln28_46_reg_4093[7]_i_3_n_0 ,\add_ln28_46_reg_4093[7]_i_4_n_0 ,\add_ln28_46_reg_4093[7]_i_5_n_0 }));
  FDRE \add_ln28_46_reg_4093_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[8]),
        .Q(add_ln28_46_reg_4093[8]),
        .R(1'b0));
  FDRE \add_ln28_46_reg_4093_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage57_11001),
        .D(add_ln28_46_fu_1429_p2[9]),
        .Q(add_ln28_46_reg_4093[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[11]_i_2 
       (.I0(add_ln28_46_reg_4093[11]),
        .I1(add_ln28_34_reg_3865[11]),
        .O(\add_ln28_47_reg_4113[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[11]_i_3 
       (.I0(add_ln28_46_reg_4093[10]),
        .I1(add_ln28_34_reg_3865[10]),
        .O(\add_ln28_47_reg_4113[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[11]_i_4 
       (.I0(add_ln28_46_reg_4093[9]),
        .I1(add_ln28_34_reg_3865[9]),
        .O(\add_ln28_47_reg_4113[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[11]_i_5 
       (.I0(add_ln28_46_reg_4093[8]),
        .I1(add_ln28_34_reg_3865[8]),
        .O(\add_ln28_47_reg_4113[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[15]_i_2 
       (.I0(add_ln28_46_reg_4093[15]),
        .I1(add_ln28_34_reg_3865[15]),
        .O(\add_ln28_47_reg_4113[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[15]_i_3 
       (.I0(add_ln28_46_reg_4093[14]),
        .I1(add_ln28_34_reg_3865[14]),
        .O(\add_ln28_47_reg_4113[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[15]_i_4 
       (.I0(add_ln28_46_reg_4093[13]),
        .I1(add_ln28_34_reg_3865[13]),
        .O(\add_ln28_47_reg_4113[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[15]_i_5 
       (.I0(add_ln28_46_reg_4093[12]),
        .I1(add_ln28_34_reg_3865[12]),
        .O(\add_ln28_47_reg_4113[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[19]_i_2 
       (.I0(add_ln28_46_reg_4093[19]),
        .I1(add_ln28_34_reg_3865[19]),
        .O(\add_ln28_47_reg_4113[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[19]_i_3 
       (.I0(add_ln28_46_reg_4093[18]),
        .I1(add_ln28_34_reg_3865[18]),
        .O(\add_ln28_47_reg_4113[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[19]_i_4 
       (.I0(add_ln28_46_reg_4093[17]),
        .I1(add_ln28_34_reg_3865[17]),
        .O(\add_ln28_47_reg_4113[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[19]_i_5 
       (.I0(add_ln28_46_reg_4093[16]),
        .I1(add_ln28_34_reg_3865[16]),
        .O(\add_ln28_47_reg_4113[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_47_reg_4113[21]_i_3 
       (.I0(add_ln28_46_reg_4093[20]),
        .O(\add_ln28_47_reg_4113[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[21]_i_4 
       (.I0(add_ln28_46_reg_4093[20]),
        .I1(add_ln28_34_reg_3865[20]),
        .O(\add_ln28_47_reg_4113[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[3]_i_2 
       (.I0(add_ln28_46_reg_4093[3]),
        .I1(add_ln28_34_reg_3865[3]),
        .O(\add_ln28_47_reg_4113[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[3]_i_3 
       (.I0(add_ln28_46_reg_4093[2]),
        .I1(add_ln28_34_reg_3865[2]),
        .O(\add_ln28_47_reg_4113[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[3]_i_4 
       (.I0(add_ln28_46_reg_4093[1]),
        .I1(add_ln28_34_reg_3865[1]),
        .O(\add_ln28_47_reg_4113[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[3]_i_5 
       (.I0(add_ln28_46_reg_4093[0]),
        .I1(add_ln28_34_reg_3865[0]),
        .O(\add_ln28_47_reg_4113[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[7]_i_2 
       (.I0(add_ln28_46_reg_4093[7]),
        .I1(add_ln28_34_reg_3865[7]),
        .O(\add_ln28_47_reg_4113[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[7]_i_3 
       (.I0(add_ln28_46_reg_4093[6]),
        .I1(add_ln28_34_reg_3865[6]),
        .O(\add_ln28_47_reg_4113[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[7]_i_4 
       (.I0(add_ln28_46_reg_4093[5]),
        .I1(add_ln28_34_reg_3865[5]),
        .O(\add_ln28_47_reg_4113[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_47_reg_4113[7]_i_5 
       (.I0(add_ln28_46_reg_4093[4]),
        .I1(add_ln28_34_reg_3865[4]),
        .O(\add_ln28_47_reg_4113[7]_i_5_n_0 ));
  FDRE \add_ln28_47_reg_4113_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[0]),
        .Q(add_ln28_47_reg_4113[0]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[10]),
        .Q(add_ln28_47_reg_4113[10]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[11]),
        .Q(add_ln28_47_reg_4113[11]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[11]_i_1 
       (.CI(\add_ln28_47_reg_4113_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_47_reg_4113_reg[11]_i_1_n_0 ,\add_ln28_47_reg_4113_reg[11]_i_1_n_1 ,\add_ln28_47_reg_4113_reg[11]_i_1_n_2 ,\add_ln28_47_reg_4113_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_46_reg_4093[11:8]),
        .O(add_ln28_47_fu_1469_p2[11:8]),
        .S({\add_ln28_47_reg_4113[11]_i_2_n_0 ,\add_ln28_47_reg_4113[11]_i_3_n_0 ,\add_ln28_47_reg_4113[11]_i_4_n_0 ,\add_ln28_47_reg_4113[11]_i_5_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[12]),
        .Q(add_ln28_47_reg_4113[12]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[13]),
        .Q(add_ln28_47_reg_4113[13]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[14]),
        .Q(add_ln28_47_reg_4113[14]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[15]),
        .Q(add_ln28_47_reg_4113[15]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[15]_i_1 
       (.CI(\add_ln28_47_reg_4113_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_47_reg_4113_reg[15]_i_1_n_0 ,\add_ln28_47_reg_4113_reg[15]_i_1_n_1 ,\add_ln28_47_reg_4113_reg[15]_i_1_n_2 ,\add_ln28_47_reg_4113_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_46_reg_4093[15:12]),
        .O(add_ln28_47_fu_1469_p2[15:12]),
        .S({\add_ln28_47_reg_4113[15]_i_2_n_0 ,\add_ln28_47_reg_4113[15]_i_3_n_0 ,\add_ln28_47_reg_4113[15]_i_4_n_0 ,\add_ln28_47_reg_4113[15]_i_5_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[16]),
        .Q(add_ln28_47_reg_4113[16]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[17]),
        .Q(add_ln28_47_reg_4113[17]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[18]),
        .Q(add_ln28_47_reg_4113[18]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[19]),
        .Q(add_ln28_47_reg_4113[19]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[19]_i_1 
       (.CI(\add_ln28_47_reg_4113_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_47_reg_4113_reg[19]_i_1_n_0 ,\add_ln28_47_reg_4113_reg[19]_i_1_n_1 ,\add_ln28_47_reg_4113_reg[19]_i_1_n_2 ,\add_ln28_47_reg_4113_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_46_reg_4093[19:16]),
        .O(add_ln28_47_fu_1469_p2[19:16]),
        .S({\add_ln28_47_reg_4113[19]_i_2_n_0 ,\add_ln28_47_reg_4113[19]_i_3_n_0 ,\add_ln28_47_reg_4113[19]_i_4_n_0 ,\add_ln28_47_reg_4113[19]_i_5_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[1]),
        .Q(add_ln28_47_reg_4113[1]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[20]),
        .Q(add_ln28_47_reg_4113[20]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[21]),
        .Q(add_ln28_47_reg_4113[21]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[21]_i_2 
       (.CI(\add_ln28_47_reg_4113_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_47_reg_4113_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln28_47_reg_4113_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln28_47_reg_4113[21]_i_3_n_0 }),
        .O({\NLW_add_ln28_47_reg_4113_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln28_47_fu_1469_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln28_47_reg_4113[21]_i_4_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[2]),
        .Q(add_ln28_47_reg_4113[2]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[3]),
        .Q(add_ln28_47_reg_4113[3]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_47_reg_4113_reg[3]_i_1_n_0 ,\add_ln28_47_reg_4113_reg[3]_i_1_n_1 ,\add_ln28_47_reg_4113_reg[3]_i_1_n_2 ,\add_ln28_47_reg_4113_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_46_reg_4093[3:0]),
        .O(add_ln28_47_fu_1469_p2[3:0]),
        .S({\add_ln28_47_reg_4113[3]_i_2_n_0 ,\add_ln28_47_reg_4113[3]_i_3_n_0 ,\add_ln28_47_reg_4113[3]_i_4_n_0 ,\add_ln28_47_reg_4113[3]_i_5_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[4]),
        .Q(add_ln28_47_reg_4113[4]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[5]),
        .Q(add_ln28_47_reg_4113[5]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[6]),
        .Q(add_ln28_47_reg_4113[6]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[7]),
        .Q(add_ln28_47_reg_4113[7]),
        .R(1'b0));
  CARRY4 \add_ln28_47_reg_4113_reg[7]_i_1 
       (.CI(\add_ln28_47_reg_4113_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_47_reg_4113_reg[7]_i_1_n_0 ,\add_ln28_47_reg_4113_reg[7]_i_1_n_1 ,\add_ln28_47_reg_4113_reg[7]_i_1_n_2 ,\add_ln28_47_reg_4113_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_46_reg_4093[7:4]),
        .O(add_ln28_47_fu_1469_p2[7:4]),
        .S({\add_ln28_47_reg_4113[7]_i_2_n_0 ,\add_ln28_47_reg_4113[7]_i_3_n_0 ,\add_ln28_47_reg_4113[7]_i_4_n_0 ,\add_ln28_47_reg_4113[7]_i_5_n_0 }));
  FDRE \add_ln28_47_reg_4113_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[8]),
        .Q(add_ln28_47_reg_4113[8]),
        .R(1'b0));
  FDRE \add_ln28_47_reg_4113_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage58_11001),
        .D(add_ln28_47_fu_1469_p2[9]),
        .Q(add_ln28_47_reg_4113[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[11]_i_2 
       (.I0(add_ln28_47_reg_4113[11]),
        .I1(add_ln28_23_reg_3638[11]),
        .O(\add_ln28_48_reg_4140[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[11]_i_3 
       (.I0(add_ln28_47_reg_4113[10]),
        .I1(add_ln28_23_reg_3638[10]),
        .O(\add_ln28_48_reg_4140[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[11]_i_4 
       (.I0(add_ln28_47_reg_4113[9]),
        .I1(add_ln28_23_reg_3638[9]),
        .O(\add_ln28_48_reg_4140[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[11]_i_5 
       (.I0(add_ln28_47_reg_4113[8]),
        .I1(add_ln28_23_reg_3638[8]),
        .O(\add_ln28_48_reg_4140[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[15]_i_2 
       (.I0(add_ln28_47_reg_4113[15]),
        .I1(add_ln28_23_reg_3638[15]),
        .O(\add_ln28_48_reg_4140[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[15]_i_3 
       (.I0(add_ln28_47_reg_4113[14]),
        .I1(add_ln28_23_reg_3638[14]),
        .O(\add_ln28_48_reg_4140[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[15]_i_4 
       (.I0(add_ln28_47_reg_4113[13]),
        .I1(add_ln28_23_reg_3638[13]),
        .O(\add_ln28_48_reg_4140[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[15]_i_5 
       (.I0(add_ln28_47_reg_4113[12]),
        .I1(add_ln28_23_reg_3638[12]),
        .O(\add_ln28_48_reg_4140[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[19]_i_2 
       (.I0(add_ln28_47_reg_4113[19]),
        .I1(add_ln28_23_reg_3638[19]),
        .O(\add_ln28_48_reg_4140[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[19]_i_3 
       (.I0(add_ln28_47_reg_4113[18]),
        .I1(add_ln28_23_reg_3638[18]),
        .O(\add_ln28_48_reg_4140[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[19]_i_4 
       (.I0(add_ln28_47_reg_4113[17]),
        .I1(add_ln28_23_reg_3638[17]),
        .O(\add_ln28_48_reg_4140[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[19]_i_5 
       (.I0(add_ln28_47_reg_4113[16]),
        .I1(add_ln28_23_reg_3638[16]),
        .O(\add_ln28_48_reg_4140[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_48_reg_4140[22]_i_3 
       (.I0(add_ln28_47_reg_4113[21]),
        .O(\add_ln28_48_reg_4140[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[22]_i_4 
       (.I0(add_ln28_47_reg_4113[21]),
        .I1(add_ln28_23_reg_3638[21]),
        .O(\add_ln28_48_reg_4140[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[22]_i_5 
       (.I0(add_ln28_47_reg_4113[20]),
        .I1(add_ln28_23_reg_3638[20]),
        .O(\add_ln28_48_reg_4140[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[3]_i_2 
       (.I0(add_ln28_47_reg_4113[3]),
        .I1(add_ln28_23_reg_3638[3]),
        .O(\add_ln28_48_reg_4140[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[3]_i_3 
       (.I0(add_ln28_47_reg_4113[2]),
        .I1(add_ln28_23_reg_3638[2]),
        .O(\add_ln28_48_reg_4140[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[3]_i_4 
       (.I0(add_ln28_47_reg_4113[1]),
        .I1(add_ln28_23_reg_3638[1]),
        .O(\add_ln28_48_reg_4140[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[3]_i_5 
       (.I0(add_ln28_47_reg_4113[0]),
        .I1(add_ln28_23_reg_3638[0]),
        .O(\add_ln28_48_reg_4140[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[7]_i_2 
       (.I0(add_ln28_47_reg_4113[7]),
        .I1(add_ln28_23_reg_3638[7]),
        .O(\add_ln28_48_reg_4140[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[7]_i_3 
       (.I0(add_ln28_47_reg_4113[6]),
        .I1(add_ln28_23_reg_3638[6]),
        .O(\add_ln28_48_reg_4140[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[7]_i_4 
       (.I0(add_ln28_47_reg_4113[5]),
        .I1(add_ln28_23_reg_3638[5]),
        .O(\add_ln28_48_reg_4140[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_48_reg_4140[7]_i_5 
       (.I0(add_ln28_47_reg_4113[4]),
        .I1(add_ln28_23_reg_3638[4]),
        .O(\add_ln28_48_reg_4140[7]_i_5_n_0 ));
  FDRE \add_ln28_48_reg_4140_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[0]),
        .Q(add_ln28_48_reg_4140[0]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[10]),
        .Q(add_ln28_48_reg_4140[10]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[11]),
        .Q(add_ln28_48_reg_4140[11]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[11]_i_1 
       (.CI(\add_ln28_48_reg_4140_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_48_reg_4140_reg[11]_i_1_n_0 ,\add_ln28_48_reg_4140_reg[11]_i_1_n_1 ,\add_ln28_48_reg_4140_reg[11]_i_1_n_2 ,\add_ln28_48_reg_4140_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_47_reg_4113[11:8]),
        .O(add_ln28_48_fu_1510_p2[11:8]),
        .S({\add_ln28_48_reg_4140[11]_i_2_n_0 ,\add_ln28_48_reg_4140[11]_i_3_n_0 ,\add_ln28_48_reg_4140[11]_i_4_n_0 ,\add_ln28_48_reg_4140[11]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[12]),
        .Q(add_ln28_48_reg_4140[12]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[13]),
        .Q(add_ln28_48_reg_4140[13]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[14]),
        .Q(add_ln28_48_reg_4140[14]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[15]),
        .Q(add_ln28_48_reg_4140[15]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[15]_i_1 
       (.CI(\add_ln28_48_reg_4140_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_48_reg_4140_reg[15]_i_1_n_0 ,\add_ln28_48_reg_4140_reg[15]_i_1_n_1 ,\add_ln28_48_reg_4140_reg[15]_i_1_n_2 ,\add_ln28_48_reg_4140_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_47_reg_4113[15:12]),
        .O(add_ln28_48_fu_1510_p2[15:12]),
        .S({\add_ln28_48_reg_4140[15]_i_2_n_0 ,\add_ln28_48_reg_4140[15]_i_3_n_0 ,\add_ln28_48_reg_4140[15]_i_4_n_0 ,\add_ln28_48_reg_4140[15]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[16]),
        .Q(add_ln28_48_reg_4140[16]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[17]),
        .Q(add_ln28_48_reg_4140[17]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[18]),
        .Q(add_ln28_48_reg_4140[18]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[19]),
        .Q(add_ln28_48_reg_4140[19]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[19]_i_1 
       (.CI(\add_ln28_48_reg_4140_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_48_reg_4140_reg[19]_i_1_n_0 ,\add_ln28_48_reg_4140_reg[19]_i_1_n_1 ,\add_ln28_48_reg_4140_reg[19]_i_1_n_2 ,\add_ln28_48_reg_4140_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_47_reg_4113[19:16]),
        .O(add_ln28_48_fu_1510_p2[19:16]),
        .S({\add_ln28_48_reg_4140[19]_i_2_n_0 ,\add_ln28_48_reg_4140[19]_i_3_n_0 ,\add_ln28_48_reg_4140[19]_i_4_n_0 ,\add_ln28_48_reg_4140[19]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[1]),
        .Q(add_ln28_48_reg_4140[1]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[20]),
        .Q(add_ln28_48_reg_4140[20]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[21]),
        .Q(add_ln28_48_reg_4140[21]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[22]),
        .Q(add_ln28_48_reg_4140[22]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[22]_i_2 
       (.CI(\add_ln28_48_reg_4140_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_48_reg_4140_reg[22]_i_2_CO_UNCONNECTED [3:2],\add_ln28_48_reg_4140_reg[22]_i_2_n_2 ,\add_ln28_48_reg_4140_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_48_reg_4140[22]_i_3_n_0 ,add_ln28_47_reg_4113[20]}),
        .O({\NLW_add_ln28_48_reg_4140_reg[22]_i_2_O_UNCONNECTED [3],add_ln28_48_fu_1510_p2[22:20]}),
        .S({1'b0,1'b1,\add_ln28_48_reg_4140[22]_i_4_n_0 ,\add_ln28_48_reg_4140[22]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[2]),
        .Q(add_ln28_48_reg_4140[2]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[3]),
        .Q(add_ln28_48_reg_4140[3]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_48_reg_4140_reg[3]_i_1_n_0 ,\add_ln28_48_reg_4140_reg[3]_i_1_n_1 ,\add_ln28_48_reg_4140_reg[3]_i_1_n_2 ,\add_ln28_48_reg_4140_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_47_reg_4113[3:0]),
        .O(add_ln28_48_fu_1510_p2[3:0]),
        .S({\add_ln28_48_reg_4140[3]_i_2_n_0 ,\add_ln28_48_reg_4140[3]_i_3_n_0 ,\add_ln28_48_reg_4140[3]_i_4_n_0 ,\add_ln28_48_reg_4140[3]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[4]),
        .Q(add_ln28_48_reg_4140[4]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[5]),
        .Q(add_ln28_48_reg_4140[5]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[6]),
        .Q(add_ln28_48_reg_4140[6]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[7]),
        .Q(add_ln28_48_reg_4140[7]),
        .R(1'b0));
  CARRY4 \add_ln28_48_reg_4140_reg[7]_i_1 
       (.CI(\add_ln28_48_reg_4140_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_48_reg_4140_reg[7]_i_1_n_0 ,\add_ln28_48_reg_4140_reg[7]_i_1_n_1 ,\add_ln28_48_reg_4140_reg[7]_i_1_n_2 ,\add_ln28_48_reg_4140_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_47_reg_4113[7:4]),
        .O(add_ln28_48_fu_1510_p2[7:4]),
        .S({\add_ln28_48_reg_4140[7]_i_2_n_0 ,\add_ln28_48_reg_4140[7]_i_3_n_0 ,\add_ln28_48_reg_4140[7]_i_4_n_0 ,\add_ln28_48_reg_4140[7]_i_5_n_0 }));
  FDRE \add_ln28_48_reg_4140_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[8]),
        .Q(add_ln28_48_reg_4140[8]),
        .R(1'b0));
  FDRE \add_ln28_48_reg_4140_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage59_11001),
        .D(add_ln28_48_fu_1510_p2[9]),
        .Q(add_ln28_48_reg_4140[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_49_reg_4098[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage57),
        .O(add_ln28_49_reg_40980));
  FDRE \add_ln28_49_reg_4098_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_17),
        .Q(add_ln28_49_reg_4098[0]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_7),
        .Q(add_ln28_49_reg_4098[10]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_6),
        .Q(add_ln28_49_reg_4098[11]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_5),
        .Q(add_ln28_49_reg_4098[12]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_4),
        .Q(add_ln28_49_reg_4098[13]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_3),
        .Q(add_ln28_49_reg_4098[14]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_2),
        .Q(add_ln28_49_reg_4098[15]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_1),
        .Q(add_ln28_49_reg_4098[16]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_0),
        .Q(add_ln28_49_reg_4098[17]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_16),
        .Q(add_ln28_49_reg_4098[1]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_15),
        .Q(add_ln28_49_reg_4098[2]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_14),
        .Q(add_ln28_49_reg_4098[3]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_13),
        .Q(add_ln28_49_reg_4098[4]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_12),
        .Q(add_ln28_49_reg_4098[5]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_11),
        .Q(add_ln28_49_reg_4098[6]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_10),
        .Q(add_ln28_49_reg_4098[7]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_9),
        .Q(add_ln28_49_reg_4098[8]),
        .R(1'b0));
  FDRE \add_ln28_49_reg_4098_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_49_reg_40980),
        .D(mac_muladd_9s_9s_18s_18_4_1_U70_n_8),
        .Q(add_ln28_49_reg_4098[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[11]_i_2 
       (.I0(add_ln28_3_reg_3243[11]),
        .I1(add_ln28_1_reg_3190[11]),
        .O(\add_ln28_4_reg_3259[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[11]_i_3 
       (.I0(add_ln28_3_reg_3243[10]),
        .I1(add_ln28_1_reg_3190[10]),
        .O(\add_ln28_4_reg_3259[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[11]_i_4 
       (.I0(add_ln28_3_reg_3243[9]),
        .I1(add_ln28_1_reg_3190[9]),
        .O(\add_ln28_4_reg_3259[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[11]_i_5 
       (.I0(add_ln28_3_reg_3243[8]),
        .I1(add_ln28_1_reg_3190[8]),
        .O(\add_ln28_4_reg_3259[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[15]_i_2 
       (.I0(add_ln28_3_reg_3243[15]),
        .I1(add_ln28_1_reg_3190[15]),
        .O(\add_ln28_4_reg_3259[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[15]_i_3 
       (.I0(add_ln28_3_reg_3243[14]),
        .I1(add_ln28_1_reg_3190[14]),
        .O(\add_ln28_4_reg_3259[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[15]_i_4 
       (.I0(add_ln28_3_reg_3243[13]),
        .I1(add_ln28_1_reg_3190[13]),
        .O(\add_ln28_4_reg_3259[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[15]_i_5 
       (.I0(add_ln28_3_reg_3243[12]),
        .I1(add_ln28_1_reg_3190[12]),
        .O(\add_ln28_4_reg_3259[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_4_reg_3259[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(ap_block_pp0_stage13_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_4_reg_3259[19]_i_3 
       (.I0(add_ln28_3_reg_3243[18]),
        .O(\add_ln28_4_reg_3259[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[19]_i_4 
       (.I0(add_ln28_3_reg_3243[18]),
        .I1(add_ln28_1_reg_3190[18]),
        .O(\add_ln28_4_reg_3259[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[19]_i_5 
       (.I0(add_ln28_3_reg_3243[17]),
        .I1(add_ln28_1_reg_3190[17]),
        .O(\add_ln28_4_reg_3259[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[19]_i_6 
       (.I0(add_ln28_3_reg_3243[16]),
        .I1(add_ln28_1_reg_3190[16]),
        .O(\add_ln28_4_reg_3259[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[3]_i_2 
       (.I0(add_ln28_3_reg_3243[3]),
        .I1(add_ln28_1_reg_3190[3]),
        .O(\add_ln28_4_reg_3259[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[3]_i_3 
       (.I0(add_ln28_3_reg_3243[2]),
        .I1(add_ln28_1_reg_3190[2]),
        .O(\add_ln28_4_reg_3259[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[3]_i_4 
       (.I0(add_ln28_3_reg_3243[1]),
        .I1(add_ln28_1_reg_3190[1]),
        .O(\add_ln28_4_reg_3259[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[3]_i_5 
       (.I0(add_ln28_3_reg_3243[0]),
        .I1(add_ln28_1_reg_3190[0]),
        .O(\add_ln28_4_reg_3259[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[7]_i_2 
       (.I0(add_ln28_3_reg_3243[7]),
        .I1(add_ln28_1_reg_3190[7]),
        .O(\add_ln28_4_reg_3259[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[7]_i_3 
       (.I0(add_ln28_3_reg_3243[6]),
        .I1(add_ln28_1_reg_3190[6]),
        .O(\add_ln28_4_reg_3259[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[7]_i_4 
       (.I0(add_ln28_3_reg_3243[5]),
        .I1(add_ln28_1_reg_3190[5]),
        .O(\add_ln28_4_reg_3259[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_3259[7]_i_5 
       (.I0(add_ln28_3_reg_3243[4]),
        .I1(add_ln28_1_reg_3190[4]),
        .O(\add_ln28_4_reg_3259[7]_i_5_n_0 ));
  FDRE \add_ln28_4_reg_3259_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[0]),
        .Q(add_ln28_4_reg_3259[0]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[10]),
        .Q(add_ln28_4_reg_3259[10]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[11]),
        .Q(add_ln28_4_reg_3259[11]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_3259_reg[11]_i_1 
       (.CI(\add_ln28_4_reg_3259_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_3259_reg[11]_i_1_n_0 ,\add_ln28_4_reg_3259_reg[11]_i_1_n_1 ,\add_ln28_4_reg_3259_reg[11]_i_1_n_2 ,\add_ln28_4_reg_3259_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_3_reg_3243[11:8]),
        .O(add_ln28_4_fu_381_p2[11:8]),
        .S({\add_ln28_4_reg_3259[11]_i_2_n_0 ,\add_ln28_4_reg_3259[11]_i_3_n_0 ,\add_ln28_4_reg_3259[11]_i_4_n_0 ,\add_ln28_4_reg_3259[11]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_3259_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[12]),
        .Q(add_ln28_4_reg_3259[12]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[13]),
        .Q(add_ln28_4_reg_3259[13]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[14]),
        .Q(add_ln28_4_reg_3259[14]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[15]),
        .Q(add_ln28_4_reg_3259[15]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_3259_reg[15]_i_1 
       (.CI(\add_ln28_4_reg_3259_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_3259_reg[15]_i_1_n_0 ,\add_ln28_4_reg_3259_reg[15]_i_1_n_1 ,\add_ln28_4_reg_3259_reg[15]_i_1_n_2 ,\add_ln28_4_reg_3259_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_3_reg_3243[15:12]),
        .O(add_ln28_4_fu_381_p2[15:12]),
        .S({\add_ln28_4_reg_3259[15]_i_2_n_0 ,\add_ln28_4_reg_3259[15]_i_3_n_0 ,\add_ln28_4_reg_3259[15]_i_4_n_0 ,\add_ln28_4_reg_3259[15]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_3259_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[16]),
        .Q(add_ln28_4_reg_3259[16]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[17]),
        .Q(add_ln28_4_reg_3259[17]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[18]),
        .Q(add_ln28_4_reg_3259[18]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[19]),
        .Q(add_ln28_4_reg_3259[19]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_3259_reg[19]_i_2 
       (.CI(\add_ln28_4_reg_3259_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_4_reg_3259_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_4_reg_3259_reg[19]_i_2_n_1 ,\add_ln28_4_reg_3259_reg[19]_i_2_n_2 ,\add_ln28_4_reg_3259_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_4_reg_3259[19]_i_3_n_0 ,add_ln28_3_reg_3243[17:16]}),
        .O(add_ln28_4_fu_381_p2[19:16]),
        .S({1'b1,\add_ln28_4_reg_3259[19]_i_4_n_0 ,\add_ln28_4_reg_3259[19]_i_5_n_0 ,\add_ln28_4_reg_3259[19]_i_6_n_0 }));
  FDRE \add_ln28_4_reg_3259_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[1]),
        .Q(add_ln28_4_reg_3259[1]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[2]),
        .Q(add_ln28_4_reg_3259[2]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[3]),
        .Q(add_ln28_4_reg_3259[3]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_3259_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_4_reg_3259_reg[3]_i_1_n_0 ,\add_ln28_4_reg_3259_reg[3]_i_1_n_1 ,\add_ln28_4_reg_3259_reg[3]_i_1_n_2 ,\add_ln28_4_reg_3259_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_3_reg_3243[3:0]),
        .O(add_ln28_4_fu_381_p2[3:0]),
        .S({\add_ln28_4_reg_3259[3]_i_2_n_0 ,\add_ln28_4_reg_3259[3]_i_3_n_0 ,\add_ln28_4_reg_3259[3]_i_4_n_0 ,\add_ln28_4_reg_3259[3]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_3259_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[4]),
        .Q(add_ln28_4_reg_3259[4]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[5]),
        .Q(add_ln28_4_reg_3259[5]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[6]),
        .Q(add_ln28_4_reg_3259[6]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[7]),
        .Q(add_ln28_4_reg_3259[7]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_3259_reg[7]_i_1 
       (.CI(\add_ln28_4_reg_3259_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_3259_reg[7]_i_1_n_0 ,\add_ln28_4_reg_3259_reg[7]_i_1_n_1 ,\add_ln28_4_reg_3259_reg[7]_i_1_n_2 ,\add_ln28_4_reg_3259_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_3_reg_3243[7:4]),
        .O(add_ln28_4_fu_381_p2[7:4]),
        .S({\add_ln28_4_reg_3259[7]_i_2_n_0 ,\add_ln28_4_reg_3259[7]_i_3_n_0 ,\add_ln28_4_reg_3259[7]_i_4_n_0 ,\add_ln28_4_reg_3259[7]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_3259_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[8]),
        .Q(add_ln28_4_reg_3259[8]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_3259_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage13_11001),
        .D(add_ln28_4_fu_381_p2[9]),
        .Q(add_ln28_4_reg_3259[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_50_reg_4145[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage59),
        .O(add_ln28_50_reg_41450));
  FDRE \add_ln28_50_reg_4145_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_19),
        .Q(add_ln28_50_reg_4145[0]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_9),
        .Q(add_ln28_50_reg_4145[10]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_8),
        .Q(add_ln28_50_reg_4145[11]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_7),
        .Q(add_ln28_50_reg_4145[12]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_6),
        .Q(add_ln28_50_reg_4145[13]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_5),
        .Q(add_ln28_50_reg_4145[14]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_4),
        .Q(add_ln28_50_reg_4145[15]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_3),
        .Q(add_ln28_50_reg_4145[16]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_2),
        .Q(add_ln28_50_reg_4145[17]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_1),
        .Q(add_ln28_50_reg_4145[18]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_18),
        .Q(add_ln28_50_reg_4145[1]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_17),
        .Q(add_ln28_50_reg_4145[2]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_16),
        .Q(add_ln28_50_reg_4145[3]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_15),
        .Q(add_ln28_50_reg_4145[4]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_14),
        .Q(add_ln28_50_reg_4145[5]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_13),
        .Q(add_ln28_50_reg_4145[6]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_12),
        .Q(add_ln28_50_reg_4145[7]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_11),
        .Q(add_ln28_50_reg_4145[8]),
        .R(1'b0));
  FDRE \add_ln28_50_reg_4145_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_50_reg_41450),
        .D(mac_muladd_9s_9s_18s_19_4_1_U71_n_10),
        .Q(add_ln28_50_reg_4145[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_51_reg_4161[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage60),
        .O(add_ln28_51_reg_41610));
  FDRE \add_ln28_51_reg_4161_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_17),
        .Q(add_ln28_51_reg_4161[0]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_7),
        .Q(add_ln28_51_reg_4161[10]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_6),
        .Q(add_ln28_51_reg_4161[11]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_5),
        .Q(add_ln28_51_reg_4161[12]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_4),
        .Q(add_ln28_51_reg_4161[13]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_3),
        .Q(add_ln28_51_reg_4161[14]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_2),
        .Q(add_ln28_51_reg_4161[15]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_1),
        .Q(add_ln28_51_reg_4161[16]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_0),
        .Q(add_ln28_51_reg_4161[17]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_16),
        .Q(add_ln28_51_reg_4161[1]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_15),
        .Q(add_ln28_51_reg_4161[2]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_14),
        .Q(add_ln28_51_reg_4161[3]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_13),
        .Q(add_ln28_51_reg_4161[4]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_12),
        .Q(add_ln28_51_reg_4161[5]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_11),
        .Q(add_ln28_51_reg_4161[6]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_10),
        .Q(add_ln28_51_reg_4161[7]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_9),
        .Q(add_ln28_51_reg_4161[8]),
        .R(1'b0));
  FDRE \add_ln28_51_reg_4161_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_51_reg_41610),
        .D(mac_muladd_9s_9s_18s_18_4_1_U72_n_8),
        .Q(add_ln28_51_reg_4161[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_52_reg_4198[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage62),
        .O(add_ln28_52_reg_41980));
  FDRE \add_ln28_52_reg_4198_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_19),
        .Q(add_ln28_52_reg_4198[0]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_9),
        .Q(add_ln28_52_reg_4198[10]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_8),
        .Q(add_ln28_52_reg_4198[11]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_7),
        .Q(add_ln28_52_reg_4198[12]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_6),
        .Q(add_ln28_52_reg_4198[13]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_5),
        .Q(add_ln28_52_reg_4198[14]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_4),
        .Q(add_ln28_52_reg_4198[15]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_3),
        .Q(add_ln28_52_reg_4198[16]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_2),
        .Q(add_ln28_52_reg_4198[17]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_1),
        .Q(add_ln28_52_reg_4198[18]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_18),
        .Q(add_ln28_52_reg_4198[1]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_17),
        .Q(add_ln28_52_reg_4198[2]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_16),
        .Q(add_ln28_52_reg_4198[3]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_15),
        .Q(add_ln28_52_reg_4198[4]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_14),
        .Q(add_ln28_52_reg_4198[5]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_13),
        .Q(add_ln28_52_reg_4198[6]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_12),
        .Q(add_ln28_52_reg_4198[7]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_11),
        .Q(add_ln28_52_reg_4198[8]),
        .R(1'b0));
  FDRE \add_ln28_52_reg_4198_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_52_reg_41980),
        .D(mac_muladd_9s_9s_18s_19_4_1_U73_n_10),
        .Q(add_ln28_52_reg_4198[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[11]_i_2 
       (.I0(add_ln28_52_reg_4198[11]),
        .I1(add_ln28_50_reg_4145[11]),
        .O(\add_ln28_53_reg_4214[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[11]_i_3 
       (.I0(add_ln28_52_reg_4198[10]),
        .I1(add_ln28_50_reg_4145[10]),
        .O(\add_ln28_53_reg_4214[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[11]_i_4 
       (.I0(add_ln28_52_reg_4198[9]),
        .I1(add_ln28_50_reg_4145[9]),
        .O(\add_ln28_53_reg_4214[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[11]_i_5 
       (.I0(add_ln28_52_reg_4198[8]),
        .I1(add_ln28_50_reg_4145[8]),
        .O(\add_ln28_53_reg_4214[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[15]_i_2 
       (.I0(add_ln28_52_reg_4198[15]),
        .I1(add_ln28_50_reg_4145[15]),
        .O(\add_ln28_53_reg_4214[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[15]_i_3 
       (.I0(add_ln28_52_reg_4198[14]),
        .I1(add_ln28_50_reg_4145[14]),
        .O(\add_ln28_53_reg_4214[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[15]_i_4 
       (.I0(add_ln28_52_reg_4198[13]),
        .I1(add_ln28_50_reg_4145[13]),
        .O(\add_ln28_53_reg_4214[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[15]_i_5 
       (.I0(add_ln28_52_reg_4198[12]),
        .I1(add_ln28_50_reg_4145[12]),
        .O(\add_ln28_53_reg_4214[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_53_reg_4214[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage63),
        .O(ap_block_pp0_stage63_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_53_reg_4214[19]_i_3 
       (.I0(add_ln28_52_reg_4198[18]),
        .O(\add_ln28_53_reg_4214[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[19]_i_4 
       (.I0(add_ln28_52_reg_4198[18]),
        .I1(add_ln28_50_reg_4145[18]),
        .O(\add_ln28_53_reg_4214[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[19]_i_5 
       (.I0(add_ln28_52_reg_4198[17]),
        .I1(add_ln28_50_reg_4145[17]),
        .O(\add_ln28_53_reg_4214[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[19]_i_6 
       (.I0(add_ln28_52_reg_4198[16]),
        .I1(add_ln28_50_reg_4145[16]),
        .O(\add_ln28_53_reg_4214[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[3]_i_2 
       (.I0(add_ln28_52_reg_4198[3]),
        .I1(add_ln28_50_reg_4145[3]),
        .O(\add_ln28_53_reg_4214[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[3]_i_3 
       (.I0(add_ln28_52_reg_4198[2]),
        .I1(add_ln28_50_reg_4145[2]),
        .O(\add_ln28_53_reg_4214[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[3]_i_4 
       (.I0(add_ln28_52_reg_4198[1]),
        .I1(add_ln28_50_reg_4145[1]),
        .O(\add_ln28_53_reg_4214[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[3]_i_5 
       (.I0(add_ln28_52_reg_4198[0]),
        .I1(add_ln28_50_reg_4145[0]),
        .O(\add_ln28_53_reg_4214[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[7]_i_2 
       (.I0(add_ln28_52_reg_4198[7]),
        .I1(add_ln28_50_reg_4145[7]),
        .O(\add_ln28_53_reg_4214[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[7]_i_3 
       (.I0(add_ln28_52_reg_4198[6]),
        .I1(add_ln28_50_reg_4145[6]),
        .O(\add_ln28_53_reg_4214[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[7]_i_4 
       (.I0(add_ln28_52_reg_4198[5]),
        .I1(add_ln28_50_reg_4145[5]),
        .O(\add_ln28_53_reg_4214[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_53_reg_4214[7]_i_5 
       (.I0(add_ln28_52_reg_4198[4]),
        .I1(add_ln28_50_reg_4145[4]),
        .O(\add_ln28_53_reg_4214[7]_i_5_n_0 ));
  FDRE \add_ln28_53_reg_4214_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[0]),
        .Q(add_ln28_53_reg_4214[0]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[10]),
        .Q(add_ln28_53_reg_4214[10]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[11]),
        .Q(add_ln28_53_reg_4214[11]),
        .R(1'b0));
  CARRY4 \add_ln28_53_reg_4214_reg[11]_i_1 
       (.CI(\add_ln28_53_reg_4214_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_53_reg_4214_reg[11]_i_1_n_0 ,\add_ln28_53_reg_4214_reg[11]_i_1_n_1 ,\add_ln28_53_reg_4214_reg[11]_i_1_n_2 ,\add_ln28_53_reg_4214_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_52_reg_4198[11:8]),
        .O(add_ln28_53_fu_1585_p2[11:8]),
        .S({\add_ln28_53_reg_4214[11]_i_2_n_0 ,\add_ln28_53_reg_4214[11]_i_3_n_0 ,\add_ln28_53_reg_4214[11]_i_4_n_0 ,\add_ln28_53_reg_4214[11]_i_5_n_0 }));
  FDRE \add_ln28_53_reg_4214_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[12]),
        .Q(add_ln28_53_reg_4214[12]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[13]),
        .Q(add_ln28_53_reg_4214[13]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[14]),
        .Q(add_ln28_53_reg_4214[14]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[15]),
        .Q(add_ln28_53_reg_4214[15]),
        .R(1'b0));
  CARRY4 \add_ln28_53_reg_4214_reg[15]_i_1 
       (.CI(\add_ln28_53_reg_4214_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_53_reg_4214_reg[15]_i_1_n_0 ,\add_ln28_53_reg_4214_reg[15]_i_1_n_1 ,\add_ln28_53_reg_4214_reg[15]_i_1_n_2 ,\add_ln28_53_reg_4214_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_52_reg_4198[15:12]),
        .O(add_ln28_53_fu_1585_p2[15:12]),
        .S({\add_ln28_53_reg_4214[15]_i_2_n_0 ,\add_ln28_53_reg_4214[15]_i_3_n_0 ,\add_ln28_53_reg_4214[15]_i_4_n_0 ,\add_ln28_53_reg_4214[15]_i_5_n_0 }));
  FDRE \add_ln28_53_reg_4214_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[16]),
        .Q(add_ln28_53_reg_4214[16]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[17]),
        .Q(add_ln28_53_reg_4214[17]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[18]),
        .Q(add_ln28_53_reg_4214[18]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[19]),
        .Q(add_ln28_53_reg_4214[19]),
        .R(1'b0));
  CARRY4 \add_ln28_53_reg_4214_reg[19]_i_2 
       (.CI(\add_ln28_53_reg_4214_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_53_reg_4214_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_53_reg_4214_reg[19]_i_2_n_1 ,\add_ln28_53_reg_4214_reg[19]_i_2_n_2 ,\add_ln28_53_reg_4214_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_53_reg_4214[19]_i_3_n_0 ,add_ln28_52_reg_4198[17:16]}),
        .O(add_ln28_53_fu_1585_p2[19:16]),
        .S({1'b1,\add_ln28_53_reg_4214[19]_i_4_n_0 ,\add_ln28_53_reg_4214[19]_i_5_n_0 ,\add_ln28_53_reg_4214[19]_i_6_n_0 }));
  FDRE \add_ln28_53_reg_4214_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[1]),
        .Q(add_ln28_53_reg_4214[1]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[2]),
        .Q(add_ln28_53_reg_4214[2]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[3]),
        .Q(add_ln28_53_reg_4214[3]),
        .R(1'b0));
  CARRY4 \add_ln28_53_reg_4214_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_53_reg_4214_reg[3]_i_1_n_0 ,\add_ln28_53_reg_4214_reg[3]_i_1_n_1 ,\add_ln28_53_reg_4214_reg[3]_i_1_n_2 ,\add_ln28_53_reg_4214_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_52_reg_4198[3:0]),
        .O(add_ln28_53_fu_1585_p2[3:0]),
        .S({\add_ln28_53_reg_4214[3]_i_2_n_0 ,\add_ln28_53_reg_4214[3]_i_3_n_0 ,\add_ln28_53_reg_4214[3]_i_4_n_0 ,\add_ln28_53_reg_4214[3]_i_5_n_0 }));
  FDRE \add_ln28_53_reg_4214_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[4]),
        .Q(add_ln28_53_reg_4214[4]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[5]),
        .Q(add_ln28_53_reg_4214[5]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[6]),
        .Q(add_ln28_53_reg_4214[6]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[7]),
        .Q(add_ln28_53_reg_4214[7]),
        .R(1'b0));
  CARRY4 \add_ln28_53_reg_4214_reg[7]_i_1 
       (.CI(\add_ln28_53_reg_4214_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_53_reg_4214_reg[7]_i_1_n_0 ,\add_ln28_53_reg_4214_reg[7]_i_1_n_1 ,\add_ln28_53_reg_4214_reg[7]_i_1_n_2 ,\add_ln28_53_reg_4214_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_52_reg_4198[7:4]),
        .O(add_ln28_53_fu_1585_p2[7:4]),
        .S({\add_ln28_53_reg_4214[7]_i_2_n_0 ,\add_ln28_53_reg_4214[7]_i_3_n_0 ,\add_ln28_53_reg_4214[7]_i_4_n_0 ,\add_ln28_53_reg_4214[7]_i_5_n_0 }));
  FDRE \add_ln28_53_reg_4214_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[8]),
        .Q(add_ln28_53_reg_4214[8]),
        .R(1'b0));
  FDRE \add_ln28_53_reg_4214_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage63_11001),
        .D(add_ln28_53_fu_1585_p2[9]),
        .Q(add_ln28_53_reg_4214[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_54_reg_4219[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage63),
        .O(add_ln28_54_reg_42190));
  FDRE \add_ln28_54_reg_4219_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_17),
        .Q(add_ln28_54_reg_4219[0]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_7),
        .Q(add_ln28_54_reg_4219[10]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_6),
        .Q(add_ln28_54_reg_4219[11]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_5),
        .Q(add_ln28_54_reg_4219[12]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_4),
        .Q(add_ln28_54_reg_4219[13]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_3),
        .Q(add_ln28_54_reg_4219[14]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_2),
        .Q(add_ln28_54_reg_4219[15]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_1),
        .Q(add_ln28_54_reg_4219[16]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_0),
        .Q(add_ln28_54_reg_4219[17]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_16),
        .Q(add_ln28_54_reg_4219[1]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_15),
        .Q(add_ln28_54_reg_4219[2]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_14),
        .Q(add_ln28_54_reg_4219[3]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_13),
        .Q(add_ln28_54_reg_4219[4]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_12),
        .Q(add_ln28_54_reg_4219[5]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_11),
        .Q(add_ln28_54_reg_4219[6]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_10),
        .Q(add_ln28_54_reg_4219[7]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_9),
        .Q(add_ln28_54_reg_4219[8]),
        .R(1'b0));
  FDRE \add_ln28_54_reg_4219_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_54_reg_42190),
        .D(mac_muladd_9s_9s_18s_18_4_1_U74_n_8),
        .Q(add_ln28_54_reg_4219[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_55_reg_4256[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage65),
        .O(add_ln28_55_reg_42560));
  FDRE \add_ln28_55_reg_4256_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_19),
        .Q(add_ln28_55_reg_4256[0]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_9),
        .Q(add_ln28_55_reg_4256[10]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_8),
        .Q(add_ln28_55_reg_4256[11]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_7),
        .Q(add_ln28_55_reg_4256[12]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_6),
        .Q(add_ln28_55_reg_4256[13]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_5),
        .Q(add_ln28_55_reg_4256[14]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_4),
        .Q(add_ln28_55_reg_4256[15]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_3),
        .Q(add_ln28_55_reg_4256[16]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_2),
        .Q(add_ln28_55_reg_4256[17]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_1),
        .Q(add_ln28_55_reg_4256[18]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_18),
        .Q(add_ln28_55_reg_4256[1]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_17),
        .Q(add_ln28_55_reg_4256[2]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_16),
        .Q(add_ln28_55_reg_4256[3]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_15),
        .Q(add_ln28_55_reg_4256[4]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_14),
        .Q(add_ln28_55_reg_4256[5]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_13),
        .Q(add_ln28_55_reg_4256[6]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_12),
        .Q(add_ln28_55_reg_4256[7]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_11),
        .Q(add_ln28_55_reg_4256[8]),
        .R(1'b0));
  FDRE \add_ln28_55_reg_4256_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_55_reg_42560),
        .D(mac_muladd_9s_9s_18s_19_4_1_U75_n_10),
        .Q(add_ln28_55_reg_4256[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_56_reg_4272[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage66),
        .O(add_ln28_56_reg_42720));
  FDRE \add_ln28_56_reg_4272_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_17),
        .Q(add_ln28_56_reg_4272[0]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_7),
        .Q(add_ln28_56_reg_4272[10]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_6),
        .Q(add_ln28_56_reg_4272[11]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_5),
        .Q(add_ln28_56_reg_4272[12]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_4),
        .Q(add_ln28_56_reg_4272[13]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_3),
        .Q(add_ln28_56_reg_4272[14]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_2),
        .Q(add_ln28_56_reg_4272[15]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_1),
        .Q(add_ln28_56_reg_4272[16]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_0),
        .Q(add_ln28_56_reg_4272[17]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_16),
        .Q(add_ln28_56_reg_4272[1]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_15),
        .Q(add_ln28_56_reg_4272[2]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_14),
        .Q(add_ln28_56_reg_4272[3]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_13),
        .Q(add_ln28_56_reg_4272[4]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_12),
        .Q(add_ln28_56_reg_4272[5]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_11),
        .Q(add_ln28_56_reg_4272[6]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_10),
        .Q(add_ln28_56_reg_4272[7]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_9),
        .Q(add_ln28_56_reg_4272[8]),
        .R(1'b0));
  FDRE \add_ln28_56_reg_4272_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_56_reg_42720),
        .D(mac_muladd_9s_9s_18s_18_4_1_U76_n_8),
        .Q(add_ln28_56_reg_4272[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_57_reg_4309[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage68),
        .O(add_ln28_57_reg_43090));
  FDRE \add_ln28_57_reg_4309_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_19),
        .Q(add_ln28_57_reg_4309[0]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_9),
        .Q(add_ln28_57_reg_4309[10]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_8),
        .Q(add_ln28_57_reg_4309[11]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_7),
        .Q(add_ln28_57_reg_4309[12]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_6),
        .Q(add_ln28_57_reg_4309[13]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_5),
        .Q(add_ln28_57_reg_4309[14]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_4),
        .Q(add_ln28_57_reg_4309[15]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_3),
        .Q(add_ln28_57_reg_4309[16]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_2),
        .Q(add_ln28_57_reg_4309[17]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_1),
        .Q(add_ln28_57_reg_4309[18]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_18),
        .Q(add_ln28_57_reg_4309[1]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_17),
        .Q(add_ln28_57_reg_4309[2]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_16),
        .Q(add_ln28_57_reg_4309[3]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_15),
        .Q(add_ln28_57_reg_4309[4]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_14),
        .Q(add_ln28_57_reg_4309[5]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_13),
        .Q(add_ln28_57_reg_4309[6]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_12),
        .Q(add_ln28_57_reg_4309[7]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_11),
        .Q(add_ln28_57_reg_4309[8]),
        .R(1'b0));
  FDRE \add_ln28_57_reg_4309_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_57_reg_43090),
        .D(mac_muladd_9s_9s_18s_19_4_1_U77_n_10),
        .Q(add_ln28_57_reg_4309[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[11]_i_2 
       (.I0(add_ln28_57_reg_4309[11]),
        .I1(add_ln28_55_reg_4256[11]),
        .O(\add_ln28_58_reg_4325[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[11]_i_3 
       (.I0(add_ln28_57_reg_4309[10]),
        .I1(add_ln28_55_reg_4256[10]),
        .O(\add_ln28_58_reg_4325[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[11]_i_4 
       (.I0(add_ln28_57_reg_4309[9]),
        .I1(add_ln28_55_reg_4256[9]),
        .O(\add_ln28_58_reg_4325[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[11]_i_5 
       (.I0(add_ln28_57_reg_4309[8]),
        .I1(add_ln28_55_reg_4256[8]),
        .O(\add_ln28_58_reg_4325[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[15]_i_2 
       (.I0(add_ln28_57_reg_4309[15]),
        .I1(add_ln28_55_reg_4256[15]),
        .O(\add_ln28_58_reg_4325[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[15]_i_3 
       (.I0(add_ln28_57_reg_4309[14]),
        .I1(add_ln28_55_reg_4256[14]),
        .O(\add_ln28_58_reg_4325[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[15]_i_4 
       (.I0(add_ln28_57_reg_4309[13]),
        .I1(add_ln28_55_reg_4256[13]),
        .O(\add_ln28_58_reg_4325[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[15]_i_5 
       (.I0(add_ln28_57_reg_4309[12]),
        .I1(add_ln28_55_reg_4256[12]),
        .O(\add_ln28_58_reg_4325[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_58_reg_4325[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage69),
        .O(ap_block_pp0_stage69_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_58_reg_4325[19]_i_3 
       (.I0(add_ln28_57_reg_4309[18]),
        .O(\add_ln28_58_reg_4325[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[19]_i_4 
       (.I0(add_ln28_57_reg_4309[18]),
        .I1(add_ln28_55_reg_4256[18]),
        .O(\add_ln28_58_reg_4325[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[19]_i_5 
       (.I0(add_ln28_57_reg_4309[17]),
        .I1(add_ln28_55_reg_4256[17]),
        .O(\add_ln28_58_reg_4325[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[19]_i_6 
       (.I0(add_ln28_57_reg_4309[16]),
        .I1(add_ln28_55_reg_4256[16]),
        .O(\add_ln28_58_reg_4325[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[3]_i_2 
       (.I0(add_ln28_57_reg_4309[3]),
        .I1(add_ln28_55_reg_4256[3]),
        .O(\add_ln28_58_reg_4325[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[3]_i_3 
       (.I0(add_ln28_57_reg_4309[2]),
        .I1(add_ln28_55_reg_4256[2]),
        .O(\add_ln28_58_reg_4325[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[3]_i_4 
       (.I0(add_ln28_57_reg_4309[1]),
        .I1(add_ln28_55_reg_4256[1]),
        .O(\add_ln28_58_reg_4325[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[3]_i_5 
       (.I0(add_ln28_57_reg_4309[0]),
        .I1(add_ln28_55_reg_4256[0]),
        .O(\add_ln28_58_reg_4325[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[7]_i_2 
       (.I0(add_ln28_57_reg_4309[7]),
        .I1(add_ln28_55_reg_4256[7]),
        .O(\add_ln28_58_reg_4325[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[7]_i_3 
       (.I0(add_ln28_57_reg_4309[6]),
        .I1(add_ln28_55_reg_4256[6]),
        .O(\add_ln28_58_reg_4325[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[7]_i_4 
       (.I0(add_ln28_57_reg_4309[5]),
        .I1(add_ln28_55_reg_4256[5]),
        .O(\add_ln28_58_reg_4325[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_58_reg_4325[7]_i_5 
       (.I0(add_ln28_57_reg_4309[4]),
        .I1(add_ln28_55_reg_4256[4]),
        .O(\add_ln28_58_reg_4325[7]_i_5_n_0 ));
  FDRE \add_ln28_58_reg_4325_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[0]),
        .Q(add_ln28_58_reg_4325[0]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[10]),
        .Q(add_ln28_58_reg_4325[10]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[11]),
        .Q(add_ln28_58_reg_4325[11]),
        .R(1'b0));
  CARRY4 \add_ln28_58_reg_4325_reg[11]_i_1 
       (.CI(\add_ln28_58_reg_4325_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_58_reg_4325_reg[11]_i_1_n_0 ,\add_ln28_58_reg_4325_reg[11]_i_1_n_1 ,\add_ln28_58_reg_4325_reg[11]_i_1_n_2 ,\add_ln28_58_reg_4325_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_57_reg_4309[11:8]),
        .O(add_ln28_58_fu_1717_p2[11:8]),
        .S({\add_ln28_58_reg_4325[11]_i_2_n_0 ,\add_ln28_58_reg_4325[11]_i_3_n_0 ,\add_ln28_58_reg_4325[11]_i_4_n_0 ,\add_ln28_58_reg_4325[11]_i_5_n_0 }));
  FDRE \add_ln28_58_reg_4325_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[12]),
        .Q(add_ln28_58_reg_4325[12]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[13]),
        .Q(add_ln28_58_reg_4325[13]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[14]),
        .Q(add_ln28_58_reg_4325[14]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[15]),
        .Q(add_ln28_58_reg_4325[15]),
        .R(1'b0));
  CARRY4 \add_ln28_58_reg_4325_reg[15]_i_1 
       (.CI(\add_ln28_58_reg_4325_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_58_reg_4325_reg[15]_i_1_n_0 ,\add_ln28_58_reg_4325_reg[15]_i_1_n_1 ,\add_ln28_58_reg_4325_reg[15]_i_1_n_2 ,\add_ln28_58_reg_4325_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_57_reg_4309[15:12]),
        .O(add_ln28_58_fu_1717_p2[15:12]),
        .S({\add_ln28_58_reg_4325[15]_i_2_n_0 ,\add_ln28_58_reg_4325[15]_i_3_n_0 ,\add_ln28_58_reg_4325[15]_i_4_n_0 ,\add_ln28_58_reg_4325[15]_i_5_n_0 }));
  FDRE \add_ln28_58_reg_4325_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[16]),
        .Q(add_ln28_58_reg_4325[16]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[17]),
        .Q(add_ln28_58_reg_4325[17]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[18]),
        .Q(add_ln28_58_reg_4325[18]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[19]),
        .Q(add_ln28_58_reg_4325[19]),
        .R(1'b0));
  CARRY4 \add_ln28_58_reg_4325_reg[19]_i_2 
       (.CI(\add_ln28_58_reg_4325_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_58_reg_4325_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_58_reg_4325_reg[19]_i_2_n_1 ,\add_ln28_58_reg_4325_reg[19]_i_2_n_2 ,\add_ln28_58_reg_4325_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_58_reg_4325[19]_i_3_n_0 ,add_ln28_57_reg_4309[17:16]}),
        .O(add_ln28_58_fu_1717_p2[19:16]),
        .S({1'b1,\add_ln28_58_reg_4325[19]_i_4_n_0 ,\add_ln28_58_reg_4325[19]_i_5_n_0 ,\add_ln28_58_reg_4325[19]_i_6_n_0 }));
  FDRE \add_ln28_58_reg_4325_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[1]),
        .Q(add_ln28_58_reg_4325[1]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[2]),
        .Q(add_ln28_58_reg_4325[2]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[3]),
        .Q(add_ln28_58_reg_4325[3]),
        .R(1'b0));
  CARRY4 \add_ln28_58_reg_4325_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_58_reg_4325_reg[3]_i_1_n_0 ,\add_ln28_58_reg_4325_reg[3]_i_1_n_1 ,\add_ln28_58_reg_4325_reg[3]_i_1_n_2 ,\add_ln28_58_reg_4325_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_57_reg_4309[3:0]),
        .O(add_ln28_58_fu_1717_p2[3:0]),
        .S({\add_ln28_58_reg_4325[3]_i_2_n_0 ,\add_ln28_58_reg_4325[3]_i_3_n_0 ,\add_ln28_58_reg_4325[3]_i_4_n_0 ,\add_ln28_58_reg_4325[3]_i_5_n_0 }));
  FDRE \add_ln28_58_reg_4325_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[4]),
        .Q(add_ln28_58_reg_4325[4]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[5]),
        .Q(add_ln28_58_reg_4325[5]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[6]),
        .Q(add_ln28_58_reg_4325[6]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[7]),
        .Q(add_ln28_58_reg_4325[7]),
        .R(1'b0));
  CARRY4 \add_ln28_58_reg_4325_reg[7]_i_1 
       (.CI(\add_ln28_58_reg_4325_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_58_reg_4325_reg[7]_i_1_n_0 ,\add_ln28_58_reg_4325_reg[7]_i_1_n_1 ,\add_ln28_58_reg_4325_reg[7]_i_1_n_2 ,\add_ln28_58_reg_4325_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_57_reg_4309[7:4]),
        .O(add_ln28_58_fu_1717_p2[7:4]),
        .S({\add_ln28_58_reg_4325[7]_i_2_n_0 ,\add_ln28_58_reg_4325[7]_i_3_n_0 ,\add_ln28_58_reg_4325[7]_i_4_n_0 ,\add_ln28_58_reg_4325[7]_i_5_n_0 }));
  FDRE \add_ln28_58_reg_4325_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[8]),
        .Q(add_ln28_58_reg_4325[8]),
        .R(1'b0));
  FDRE \add_ln28_58_reg_4325_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage69_11001),
        .D(add_ln28_58_fu_1717_p2[9]),
        .Q(add_ln28_58_reg_4325[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[11]_i_2 
       (.I0(add_ln28_58_reg_4325[11]),
        .I1(add_ln28_53_reg_4214[11]),
        .O(\add_ln28_59_reg_4345[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[11]_i_3 
       (.I0(add_ln28_58_reg_4325[10]),
        .I1(add_ln28_53_reg_4214[10]),
        .O(\add_ln28_59_reg_4345[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[11]_i_4 
       (.I0(add_ln28_58_reg_4325[9]),
        .I1(add_ln28_53_reg_4214[9]),
        .O(\add_ln28_59_reg_4345[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[11]_i_5 
       (.I0(add_ln28_58_reg_4325[8]),
        .I1(add_ln28_53_reg_4214[8]),
        .O(\add_ln28_59_reg_4345[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[15]_i_2 
       (.I0(add_ln28_58_reg_4325[15]),
        .I1(add_ln28_53_reg_4214[15]),
        .O(\add_ln28_59_reg_4345[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[15]_i_3 
       (.I0(add_ln28_58_reg_4325[14]),
        .I1(add_ln28_53_reg_4214[14]),
        .O(\add_ln28_59_reg_4345[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[15]_i_4 
       (.I0(add_ln28_58_reg_4325[13]),
        .I1(add_ln28_53_reg_4214[13]),
        .O(\add_ln28_59_reg_4345[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[15]_i_5 
       (.I0(add_ln28_58_reg_4325[12]),
        .I1(add_ln28_53_reg_4214[12]),
        .O(\add_ln28_59_reg_4345[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_59_reg_4345[19]_i_2 
       (.I0(add_ln28_58_reg_4325[19]),
        .O(\add_ln28_59_reg_4345[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[19]_i_3 
       (.I0(add_ln28_58_reg_4325[19]),
        .I1(add_ln28_53_reg_4214[19]),
        .O(\add_ln28_59_reg_4345[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[19]_i_4 
       (.I0(add_ln28_58_reg_4325[18]),
        .I1(add_ln28_53_reg_4214[18]),
        .O(\add_ln28_59_reg_4345[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[19]_i_5 
       (.I0(add_ln28_58_reg_4325[17]),
        .I1(add_ln28_53_reg_4214[17]),
        .O(\add_ln28_59_reg_4345[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[19]_i_6 
       (.I0(add_ln28_58_reg_4325[16]),
        .I1(add_ln28_53_reg_4214[16]),
        .O(\add_ln28_59_reg_4345[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[3]_i_2 
       (.I0(add_ln28_58_reg_4325[3]),
        .I1(add_ln28_53_reg_4214[3]),
        .O(\add_ln28_59_reg_4345[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[3]_i_3 
       (.I0(add_ln28_58_reg_4325[2]),
        .I1(add_ln28_53_reg_4214[2]),
        .O(\add_ln28_59_reg_4345[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[3]_i_4 
       (.I0(add_ln28_58_reg_4325[1]),
        .I1(add_ln28_53_reg_4214[1]),
        .O(\add_ln28_59_reg_4345[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[3]_i_5 
       (.I0(add_ln28_58_reg_4325[0]),
        .I1(add_ln28_53_reg_4214[0]),
        .O(\add_ln28_59_reg_4345[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[7]_i_2 
       (.I0(add_ln28_58_reg_4325[7]),
        .I1(add_ln28_53_reg_4214[7]),
        .O(\add_ln28_59_reg_4345[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[7]_i_3 
       (.I0(add_ln28_58_reg_4325[6]),
        .I1(add_ln28_53_reg_4214[6]),
        .O(\add_ln28_59_reg_4345[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[7]_i_4 
       (.I0(add_ln28_58_reg_4325[5]),
        .I1(add_ln28_53_reg_4214[5]),
        .O(\add_ln28_59_reg_4345[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_59_reg_4345[7]_i_5 
       (.I0(add_ln28_58_reg_4325[4]),
        .I1(add_ln28_53_reg_4214[4]),
        .O(\add_ln28_59_reg_4345[7]_i_5_n_0 ));
  FDRE \add_ln28_59_reg_4345_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[0]),
        .Q(add_ln28_59_reg_4345[0]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[10]),
        .Q(add_ln28_59_reg_4345[10]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[11]),
        .Q(add_ln28_59_reg_4345[11]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[11]_i_1 
       (.CI(\add_ln28_59_reg_4345_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_59_reg_4345_reg[11]_i_1_n_0 ,\add_ln28_59_reg_4345_reg[11]_i_1_n_1 ,\add_ln28_59_reg_4345_reg[11]_i_1_n_2 ,\add_ln28_59_reg_4345_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_58_reg_4325[11:8]),
        .O(add_ln28_59_fu_1757_p2[11:8]),
        .S({\add_ln28_59_reg_4345[11]_i_2_n_0 ,\add_ln28_59_reg_4345[11]_i_3_n_0 ,\add_ln28_59_reg_4345[11]_i_4_n_0 ,\add_ln28_59_reg_4345[11]_i_5_n_0 }));
  FDRE \add_ln28_59_reg_4345_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[12]),
        .Q(add_ln28_59_reg_4345[12]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[13]),
        .Q(add_ln28_59_reg_4345[13]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[14]),
        .Q(add_ln28_59_reg_4345[14]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[15]),
        .Q(add_ln28_59_reg_4345[15]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[15]_i_1 
       (.CI(\add_ln28_59_reg_4345_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_59_reg_4345_reg[15]_i_1_n_0 ,\add_ln28_59_reg_4345_reg[15]_i_1_n_1 ,\add_ln28_59_reg_4345_reg[15]_i_1_n_2 ,\add_ln28_59_reg_4345_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_58_reg_4325[15:12]),
        .O(add_ln28_59_fu_1757_p2[15:12]),
        .S({\add_ln28_59_reg_4345[15]_i_2_n_0 ,\add_ln28_59_reg_4345[15]_i_3_n_0 ,\add_ln28_59_reg_4345[15]_i_4_n_0 ,\add_ln28_59_reg_4345[15]_i_5_n_0 }));
  FDRE \add_ln28_59_reg_4345_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[16]),
        .Q(add_ln28_59_reg_4345[16]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[17]),
        .Q(add_ln28_59_reg_4345[17]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[18]),
        .Q(add_ln28_59_reg_4345[18]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[19]),
        .Q(add_ln28_59_reg_4345[19]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[19]_i_1 
       (.CI(\add_ln28_59_reg_4345_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_59_reg_4345_reg[19]_i_1_n_0 ,\add_ln28_59_reg_4345_reg[19]_i_1_n_1 ,\add_ln28_59_reg_4345_reg[19]_i_1_n_2 ,\add_ln28_59_reg_4345_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_59_reg_4345[19]_i_2_n_0 ,add_ln28_58_reg_4325[18:16]}),
        .O(add_ln28_59_fu_1757_p2[19:16]),
        .S({\add_ln28_59_reg_4345[19]_i_3_n_0 ,\add_ln28_59_reg_4345[19]_i_4_n_0 ,\add_ln28_59_reg_4345[19]_i_5_n_0 ,\add_ln28_59_reg_4345[19]_i_6_n_0 }));
  FDRE \add_ln28_59_reg_4345_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[1]),
        .Q(add_ln28_59_reg_4345[1]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[20]),
        .Q(add_ln28_59_reg_4345[20]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[20]_i_2 
       (.CI(\add_ln28_59_reg_4345_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_59_reg_4345_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_59_reg_4345_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_59_fu_1757_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_59_reg_4345_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[2]),
        .Q(add_ln28_59_reg_4345[2]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[3]),
        .Q(add_ln28_59_reg_4345[3]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_59_reg_4345_reg[3]_i_1_n_0 ,\add_ln28_59_reg_4345_reg[3]_i_1_n_1 ,\add_ln28_59_reg_4345_reg[3]_i_1_n_2 ,\add_ln28_59_reg_4345_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_58_reg_4325[3:0]),
        .O(add_ln28_59_fu_1757_p2[3:0]),
        .S({\add_ln28_59_reg_4345[3]_i_2_n_0 ,\add_ln28_59_reg_4345[3]_i_3_n_0 ,\add_ln28_59_reg_4345[3]_i_4_n_0 ,\add_ln28_59_reg_4345[3]_i_5_n_0 }));
  FDRE \add_ln28_59_reg_4345_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[4]),
        .Q(add_ln28_59_reg_4345[4]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[5]),
        .Q(add_ln28_59_reg_4345[5]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[6]),
        .Q(add_ln28_59_reg_4345[6]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[7]),
        .Q(add_ln28_59_reg_4345[7]),
        .R(1'b0));
  CARRY4 \add_ln28_59_reg_4345_reg[7]_i_1 
       (.CI(\add_ln28_59_reg_4345_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_59_reg_4345_reg[7]_i_1_n_0 ,\add_ln28_59_reg_4345_reg[7]_i_1_n_1 ,\add_ln28_59_reg_4345_reg[7]_i_1_n_2 ,\add_ln28_59_reg_4345_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_58_reg_4325[7:4]),
        .O(add_ln28_59_fu_1757_p2[7:4]),
        .S({\add_ln28_59_reg_4345[7]_i_2_n_0 ,\add_ln28_59_reg_4345[7]_i_3_n_0 ,\add_ln28_59_reg_4345[7]_i_4_n_0 ,\add_ln28_59_reg_4345[7]_i_5_n_0 }));
  FDRE \add_ln28_59_reg_4345_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[8]),
        .Q(add_ln28_59_reg_4345[8]),
        .R(1'b0));
  FDRE \add_ln28_59_reg_4345_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage70_11001),
        .D(add_ln28_59_fu_1757_p2[9]),
        .Q(add_ln28_59_reg_4345[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_60_reg_4330[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage69),
        .O(add_ln28_60_reg_43300));
  FDRE \add_ln28_60_reg_4330_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_17),
        .Q(add_ln28_60_reg_4330[0]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_7),
        .Q(add_ln28_60_reg_4330[10]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_6),
        .Q(add_ln28_60_reg_4330[11]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_5),
        .Q(add_ln28_60_reg_4330[12]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_4),
        .Q(add_ln28_60_reg_4330[13]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_3),
        .Q(add_ln28_60_reg_4330[14]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_2),
        .Q(add_ln28_60_reg_4330[15]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_1),
        .Q(add_ln28_60_reg_4330[16]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_0),
        .Q(add_ln28_60_reg_4330[17]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_16),
        .Q(add_ln28_60_reg_4330[1]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_15),
        .Q(add_ln28_60_reg_4330[2]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_14),
        .Q(add_ln28_60_reg_4330[3]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_13),
        .Q(add_ln28_60_reg_4330[4]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_12),
        .Q(add_ln28_60_reg_4330[5]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_11),
        .Q(add_ln28_60_reg_4330[6]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_10),
        .Q(add_ln28_60_reg_4330[7]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_9),
        .Q(add_ln28_60_reg_4330[8]),
        .R(1'b0));
  FDRE \add_ln28_60_reg_4330_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_60_reg_43300),
        .D(mac_muladd_9s_9s_18s_18_4_1_U78_n_8),
        .Q(add_ln28_60_reg_4330[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_61_reg_4372[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage71),
        .O(add_ln28_61_reg_43720));
  FDRE \add_ln28_61_reg_4372_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_19),
        .Q(add_ln28_61_reg_4372[0]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_9),
        .Q(add_ln28_61_reg_4372[10]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_8),
        .Q(add_ln28_61_reg_4372[11]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_7),
        .Q(add_ln28_61_reg_4372[12]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_6),
        .Q(add_ln28_61_reg_4372[13]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_5),
        .Q(add_ln28_61_reg_4372[14]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_4),
        .Q(add_ln28_61_reg_4372[15]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_3),
        .Q(add_ln28_61_reg_4372[16]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_2),
        .Q(add_ln28_61_reg_4372[17]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_1),
        .Q(add_ln28_61_reg_4372[18]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_18),
        .Q(add_ln28_61_reg_4372[1]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_17),
        .Q(add_ln28_61_reg_4372[2]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_16),
        .Q(add_ln28_61_reg_4372[3]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_15),
        .Q(add_ln28_61_reg_4372[4]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_14),
        .Q(add_ln28_61_reg_4372[5]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_13),
        .Q(add_ln28_61_reg_4372[6]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_12),
        .Q(add_ln28_61_reg_4372[7]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_11),
        .Q(add_ln28_61_reg_4372[8]),
        .R(1'b0));
  FDRE \add_ln28_61_reg_4372_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_61_reg_43720),
        .D(mac_muladd_9s_9s_18s_19_4_1_U79_n_10),
        .Q(add_ln28_61_reg_4372[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_62_reg_4393[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage72),
        .O(add_ln28_62_reg_43930));
  FDRE \add_ln28_62_reg_4393_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_17),
        .Q(add_ln28_62_reg_4393[0]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_7),
        .Q(add_ln28_62_reg_4393[10]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_6),
        .Q(add_ln28_62_reg_4393[11]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_5),
        .Q(add_ln28_62_reg_4393[12]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_4),
        .Q(add_ln28_62_reg_4393[13]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_3),
        .Q(add_ln28_62_reg_4393[14]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_2),
        .Q(add_ln28_62_reg_4393[15]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_1),
        .Q(add_ln28_62_reg_4393[16]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_0),
        .Q(add_ln28_62_reg_4393[17]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_16),
        .Q(add_ln28_62_reg_4393[1]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_15),
        .Q(add_ln28_62_reg_4393[2]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_14),
        .Q(add_ln28_62_reg_4393[3]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_13),
        .Q(add_ln28_62_reg_4393[4]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_12),
        .Q(add_ln28_62_reg_4393[5]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_11),
        .Q(add_ln28_62_reg_4393[6]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_10),
        .Q(add_ln28_62_reg_4393[7]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_9),
        .Q(add_ln28_62_reg_4393[8]),
        .R(1'b0));
  FDRE \add_ln28_62_reg_4393_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_62_reg_43930),
        .D(mac_muladd_9s_9s_18s_18_4_1_U80_n_8),
        .Q(add_ln28_62_reg_4393[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_63_reg_4435[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage74),
        .O(add_ln28_63_reg_44350));
  FDRE \add_ln28_63_reg_4435_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_19),
        .Q(add_ln28_63_reg_4435[0]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_9),
        .Q(add_ln28_63_reg_4435[10]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_8),
        .Q(add_ln28_63_reg_4435[11]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_7),
        .Q(add_ln28_63_reg_4435[12]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_6),
        .Q(add_ln28_63_reg_4435[13]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_5),
        .Q(add_ln28_63_reg_4435[14]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_4),
        .Q(add_ln28_63_reg_4435[15]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_3),
        .Q(add_ln28_63_reg_4435[16]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_2),
        .Q(add_ln28_63_reg_4435[17]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_1),
        .Q(add_ln28_63_reg_4435[18]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_18),
        .Q(add_ln28_63_reg_4435[1]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_17),
        .Q(add_ln28_63_reg_4435[2]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_16),
        .Q(add_ln28_63_reg_4435[3]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_15),
        .Q(add_ln28_63_reg_4435[4]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_14),
        .Q(add_ln28_63_reg_4435[5]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_13),
        .Q(add_ln28_63_reg_4435[6]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_12),
        .Q(add_ln28_63_reg_4435[7]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_11),
        .Q(add_ln28_63_reg_4435[8]),
        .R(1'b0));
  FDRE \add_ln28_63_reg_4435_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_63_reg_44350),
        .D(mac_muladd_9s_9s_18s_19_4_1_U81_n_10),
        .Q(add_ln28_63_reg_4435[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[11]_i_2 
       (.I0(add_ln28_63_reg_4435[11]),
        .I1(add_ln28_61_reg_4372[11]),
        .O(\add_ln28_64_reg_4457[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[11]_i_3 
       (.I0(add_ln28_63_reg_4435[10]),
        .I1(add_ln28_61_reg_4372[10]),
        .O(\add_ln28_64_reg_4457[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[11]_i_4 
       (.I0(add_ln28_63_reg_4435[9]),
        .I1(add_ln28_61_reg_4372[9]),
        .O(\add_ln28_64_reg_4457[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[11]_i_5 
       (.I0(add_ln28_63_reg_4435[8]),
        .I1(add_ln28_61_reg_4372[8]),
        .O(\add_ln28_64_reg_4457[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[15]_i_2 
       (.I0(add_ln28_63_reg_4435[15]),
        .I1(add_ln28_61_reg_4372[15]),
        .O(\add_ln28_64_reg_4457[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[15]_i_3 
       (.I0(add_ln28_63_reg_4435[14]),
        .I1(add_ln28_61_reg_4372[14]),
        .O(\add_ln28_64_reg_4457[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[15]_i_4 
       (.I0(add_ln28_63_reg_4435[13]),
        .I1(add_ln28_61_reg_4372[13]),
        .O(\add_ln28_64_reg_4457[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[15]_i_5 
       (.I0(add_ln28_63_reg_4435[12]),
        .I1(add_ln28_61_reg_4372[12]),
        .O(\add_ln28_64_reg_4457[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_64_reg_4457[19]_i_3 
       (.I0(add_ln28_63_reg_4435[18]),
        .O(\add_ln28_64_reg_4457[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[19]_i_4 
       (.I0(add_ln28_63_reg_4435[18]),
        .I1(add_ln28_61_reg_4372[18]),
        .O(\add_ln28_64_reg_4457[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[19]_i_5 
       (.I0(add_ln28_63_reg_4435[17]),
        .I1(add_ln28_61_reg_4372[17]),
        .O(\add_ln28_64_reg_4457[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[19]_i_6 
       (.I0(add_ln28_63_reg_4435[16]),
        .I1(add_ln28_61_reg_4372[16]),
        .O(\add_ln28_64_reg_4457[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[3]_i_2 
       (.I0(add_ln28_63_reg_4435[3]),
        .I1(add_ln28_61_reg_4372[3]),
        .O(\add_ln28_64_reg_4457[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[3]_i_3 
       (.I0(add_ln28_63_reg_4435[2]),
        .I1(add_ln28_61_reg_4372[2]),
        .O(\add_ln28_64_reg_4457[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[3]_i_4 
       (.I0(add_ln28_63_reg_4435[1]),
        .I1(add_ln28_61_reg_4372[1]),
        .O(\add_ln28_64_reg_4457[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[3]_i_5 
       (.I0(add_ln28_63_reg_4435[0]),
        .I1(add_ln28_61_reg_4372[0]),
        .O(\add_ln28_64_reg_4457[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[7]_i_2 
       (.I0(add_ln28_63_reg_4435[7]),
        .I1(add_ln28_61_reg_4372[7]),
        .O(\add_ln28_64_reg_4457[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[7]_i_3 
       (.I0(add_ln28_63_reg_4435[6]),
        .I1(add_ln28_61_reg_4372[6]),
        .O(\add_ln28_64_reg_4457[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[7]_i_4 
       (.I0(add_ln28_63_reg_4435[5]),
        .I1(add_ln28_61_reg_4372[5]),
        .O(\add_ln28_64_reg_4457[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_64_reg_4457[7]_i_5 
       (.I0(add_ln28_63_reg_4435[4]),
        .I1(add_ln28_61_reg_4372[4]),
        .O(\add_ln28_64_reg_4457[7]_i_5_n_0 ));
  FDRE \add_ln28_64_reg_4457_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[0]),
        .Q(add_ln28_64_reg_4457[0]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[10]),
        .Q(add_ln28_64_reg_4457[10]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[11]),
        .Q(add_ln28_64_reg_4457[11]),
        .R(1'b0));
  CARRY4 \add_ln28_64_reg_4457_reg[11]_i_1 
       (.CI(\add_ln28_64_reg_4457_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_64_reg_4457_reg[11]_i_1_n_0 ,\add_ln28_64_reg_4457_reg[11]_i_1_n_1 ,\add_ln28_64_reg_4457_reg[11]_i_1_n_2 ,\add_ln28_64_reg_4457_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_63_reg_4435[11:8]),
        .O(add_ln28_64_fu_1898_p2[11:8]),
        .S({\add_ln28_64_reg_4457[11]_i_2_n_0 ,\add_ln28_64_reg_4457[11]_i_3_n_0 ,\add_ln28_64_reg_4457[11]_i_4_n_0 ,\add_ln28_64_reg_4457[11]_i_5_n_0 }));
  FDRE \add_ln28_64_reg_4457_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[12]),
        .Q(add_ln28_64_reg_4457[12]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[13]),
        .Q(add_ln28_64_reg_4457[13]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[14]),
        .Q(add_ln28_64_reg_4457[14]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[15]),
        .Q(add_ln28_64_reg_4457[15]),
        .R(1'b0));
  CARRY4 \add_ln28_64_reg_4457_reg[15]_i_1 
       (.CI(\add_ln28_64_reg_4457_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_64_reg_4457_reg[15]_i_1_n_0 ,\add_ln28_64_reg_4457_reg[15]_i_1_n_1 ,\add_ln28_64_reg_4457_reg[15]_i_1_n_2 ,\add_ln28_64_reg_4457_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_63_reg_4435[15:12]),
        .O(add_ln28_64_fu_1898_p2[15:12]),
        .S({\add_ln28_64_reg_4457[15]_i_2_n_0 ,\add_ln28_64_reg_4457[15]_i_3_n_0 ,\add_ln28_64_reg_4457[15]_i_4_n_0 ,\add_ln28_64_reg_4457[15]_i_5_n_0 }));
  FDRE \add_ln28_64_reg_4457_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[16]),
        .Q(add_ln28_64_reg_4457[16]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[17]),
        .Q(add_ln28_64_reg_4457[17]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[18]),
        .Q(add_ln28_64_reg_4457[18]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[19]),
        .Q(add_ln28_64_reg_4457[19]),
        .R(1'b0));
  CARRY4 \add_ln28_64_reg_4457_reg[19]_i_2 
       (.CI(\add_ln28_64_reg_4457_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_64_reg_4457_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_64_reg_4457_reg[19]_i_2_n_1 ,\add_ln28_64_reg_4457_reg[19]_i_2_n_2 ,\add_ln28_64_reg_4457_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_64_reg_4457[19]_i_3_n_0 ,add_ln28_63_reg_4435[17:16]}),
        .O(add_ln28_64_fu_1898_p2[19:16]),
        .S({1'b1,\add_ln28_64_reg_4457[19]_i_4_n_0 ,\add_ln28_64_reg_4457[19]_i_5_n_0 ,\add_ln28_64_reg_4457[19]_i_6_n_0 }));
  FDRE \add_ln28_64_reg_4457_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[1]),
        .Q(add_ln28_64_reg_4457[1]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[2]),
        .Q(add_ln28_64_reg_4457[2]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[3]),
        .Q(add_ln28_64_reg_4457[3]),
        .R(1'b0));
  CARRY4 \add_ln28_64_reg_4457_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_64_reg_4457_reg[3]_i_1_n_0 ,\add_ln28_64_reg_4457_reg[3]_i_1_n_1 ,\add_ln28_64_reg_4457_reg[3]_i_1_n_2 ,\add_ln28_64_reg_4457_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_63_reg_4435[3:0]),
        .O(add_ln28_64_fu_1898_p2[3:0]),
        .S({\add_ln28_64_reg_4457[3]_i_2_n_0 ,\add_ln28_64_reg_4457[3]_i_3_n_0 ,\add_ln28_64_reg_4457[3]_i_4_n_0 ,\add_ln28_64_reg_4457[3]_i_5_n_0 }));
  FDRE \add_ln28_64_reg_4457_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[4]),
        .Q(add_ln28_64_reg_4457[4]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[5]),
        .Q(add_ln28_64_reg_4457[5]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[6]),
        .Q(add_ln28_64_reg_4457[6]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[7]),
        .Q(add_ln28_64_reg_4457[7]),
        .R(1'b0));
  CARRY4 \add_ln28_64_reg_4457_reg[7]_i_1 
       (.CI(\add_ln28_64_reg_4457_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_64_reg_4457_reg[7]_i_1_n_0 ,\add_ln28_64_reg_4457_reg[7]_i_1_n_1 ,\add_ln28_64_reg_4457_reg[7]_i_1_n_2 ,\add_ln28_64_reg_4457_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_63_reg_4435[7:4]),
        .O(add_ln28_64_fu_1898_p2[7:4]),
        .S({\add_ln28_64_reg_4457[7]_i_2_n_0 ,\add_ln28_64_reg_4457[7]_i_3_n_0 ,\add_ln28_64_reg_4457[7]_i_4_n_0 ,\add_ln28_64_reg_4457[7]_i_5_n_0 }));
  FDRE \add_ln28_64_reg_4457_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[8]),
        .Q(add_ln28_64_reg_4457[8]),
        .R(1'b0));
  FDRE \add_ln28_64_reg_4457_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage75_11001),
        .D(add_ln28_64_fu_1898_p2[9]),
        .Q(add_ln28_64_reg_4457[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_65_reg_4462[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage75),
        .O(add_ln28_65_reg_44620));
  FDRE \add_ln28_65_reg_4462_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_17),
        .Q(add_ln28_65_reg_4462[0]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_7),
        .Q(add_ln28_65_reg_4462[10]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_6),
        .Q(add_ln28_65_reg_4462[11]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_5),
        .Q(add_ln28_65_reg_4462[12]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_4),
        .Q(add_ln28_65_reg_4462[13]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_3),
        .Q(add_ln28_65_reg_4462[14]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_2),
        .Q(add_ln28_65_reg_4462[15]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_1),
        .Q(add_ln28_65_reg_4462[16]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_0),
        .Q(add_ln28_65_reg_4462[17]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_16),
        .Q(add_ln28_65_reg_4462[1]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_15),
        .Q(add_ln28_65_reg_4462[2]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_14),
        .Q(add_ln28_65_reg_4462[3]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_13),
        .Q(add_ln28_65_reg_4462[4]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_12),
        .Q(add_ln28_65_reg_4462[5]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_11),
        .Q(add_ln28_65_reg_4462[6]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_10),
        .Q(add_ln28_65_reg_4462[7]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_9),
        .Q(add_ln28_65_reg_4462[8]),
        .R(1'b0));
  FDRE \add_ln28_65_reg_4462_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_65_reg_44620),
        .D(mac_muladd_9s_9s_18s_18_4_1_U82_n_8),
        .Q(add_ln28_65_reg_4462[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_66_reg_4504[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage78),
        .O(add_ln28_66_reg_45040));
  FDRE \add_ln28_66_reg_4504_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_19),
        .Q(add_ln28_66_reg_4504[0]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_9),
        .Q(add_ln28_66_reg_4504[10]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_8),
        .Q(add_ln28_66_reg_4504[11]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_7),
        .Q(add_ln28_66_reg_4504[12]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_6),
        .Q(add_ln28_66_reg_4504[13]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_5),
        .Q(add_ln28_66_reg_4504[14]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_4),
        .Q(add_ln28_66_reg_4504[15]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_3),
        .Q(add_ln28_66_reg_4504[16]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_2),
        .Q(add_ln28_66_reg_4504[17]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_1),
        .Q(add_ln28_66_reg_4504[18]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_18),
        .Q(add_ln28_66_reg_4504[1]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_17),
        .Q(add_ln28_66_reg_4504[2]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_16),
        .Q(add_ln28_66_reg_4504[3]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_15),
        .Q(add_ln28_66_reg_4504[4]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_14),
        .Q(add_ln28_66_reg_4504[5]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_13),
        .Q(add_ln28_66_reg_4504[6]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_12),
        .Q(add_ln28_66_reg_4504[7]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_11),
        .Q(add_ln28_66_reg_4504[8]),
        .R(1'b0));
  FDRE \add_ln28_66_reg_4504_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_66_reg_45040),
        .D(mac_muladd_9s_9s_18s_19_4_1_U84_n_10),
        .Q(add_ln28_66_reg_4504[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_67_reg_4488[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage77),
        .O(add_ln28_67_reg_44880));
  FDRE \add_ln28_67_reg_4488_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_17),
        .Q(add_ln28_67_reg_4488[0]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_7),
        .Q(add_ln28_67_reg_4488[10]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_6),
        .Q(add_ln28_67_reg_4488[11]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_5),
        .Q(add_ln28_67_reg_4488[12]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_4),
        .Q(add_ln28_67_reg_4488[13]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_3),
        .Q(add_ln28_67_reg_4488[14]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_2),
        .Q(add_ln28_67_reg_4488[15]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_1),
        .Q(add_ln28_67_reg_4488[16]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_0),
        .Q(add_ln28_67_reg_4488[17]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_16),
        .Q(add_ln28_67_reg_4488[1]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_15),
        .Q(add_ln28_67_reg_4488[2]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_14),
        .Q(add_ln28_67_reg_4488[3]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_13),
        .Q(add_ln28_67_reg_4488[4]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_12),
        .Q(add_ln28_67_reg_4488[5]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_11),
        .Q(add_ln28_67_reg_4488[6]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_10),
        .Q(add_ln28_67_reg_4488[7]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_9),
        .Q(add_ln28_67_reg_4488[8]),
        .R(1'b0));
  FDRE \add_ln28_67_reg_4488_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_67_reg_44880),
        .D(mac_muladd_9s_9s_18s_18_4_1_U83_n_8),
        .Q(add_ln28_67_reg_4488[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_68_reg_4520[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage79),
        .O(add_ln28_68_reg_45200));
  FDRE \add_ln28_68_reg_4520_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_17),
        .Q(add_ln28_68_reg_4520[0]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_7),
        .Q(add_ln28_68_reg_4520[10]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_6),
        .Q(add_ln28_68_reg_4520[11]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_5),
        .Q(add_ln28_68_reg_4520[12]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_4),
        .Q(add_ln28_68_reg_4520[13]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_3),
        .Q(add_ln28_68_reg_4520[14]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_2),
        .Q(add_ln28_68_reg_4520[15]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_1),
        .Q(add_ln28_68_reg_4520[16]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_0),
        .Q(add_ln28_68_reg_4520[17]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_16),
        .Q(add_ln28_68_reg_4520[1]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_15),
        .Q(add_ln28_68_reg_4520[2]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_14),
        .Q(add_ln28_68_reg_4520[3]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_13),
        .Q(add_ln28_68_reg_4520[4]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_12),
        .Q(add_ln28_68_reg_4520[5]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_11),
        .Q(add_ln28_68_reg_4520[6]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_10),
        .Q(add_ln28_68_reg_4520[7]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_9),
        .Q(add_ln28_68_reg_4520[8]),
        .R(1'b0));
  FDRE \add_ln28_68_reg_4520_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_68_reg_45200),
        .D(mac_muladd_9s_9s_18s_18_4_1_U85_n_8),
        .Q(add_ln28_68_reg_4520[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[11]_i_2 
       (.I0(add_ln28_68_reg_4520[11]),
        .I1(add_ln28_67_reg_4488[11]),
        .O(\add_ln28_69_reg_4535[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[11]_i_3 
       (.I0(add_ln28_68_reg_4520[10]),
        .I1(add_ln28_67_reg_4488[10]),
        .O(\add_ln28_69_reg_4535[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[11]_i_4 
       (.I0(add_ln28_68_reg_4520[9]),
        .I1(add_ln28_67_reg_4488[9]),
        .O(\add_ln28_69_reg_4535[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[11]_i_5 
       (.I0(add_ln28_68_reg_4520[8]),
        .I1(add_ln28_67_reg_4488[8]),
        .O(\add_ln28_69_reg_4535[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[15]_i_2 
       (.I0(add_ln28_68_reg_4520[15]),
        .I1(add_ln28_67_reg_4488[15]),
        .O(\add_ln28_69_reg_4535[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[15]_i_3 
       (.I0(add_ln28_68_reg_4520[14]),
        .I1(add_ln28_67_reg_4488[14]),
        .O(\add_ln28_69_reg_4535[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[15]_i_4 
       (.I0(add_ln28_68_reg_4520[13]),
        .I1(add_ln28_67_reg_4488[13]),
        .O(\add_ln28_69_reg_4535[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[15]_i_5 
       (.I0(add_ln28_68_reg_4520[12]),
        .I1(add_ln28_67_reg_4488[12]),
        .O(\add_ln28_69_reg_4535[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_69_reg_4535[18]_i_3 
       (.I0(add_ln28_68_reg_4520[17]),
        .O(\add_ln28_69_reg_4535[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[18]_i_4 
       (.I0(add_ln28_68_reg_4520[17]),
        .I1(add_ln28_67_reg_4488[17]),
        .O(\add_ln28_69_reg_4535[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[18]_i_5 
       (.I0(add_ln28_68_reg_4520[16]),
        .I1(add_ln28_67_reg_4488[16]),
        .O(\add_ln28_69_reg_4535[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[3]_i_2 
       (.I0(add_ln28_68_reg_4520[3]),
        .I1(add_ln28_67_reg_4488[3]),
        .O(\add_ln28_69_reg_4535[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[3]_i_3 
       (.I0(add_ln28_68_reg_4520[2]),
        .I1(add_ln28_67_reg_4488[2]),
        .O(\add_ln28_69_reg_4535[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[3]_i_4 
       (.I0(add_ln28_68_reg_4520[1]),
        .I1(add_ln28_67_reg_4488[1]),
        .O(\add_ln28_69_reg_4535[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[3]_i_5 
       (.I0(add_ln28_68_reg_4520[0]),
        .I1(add_ln28_67_reg_4488[0]),
        .O(\add_ln28_69_reg_4535[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[7]_i_2 
       (.I0(add_ln28_68_reg_4520[7]),
        .I1(add_ln28_67_reg_4488[7]),
        .O(\add_ln28_69_reg_4535[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[7]_i_3 
       (.I0(add_ln28_68_reg_4520[6]),
        .I1(add_ln28_67_reg_4488[6]),
        .O(\add_ln28_69_reg_4535[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[7]_i_4 
       (.I0(add_ln28_68_reg_4520[5]),
        .I1(add_ln28_67_reg_4488[5]),
        .O(\add_ln28_69_reg_4535[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_69_reg_4535[7]_i_5 
       (.I0(add_ln28_68_reg_4520[4]),
        .I1(add_ln28_67_reg_4488[4]),
        .O(\add_ln28_69_reg_4535[7]_i_5_n_0 ));
  FDRE \add_ln28_69_reg_4535_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[0]),
        .Q(add_ln28_69_reg_4535[0]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[10]),
        .Q(add_ln28_69_reg_4535[10]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[11]),
        .Q(add_ln28_69_reg_4535[11]),
        .R(1'b0));
  CARRY4 \add_ln28_69_reg_4535_reg[11]_i_1 
       (.CI(\add_ln28_69_reg_4535_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_69_reg_4535_reg[11]_i_1_n_0 ,\add_ln28_69_reg_4535_reg[11]_i_1_n_1 ,\add_ln28_69_reg_4535_reg[11]_i_1_n_2 ,\add_ln28_69_reg_4535_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_68_reg_4520[11:8]),
        .O(add_ln28_69_fu_1984_p2[11:8]),
        .S({\add_ln28_69_reg_4535[11]_i_2_n_0 ,\add_ln28_69_reg_4535[11]_i_3_n_0 ,\add_ln28_69_reg_4535[11]_i_4_n_0 ,\add_ln28_69_reg_4535[11]_i_5_n_0 }));
  FDRE \add_ln28_69_reg_4535_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[12]),
        .Q(add_ln28_69_reg_4535[12]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[13]),
        .Q(add_ln28_69_reg_4535[13]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[14]),
        .Q(add_ln28_69_reg_4535[14]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[15]),
        .Q(add_ln28_69_reg_4535[15]),
        .R(1'b0));
  CARRY4 \add_ln28_69_reg_4535_reg[15]_i_1 
       (.CI(\add_ln28_69_reg_4535_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_69_reg_4535_reg[15]_i_1_n_0 ,\add_ln28_69_reg_4535_reg[15]_i_1_n_1 ,\add_ln28_69_reg_4535_reg[15]_i_1_n_2 ,\add_ln28_69_reg_4535_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_68_reg_4520[15:12]),
        .O(add_ln28_69_fu_1984_p2[15:12]),
        .S({\add_ln28_69_reg_4535[15]_i_2_n_0 ,\add_ln28_69_reg_4535[15]_i_3_n_0 ,\add_ln28_69_reg_4535[15]_i_4_n_0 ,\add_ln28_69_reg_4535[15]_i_5_n_0 }));
  FDRE \add_ln28_69_reg_4535_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[16]),
        .Q(add_ln28_69_reg_4535[16]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[17]),
        .Q(add_ln28_69_reg_4535[17]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[18]),
        .Q(add_ln28_69_reg_4535[18]),
        .R(1'b0));
  CARRY4 \add_ln28_69_reg_4535_reg[18]_i_2 
       (.CI(\add_ln28_69_reg_4535_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_69_reg_4535_reg[18]_i_2_CO_UNCONNECTED [3:2],\add_ln28_69_reg_4535_reg[18]_i_2_n_2 ,\add_ln28_69_reg_4535_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_69_reg_4535[18]_i_3_n_0 ,add_ln28_68_reg_4520[16]}),
        .O({\NLW_add_ln28_69_reg_4535_reg[18]_i_2_O_UNCONNECTED [3],add_ln28_69_fu_1984_p2[18:16]}),
        .S({1'b0,1'b1,\add_ln28_69_reg_4535[18]_i_4_n_0 ,\add_ln28_69_reg_4535[18]_i_5_n_0 }));
  FDRE \add_ln28_69_reg_4535_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[1]),
        .Q(add_ln28_69_reg_4535[1]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[2]),
        .Q(add_ln28_69_reg_4535[2]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[3]),
        .Q(add_ln28_69_reg_4535[3]),
        .R(1'b0));
  CARRY4 \add_ln28_69_reg_4535_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_69_reg_4535_reg[3]_i_1_n_0 ,\add_ln28_69_reg_4535_reg[3]_i_1_n_1 ,\add_ln28_69_reg_4535_reg[3]_i_1_n_2 ,\add_ln28_69_reg_4535_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_68_reg_4520[3:0]),
        .O(add_ln28_69_fu_1984_p2[3:0]),
        .S({\add_ln28_69_reg_4535[3]_i_2_n_0 ,\add_ln28_69_reg_4535[3]_i_3_n_0 ,\add_ln28_69_reg_4535[3]_i_4_n_0 ,\add_ln28_69_reg_4535[3]_i_5_n_0 }));
  FDRE \add_ln28_69_reg_4535_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[4]),
        .Q(add_ln28_69_reg_4535[4]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[5]),
        .Q(add_ln28_69_reg_4535[5]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[6]),
        .Q(add_ln28_69_reg_4535[6]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[7]),
        .Q(add_ln28_69_reg_4535[7]),
        .R(1'b0));
  CARRY4 \add_ln28_69_reg_4535_reg[7]_i_1 
       (.CI(\add_ln28_69_reg_4535_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_69_reg_4535_reg[7]_i_1_n_0 ,\add_ln28_69_reg_4535_reg[7]_i_1_n_1 ,\add_ln28_69_reg_4535_reg[7]_i_1_n_2 ,\add_ln28_69_reg_4535_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_68_reg_4520[7:4]),
        .O(add_ln28_69_fu_1984_p2[7:4]),
        .S({\add_ln28_69_reg_4535[7]_i_2_n_0 ,\add_ln28_69_reg_4535[7]_i_3_n_0 ,\add_ln28_69_reg_4535[7]_i_4_n_0 ,\add_ln28_69_reg_4535[7]_i_5_n_0 }));
  FDRE \add_ln28_69_reg_4535_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[8]),
        .Q(add_ln28_69_reg_4535[8]),
        .R(1'b0));
  FDRE \add_ln28_69_reg_4535_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage80_11001),
        .D(add_ln28_69_fu_1984_p2[9]),
        .Q(add_ln28_69_reg_4535[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_6_reg_3301[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .O(add_ln28_6_reg_33010));
  FDRE \add_ln28_6_reg_3301_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_18),
        .Q(add_ln28_6_reg_3301[0]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_8),
        .Q(add_ln28_6_reg_3301[10]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_7),
        .Q(add_ln28_6_reg_3301[11]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_6),
        .Q(add_ln28_6_reg_3301[12]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_5),
        .Q(add_ln28_6_reg_3301[13]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_4),
        .Q(add_ln28_6_reg_3301[14]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_3),
        .Q(add_ln28_6_reg_3301[15]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_2),
        .Q(add_ln28_6_reg_3301[16]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_1),
        .Q(add_ln28_6_reg_3301[17]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_0),
        .Q(add_ln28_6_reg_3301[18]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_17),
        .Q(add_ln28_6_reg_3301[1]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_16),
        .Q(add_ln28_6_reg_3301[2]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_15),
        .Q(add_ln28_6_reg_3301[3]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_14),
        .Q(add_ln28_6_reg_3301[4]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_13),
        .Q(add_ln28_6_reg_3301[5]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_12),
        .Q(add_ln28_6_reg_3301[6]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_11),
        .Q(add_ln28_6_reg_3301[7]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_10),
        .Q(add_ln28_6_reg_3301[8]),
        .R(1'b0));
  FDRE \add_ln28_6_reg_3301_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_6_reg_33010),
        .D(mac_muladd_9s_9s_18s_19_4_1_U43_n_9),
        .Q(add_ln28_6_reg_3301[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[11]_i_2 
       (.I0(add_ln28_69_reg_4535[11]),
        .I1(add_ln28_66_reg_4504[11]),
        .O(\add_ln28_70_reg_4557[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[11]_i_3 
       (.I0(add_ln28_69_reg_4535[10]),
        .I1(add_ln28_66_reg_4504[10]),
        .O(\add_ln28_70_reg_4557[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[11]_i_4 
       (.I0(add_ln28_69_reg_4535[9]),
        .I1(add_ln28_66_reg_4504[9]),
        .O(\add_ln28_70_reg_4557[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[11]_i_5 
       (.I0(add_ln28_69_reg_4535[8]),
        .I1(add_ln28_66_reg_4504[8]),
        .O(\add_ln28_70_reg_4557[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[15]_i_2 
       (.I0(add_ln28_69_reg_4535[15]),
        .I1(add_ln28_66_reg_4504[15]),
        .O(\add_ln28_70_reg_4557[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[15]_i_3 
       (.I0(add_ln28_69_reg_4535[14]),
        .I1(add_ln28_66_reg_4504[14]),
        .O(\add_ln28_70_reg_4557[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[15]_i_4 
       (.I0(add_ln28_69_reg_4535[13]),
        .I1(add_ln28_66_reg_4504[13]),
        .O(\add_ln28_70_reg_4557[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[15]_i_5 
       (.I0(add_ln28_69_reg_4535[12]),
        .I1(add_ln28_66_reg_4504[12]),
        .O(\add_ln28_70_reg_4557[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_70_reg_4557[19]_i_3 
       (.I0(add_ln28_69_reg_4535[18]),
        .O(\add_ln28_70_reg_4557[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[19]_i_4 
       (.I0(add_ln28_69_reg_4535[18]),
        .I1(add_ln28_66_reg_4504[18]),
        .O(\add_ln28_70_reg_4557[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[19]_i_5 
       (.I0(add_ln28_69_reg_4535[17]),
        .I1(add_ln28_66_reg_4504[17]),
        .O(\add_ln28_70_reg_4557[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[19]_i_6 
       (.I0(add_ln28_69_reg_4535[16]),
        .I1(add_ln28_66_reg_4504[16]),
        .O(\add_ln28_70_reg_4557[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[3]_i_2 
       (.I0(add_ln28_69_reg_4535[3]),
        .I1(add_ln28_66_reg_4504[3]),
        .O(\add_ln28_70_reg_4557[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[3]_i_3 
       (.I0(add_ln28_69_reg_4535[2]),
        .I1(add_ln28_66_reg_4504[2]),
        .O(\add_ln28_70_reg_4557[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[3]_i_4 
       (.I0(add_ln28_69_reg_4535[1]),
        .I1(add_ln28_66_reg_4504[1]),
        .O(\add_ln28_70_reg_4557[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[3]_i_5 
       (.I0(add_ln28_69_reg_4535[0]),
        .I1(add_ln28_66_reg_4504[0]),
        .O(\add_ln28_70_reg_4557[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[7]_i_2 
       (.I0(add_ln28_69_reg_4535[7]),
        .I1(add_ln28_66_reg_4504[7]),
        .O(\add_ln28_70_reg_4557[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[7]_i_3 
       (.I0(add_ln28_69_reg_4535[6]),
        .I1(add_ln28_66_reg_4504[6]),
        .O(\add_ln28_70_reg_4557[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[7]_i_4 
       (.I0(add_ln28_69_reg_4535[5]),
        .I1(add_ln28_66_reg_4504[5]),
        .O(\add_ln28_70_reg_4557[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_70_reg_4557[7]_i_5 
       (.I0(add_ln28_69_reg_4535[4]),
        .I1(add_ln28_66_reg_4504[4]),
        .O(\add_ln28_70_reg_4557[7]_i_5_n_0 ));
  FDRE \add_ln28_70_reg_4557_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[0]),
        .Q(add_ln28_70_reg_4557[0]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[10]),
        .Q(add_ln28_70_reg_4557[10]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[11]),
        .Q(add_ln28_70_reg_4557[11]),
        .R(1'b0));
  CARRY4 \add_ln28_70_reg_4557_reg[11]_i_1 
       (.CI(\add_ln28_70_reg_4557_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_70_reg_4557_reg[11]_i_1_n_0 ,\add_ln28_70_reg_4557_reg[11]_i_1_n_1 ,\add_ln28_70_reg_4557_reg[11]_i_1_n_2 ,\add_ln28_70_reg_4557_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_69_reg_4535[11:8]),
        .O(add_ln28_70_fu_2022_p2[11:8]),
        .S({\add_ln28_70_reg_4557[11]_i_2_n_0 ,\add_ln28_70_reg_4557[11]_i_3_n_0 ,\add_ln28_70_reg_4557[11]_i_4_n_0 ,\add_ln28_70_reg_4557[11]_i_5_n_0 }));
  FDRE \add_ln28_70_reg_4557_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[12]),
        .Q(add_ln28_70_reg_4557[12]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[13]),
        .Q(add_ln28_70_reg_4557[13]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[14]),
        .Q(add_ln28_70_reg_4557[14]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[15]),
        .Q(add_ln28_70_reg_4557[15]),
        .R(1'b0));
  CARRY4 \add_ln28_70_reg_4557_reg[15]_i_1 
       (.CI(\add_ln28_70_reg_4557_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_70_reg_4557_reg[15]_i_1_n_0 ,\add_ln28_70_reg_4557_reg[15]_i_1_n_1 ,\add_ln28_70_reg_4557_reg[15]_i_1_n_2 ,\add_ln28_70_reg_4557_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_69_reg_4535[15:12]),
        .O(add_ln28_70_fu_2022_p2[15:12]),
        .S({\add_ln28_70_reg_4557[15]_i_2_n_0 ,\add_ln28_70_reg_4557[15]_i_3_n_0 ,\add_ln28_70_reg_4557[15]_i_4_n_0 ,\add_ln28_70_reg_4557[15]_i_5_n_0 }));
  FDRE \add_ln28_70_reg_4557_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[16]),
        .Q(add_ln28_70_reg_4557[16]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[17]),
        .Q(add_ln28_70_reg_4557[17]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[18]),
        .Q(add_ln28_70_reg_4557[18]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[19]),
        .Q(add_ln28_70_reg_4557[19]),
        .R(1'b0));
  CARRY4 \add_ln28_70_reg_4557_reg[19]_i_2 
       (.CI(\add_ln28_70_reg_4557_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_70_reg_4557_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_70_reg_4557_reg[19]_i_2_n_1 ,\add_ln28_70_reg_4557_reg[19]_i_2_n_2 ,\add_ln28_70_reg_4557_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_70_reg_4557[19]_i_3_n_0 ,add_ln28_69_reg_4535[17:16]}),
        .O(add_ln28_70_fu_2022_p2[19:16]),
        .S({1'b1,\add_ln28_70_reg_4557[19]_i_4_n_0 ,\add_ln28_70_reg_4557[19]_i_5_n_0 ,\add_ln28_70_reg_4557[19]_i_6_n_0 }));
  FDRE \add_ln28_70_reg_4557_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[1]),
        .Q(add_ln28_70_reg_4557[1]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[2]),
        .Q(add_ln28_70_reg_4557[2]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[3]),
        .Q(add_ln28_70_reg_4557[3]),
        .R(1'b0));
  CARRY4 \add_ln28_70_reg_4557_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_70_reg_4557_reg[3]_i_1_n_0 ,\add_ln28_70_reg_4557_reg[3]_i_1_n_1 ,\add_ln28_70_reg_4557_reg[3]_i_1_n_2 ,\add_ln28_70_reg_4557_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_69_reg_4535[3:0]),
        .O(add_ln28_70_fu_2022_p2[3:0]),
        .S({\add_ln28_70_reg_4557[3]_i_2_n_0 ,\add_ln28_70_reg_4557[3]_i_3_n_0 ,\add_ln28_70_reg_4557[3]_i_4_n_0 ,\add_ln28_70_reg_4557[3]_i_5_n_0 }));
  FDRE \add_ln28_70_reg_4557_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[4]),
        .Q(add_ln28_70_reg_4557[4]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[5]),
        .Q(add_ln28_70_reg_4557[5]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[6]),
        .Q(add_ln28_70_reg_4557[6]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[7]),
        .Q(add_ln28_70_reg_4557[7]),
        .R(1'b0));
  CARRY4 \add_ln28_70_reg_4557_reg[7]_i_1 
       (.CI(\add_ln28_70_reg_4557_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_70_reg_4557_reg[7]_i_1_n_0 ,\add_ln28_70_reg_4557_reg[7]_i_1_n_1 ,\add_ln28_70_reg_4557_reg[7]_i_1_n_2 ,\add_ln28_70_reg_4557_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_69_reg_4535[7:4]),
        .O(add_ln28_70_fu_2022_p2[7:4]),
        .S({\add_ln28_70_reg_4557[7]_i_2_n_0 ,\add_ln28_70_reg_4557[7]_i_3_n_0 ,\add_ln28_70_reg_4557[7]_i_4_n_0 ,\add_ln28_70_reg_4557[7]_i_5_n_0 }));
  FDRE \add_ln28_70_reg_4557_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[8]),
        .Q(add_ln28_70_reg_4557[8]),
        .R(1'b0));
  FDRE \add_ln28_70_reg_4557_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage81_11001),
        .D(add_ln28_70_fu_2022_p2[9]),
        .Q(add_ln28_70_reg_4557[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[11]_i_2 
       (.I0(add_ln28_70_reg_4557[11]),
        .I1(add_ln28_64_reg_4457[11]),
        .O(\add_ln28_71_reg_4573[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[11]_i_3 
       (.I0(add_ln28_70_reg_4557[10]),
        .I1(add_ln28_64_reg_4457[10]),
        .O(\add_ln28_71_reg_4573[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[11]_i_4 
       (.I0(add_ln28_70_reg_4557[9]),
        .I1(add_ln28_64_reg_4457[9]),
        .O(\add_ln28_71_reg_4573[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[11]_i_5 
       (.I0(add_ln28_70_reg_4557[8]),
        .I1(add_ln28_64_reg_4457[8]),
        .O(\add_ln28_71_reg_4573[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[15]_i_2 
       (.I0(add_ln28_70_reg_4557[15]),
        .I1(add_ln28_64_reg_4457[15]),
        .O(\add_ln28_71_reg_4573[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[15]_i_3 
       (.I0(add_ln28_70_reg_4557[14]),
        .I1(add_ln28_64_reg_4457[14]),
        .O(\add_ln28_71_reg_4573[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[15]_i_4 
       (.I0(add_ln28_70_reg_4557[13]),
        .I1(add_ln28_64_reg_4457[13]),
        .O(\add_ln28_71_reg_4573[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[15]_i_5 
       (.I0(add_ln28_70_reg_4557[12]),
        .I1(add_ln28_64_reg_4457[12]),
        .O(\add_ln28_71_reg_4573[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_71_reg_4573[19]_i_2 
       (.I0(add_ln28_70_reg_4557[19]),
        .O(\add_ln28_71_reg_4573[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[19]_i_3 
       (.I0(add_ln28_70_reg_4557[19]),
        .I1(add_ln28_64_reg_4457[19]),
        .O(\add_ln28_71_reg_4573[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[19]_i_4 
       (.I0(add_ln28_70_reg_4557[18]),
        .I1(add_ln28_64_reg_4457[18]),
        .O(\add_ln28_71_reg_4573[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[19]_i_5 
       (.I0(add_ln28_70_reg_4557[17]),
        .I1(add_ln28_64_reg_4457[17]),
        .O(\add_ln28_71_reg_4573[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[19]_i_6 
       (.I0(add_ln28_70_reg_4557[16]),
        .I1(add_ln28_64_reg_4457[16]),
        .O(\add_ln28_71_reg_4573[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_71_reg_4573[20]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage82),
        .O(ap_block_pp0_stage82_11001));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[3]_i_2 
       (.I0(add_ln28_70_reg_4557[3]),
        .I1(add_ln28_64_reg_4457[3]),
        .O(\add_ln28_71_reg_4573[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[3]_i_3 
       (.I0(add_ln28_70_reg_4557[2]),
        .I1(add_ln28_64_reg_4457[2]),
        .O(\add_ln28_71_reg_4573[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[3]_i_4 
       (.I0(add_ln28_70_reg_4557[1]),
        .I1(add_ln28_64_reg_4457[1]),
        .O(\add_ln28_71_reg_4573[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[3]_i_5 
       (.I0(add_ln28_70_reg_4557[0]),
        .I1(add_ln28_64_reg_4457[0]),
        .O(\add_ln28_71_reg_4573[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[7]_i_2 
       (.I0(add_ln28_70_reg_4557[7]),
        .I1(add_ln28_64_reg_4457[7]),
        .O(\add_ln28_71_reg_4573[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[7]_i_3 
       (.I0(add_ln28_70_reg_4557[6]),
        .I1(add_ln28_64_reg_4457[6]),
        .O(\add_ln28_71_reg_4573[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[7]_i_4 
       (.I0(add_ln28_70_reg_4557[5]),
        .I1(add_ln28_64_reg_4457[5]),
        .O(\add_ln28_71_reg_4573[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_71_reg_4573[7]_i_5 
       (.I0(add_ln28_70_reg_4557[4]),
        .I1(add_ln28_64_reg_4457[4]),
        .O(\add_ln28_71_reg_4573[7]_i_5_n_0 ));
  FDRE \add_ln28_71_reg_4573_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[0]),
        .Q(add_ln28_71_reg_4573[0]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[10]),
        .Q(add_ln28_71_reg_4573[10]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[11]),
        .Q(add_ln28_71_reg_4573[11]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[11]_i_1 
       (.CI(\add_ln28_71_reg_4573_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_71_reg_4573_reg[11]_i_1_n_0 ,\add_ln28_71_reg_4573_reg[11]_i_1_n_1 ,\add_ln28_71_reg_4573_reg[11]_i_1_n_2 ,\add_ln28_71_reg_4573_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_70_reg_4557[11:8]),
        .O(add_ln28_71_fu_2037_p2[11:8]),
        .S({\add_ln28_71_reg_4573[11]_i_2_n_0 ,\add_ln28_71_reg_4573[11]_i_3_n_0 ,\add_ln28_71_reg_4573[11]_i_4_n_0 ,\add_ln28_71_reg_4573[11]_i_5_n_0 }));
  FDRE \add_ln28_71_reg_4573_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[12]),
        .Q(add_ln28_71_reg_4573[12]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[13]),
        .Q(add_ln28_71_reg_4573[13]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[14]),
        .Q(add_ln28_71_reg_4573[14]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[15]),
        .Q(add_ln28_71_reg_4573[15]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[15]_i_1 
       (.CI(\add_ln28_71_reg_4573_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_71_reg_4573_reg[15]_i_1_n_0 ,\add_ln28_71_reg_4573_reg[15]_i_1_n_1 ,\add_ln28_71_reg_4573_reg[15]_i_1_n_2 ,\add_ln28_71_reg_4573_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_70_reg_4557[15:12]),
        .O(add_ln28_71_fu_2037_p2[15:12]),
        .S({\add_ln28_71_reg_4573[15]_i_2_n_0 ,\add_ln28_71_reg_4573[15]_i_3_n_0 ,\add_ln28_71_reg_4573[15]_i_4_n_0 ,\add_ln28_71_reg_4573[15]_i_5_n_0 }));
  FDRE \add_ln28_71_reg_4573_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[16]),
        .Q(add_ln28_71_reg_4573[16]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[17]),
        .Q(add_ln28_71_reg_4573[17]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[18]),
        .Q(add_ln28_71_reg_4573[18]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[19]),
        .Q(add_ln28_71_reg_4573[19]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[19]_i_1 
       (.CI(\add_ln28_71_reg_4573_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_71_reg_4573_reg[19]_i_1_n_0 ,\add_ln28_71_reg_4573_reg[19]_i_1_n_1 ,\add_ln28_71_reg_4573_reg[19]_i_1_n_2 ,\add_ln28_71_reg_4573_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_71_reg_4573[19]_i_2_n_0 ,add_ln28_70_reg_4557[18:16]}),
        .O(add_ln28_71_fu_2037_p2[19:16]),
        .S({\add_ln28_71_reg_4573[19]_i_3_n_0 ,\add_ln28_71_reg_4573[19]_i_4_n_0 ,\add_ln28_71_reg_4573[19]_i_5_n_0 ,\add_ln28_71_reg_4573[19]_i_6_n_0 }));
  FDRE \add_ln28_71_reg_4573_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[1]),
        .Q(add_ln28_71_reg_4573[1]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[20]),
        .Q(add_ln28_71_reg_4573[20]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[20]_i_2 
       (.CI(\add_ln28_71_reg_4573_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_71_reg_4573_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_71_reg_4573_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_71_fu_2037_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_71_reg_4573_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[2]),
        .Q(add_ln28_71_reg_4573[2]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[3]),
        .Q(add_ln28_71_reg_4573[3]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_71_reg_4573_reg[3]_i_1_n_0 ,\add_ln28_71_reg_4573_reg[3]_i_1_n_1 ,\add_ln28_71_reg_4573_reg[3]_i_1_n_2 ,\add_ln28_71_reg_4573_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_70_reg_4557[3:0]),
        .O(add_ln28_71_fu_2037_p2[3:0]),
        .S({\add_ln28_71_reg_4573[3]_i_2_n_0 ,\add_ln28_71_reg_4573[3]_i_3_n_0 ,\add_ln28_71_reg_4573[3]_i_4_n_0 ,\add_ln28_71_reg_4573[3]_i_5_n_0 }));
  FDRE \add_ln28_71_reg_4573_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[4]),
        .Q(add_ln28_71_reg_4573[4]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[5]),
        .Q(add_ln28_71_reg_4573[5]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[6]),
        .Q(add_ln28_71_reg_4573[6]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[7]),
        .Q(add_ln28_71_reg_4573[7]),
        .R(1'b0));
  CARRY4 \add_ln28_71_reg_4573_reg[7]_i_1 
       (.CI(\add_ln28_71_reg_4573_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_71_reg_4573_reg[7]_i_1_n_0 ,\add_ln28_71_reg_4573_reg[7]_i_1_n_1 ,\add_ln28_71_reg_4573_reg[7]_i_1_n_2 ,\add_ln28_71_reg_4573_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_70_reg_4557[7:4]),
        .O(add_ln28_71_fu_2037_p2[7:4]),
        .S({\add_ln28_71_reg_4573[7]_i_2_n_0 ,\add_ln28_71_reg_4573[7]_i_3_n_0 ,\add_ln28_71_reg_4573[7]_i_4_n_0 ,\add_ln28_71_reg_4573[7]_i_5_n_0 }));
  FDRE \add_ln28_71_reg_4573_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[8]),
        .Q(add_ln28_71_reg_4573[8]),
        .R(1'b0));
  FDRE \add_ln28_71_reg_4573_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage82_11001),
        .D(add_ln28_71_fu_2037_p2[9]),
        .Q(add_ln28_71_reg_4573[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[11]_i_2 
       (.I0(add_ln28_71_reg_4573[11]),
        .I1(add_ln28_59_reg_4345[11]),
        .O(\add_ln28_72_reg_4593[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[11]_i_3 
       (.I0(add_ln28_71_reg_4573[10]),
        .I1(add_ln28_59_reg_4345[10]),
        .O(\add_ln28_72_reg_4593[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[11]_i_4 
       (.I0(add_ln28_71_reg_4573[9]),
        .I1(add_ln28_59_reg_4345[9]),
        .O(\add_ln28_72_reg_4593[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[11]_i_5 
       (.I0(add_ln28_71_reg_4573[8]),
        .I1(add_ln28_59_reg_4345[8]),
        .O(\add_ln28_72_reg_4593[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[15]_i_2 
       (.I0(add_ln28_71_reg_4573[15]),
        .I1(add_ln28_59_reg_4345[15]),
        .O(\add_ln28_72_reg_4593[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[15]_i_3 
       (.I0(add_ln28_71_reg_4573[14]),
        .I1(add_ln28_59_reg_4345[14]),
        .O(\add_ln28_72_reg_4593[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[15]_i_4 
       (.I0(add_ln28_71_reg_4573[13]),
        .I1(add_ln28_59_reg_4345[13]),
        .O(\add_ln28_72_reg_4593[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[15]_i_5 
       (.I0(add_ln28_71_reg_4573[12]),
        .I1(add_ln28_59_reg_4345[12]),
        .O(\add_ln28_72_reg_4593[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[19]_i_2 
       (.I0(add_ln28_71_reg_4573[19]),
        .I1(add_ln28_59_reg_4345[19]),
        .O(\add_ln28_72_reg_4593[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[19]_i_3 
       (.I0(add_ln28_71_reg_4573[18]),
        .I1(add_ln28_59_reg_4345[18]),
        .O(\add_ln28_72_reg_4593[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[19]_i_4 
       (.I0(add_ln28_71_reg_4573[17]),
        .I1(add_ln28_59_reg_4345[17]),
        .O(\add_ln28_72_reg_4593[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[19]_i_5 
       (.I0(add_ln28_71_reg_4573[16]),
        .I1(add_ln28_59_reg_4345[16]),
        .O(\add_ln28_72_reg_4593[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_72_reg_4593[21]_i_3 
       (.I0(add_ln28_71_reg_4573[20]),
        .O(\add_ln28_72_reg_4593[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[21]_i_4 
       (.I0(add_ln28_71_reg_4573[20]),
        .I1(add_ln28_59_reg_4345[20]),
        .O(\add_ln28_72_reg_4593[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[3]_i_2 
       (.I0(add_ln28_71_reg_4573[3]),
        .I1(add_ln28_59_reg_4345[3]),
        .O(\add_ln28_72_reg_4593[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[3]_i_3 
       (.I0(add_ln28_71_reg_4573[2]),
        .I1(add_ln28_59_reg_4345[2]),
        .O(\add_ln28_72_reg_4593[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[3]_i_4 
       (.I0(add_ln28_71_reg_4573[1]),
        .I1(add_ln28_59_reg_4345[1]),
        .O(\add_ln28_72_reg_4593[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[3]_i_5 
       (.I0(add_ln28_71_reg_4573[0]),
        .I1(add_ln28_59_reg_4345[0]),
        .O(\add_ln28_72_reg_4593[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[7]_i_2 
       (.I0(add_ln28_71_reg_4573[7]),
        .I1(add_ln28_59_reg_4345[7]),
        .O(\add_ln28_72_reg_4593[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[7]_i_3 
       (.I0(add_ln28_71_reg_4573[6]),
        .I1(add_ln28_59_reg_4345[6]),
        .O(\add_ln28_72_reg_4593[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[7]_i_4 
       (.I0(add_ln28_71_reg_4573[5]),
        .I1(add_ln28_59_reg_4345[5]),
        .O(\add_ln28_72_reg_4593[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_72_reg_4593[7]_i_5 
       (.I0(add_ln28_71_reg_4573[4]),
        .I1(add_ln28_59_reg_4345[4]),
        .O(\add_ln28_72_reg_4593[7]_i_5_n_0 ));
  FDRE \add_ln28_72_reg_4593_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[0]),
        .Q(add_ln28_72_reg_4593[0]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[10]),
        .Q(add_ln28_72_reg_4593[10]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[11]),
        .Q(add_ln28_72_reg_4593[11]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[11]_i_1 
       (.CI(\add_ln28_72_reg_4593_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_72_reg_4593_reg[11]_i_1_n_0 ,\add_ln28_72_reg_4593_reg[11]_i_1_n_1 ,\add_ln28_72_reg_4593_reg[11]_i_1_n_2 ,\add_ln28_72_reg_4593_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_71_reg_4573[11:8]),
        .O(add_ln28_72_fu_2077_p2[11:8]),
        .S({\add_ln28_72_reg_4593[11]_i_2_n_0 ,\add_ln28_72_reg_4593[11]_i_3_n_0 ,\add_ln28_72_reg_4593[11]_i_4_n_0 ,\add_ln28_72_reg_4593[11]_i_5_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[12]),
        .Q(add_ln28_72_reg_4593[12]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[13]),
        .Q(add_ln28_72_reg_4593[13]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[14]),
        .Q(add_ln28_72_reg_4593[14]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[15]),
        .Q(add_ln28_72_reg_4593[15]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[15]_i_1 
       (.CI(\add_ln28_72_reg_4593_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_72_reg_4593_reg[15]_i_1_n_0 ,\add_ln28_72_reg_4593_reg[15]_i_1_n_1 ,\add_ln28_72_reg_4593_reg[15]_i_1_n_2 ,\add_ln28_72_reg_4593_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_71_reg_4573[15:12]),
        .O(add_ln28_72_fu_2077_p2[15:12]),
        .S({\add_ln28_72_reg_4593[15]_i_2_n_0 ,\add_ln28_72_reg_4593[15]_i_3_n_0 ,\add_ln28_72_reg_4593[15]_i_4_n_0 ,\add_ln28_72_reg_4593[15]_i_5_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[16]),
        .Q(add_ln28_72_reg_4593[16]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[17]),
        .Q(add_ln28_72_reg_4593[17]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[18]),
        .Q(add_ln28_72_reg_4593[18]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[19]),
        .Q(add_ln28_72_reg_4593[19]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[19]_i_1 
       (.CI(\add_ln28_72_reg_4593_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_72_reg_4593_reg[19]_i_1_n_0 ,\add_ln28_72_reg_4593_reg[19]_i_1_n_1 ,\add_ln28_72_reg_4593_reg[19]_i_1_n_2 ,\add_ln28_72_reg_4593_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_71_reg_4573[19:16]),
        .O(add_ln28_72_fu_2077_p2[19:16]),
        .S({\add_ln28_72_reg_4593[19]_i_2_n_0 ,\add_ln28_72_reg_4593[19]_i_3_n_0 ,\add_ln28_72_reg_4593[19]_i_4_n_0 ,\add_ln28_72_reg_4593[19]_i_5_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[1]),
        .Q(add_ln28_72_reg_4593[1]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[20]),
        .Q(add_ln28_72_reg_4593[20]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[21]),
        .Q(add_ln28_72_reg_4593[21]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[21]_i_2 
       (.CI(\add_ln28_72_reg_4593_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_72_reg_4593_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln28_72_reg_4593_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln28_72_reg_4593[21]_i_3_n_0 }),
        .O({\NLW_add_ln28_72_reg_4593_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln28_72_fu_2077_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln28_72_reg_4593[21]_i_4_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[2]),
        .Q(add_ln28_72_reg_4593[2]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[3]),
        .Q(add_ln28_72_reg_4593[3]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_72_reg_4593_reg[3]_i_1_n_0 ,\add_ln28_72_reg_4593_reg[3]_i_1_n_1 ,\add_ln28_72_reg_4593_reg[3]_i_1_n_2 ,\add_ln28_72_reg_4593_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_71_reg_4573[3:0]),
        .O(add_ln28_72_fu_2077_p2[3:0]),
        .S({\add_ln28_72_reg_4593[3]_i_2_n_0 ,\add_ln28_72_reg_4593[3]_i_3_n_0 ,\add_ln28_72_reg_4593[3]_i_4_n_0 ,\add_ln28_72_reg_4593[3]_i_5_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[4]),
        .Q(add_ln28_72_reg_4593[4]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[5]),
        .Q(add_ln28_72_reg_4593[5]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[6]),
        .Q(add_ln28_72_reg_4593[6]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[7]),
        .Q(add_ln28_72_reg_4593[7]),
        .R(1'b0));
  CARRY4 \add_ln28_72_reg_4593_reg[7]_i_1 
       (.CI(\add_ln28_72_reg_4593_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_72_reg_4593_reg[7]_i_1_n_0 ,\add_ln28_72_reg_4593_reg[7]_i_1_n_1 ,\add_ln28_72_reg_4593_reg[7]_i_1_n_2 ,\add_ln28_72_reg_4593_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_71_reg_4573[7:4]),
        .O(add_ln28_72_fu_2077_p2[7:4]),
        .S({\add_ln28_72_reg_4593[7]_i_2_n_0 ,\add_ln28_72_reg_4593[7]_i_3_n_0 ,\add_ln28_72_reg_4593[7]_i_4_n_0 ,\add_ln28_72_reg_4593[7]_i_5_n_0 }));
  FDRE \add_ln28_72_reg_4593_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[8]),
        .Q(add_ln28_72_reg_4593[8]),
        .R(1'b0));
  FDRE \add_ln28_72_reg_4593_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage83_11001),
        .D(add_ln28_72_fu_2077_p2[9]),
        .Q(add_ln28_72_reg_4593[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_73_reg_4578[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage82),
        .O(add_ln28_73_reg_45780));
  FDRE \add_ln28_73_reg_4578_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_17),
        .Q(add_ln28_73_reg_4578[0]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_7),
        .Q(add_ln28_73_reg_4578[10]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_6),
        .Q(add_ln28_73_reg_4578[11]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_5),
        .Q(add_ln28_73_reg_4578[12]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_4),
        .Q(add_ln28_73_reg_4578[13]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_3),
        .Q(add_ln28_73_reg_4578[14]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_2),
        .Q(add_ln28_73_reg_4578[15]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_1),
        .Q(add_ln28_73_reg_4578[16]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_0),
        .Q(add_ln28_73_reg_4578[17]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_16),
        .Q(add_ln28_73_reg_4578[1]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_15),
        .Q(add_ln28_73_reg_4578[2]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_14),
        .Q(add_ln28_73_reg_4578[3]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_13),
        .Q(add_ln28_73_reg_4578[4]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_12),
        .Q(add_ln28_73_reg_4578[5]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_11),
        .Q(add_ln28_73_reg_4578[6]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_10),
        .Q(add_ln28_73_reg_4578[7]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_9),
        .Q(add_ln28_73_reg_4578[8]),
        .R(1'b0));
  FDRE \add_ln28_73_reg_4578_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_73_reg_45780),
        .D(mac_muladd_9s_9s_18s_18_4_1_U86_n_8),
        .Q(add_ln28_73_reg_4578[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_74_reg_4620[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage84),
        .O(add_ln28_74_reg_46200));
  FDRE \add_ln28_74_reg_4620_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_19),
        .Q(add_ln28_74_reg_4620[0]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_9),
        .Q(add_ln28_74_reg_4620[10]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_8),
        .Q(add_ln28_74_reg_4620[11]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_7),
        .Q(add_ln28_74_reg_4620[12]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_6),
        .Q(add_ln28_74_reg_4620[13]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_5),
        .Q(add_ln28_74_reg_4620[14]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_4),
        .Q(add_ln28_74_reg_4620[15]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_3),
        .Q(add_ln28_74_reg_4620[16]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_2),
        .Q(add_ln28_74_reg_4620[17]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_1),
        .Q(add_ln28_74_reg_4620[18]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_18),
        .Q(add_ln28_74_reg_4620[1]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_17),
        .Q(add_ln28_74_reg_4620[2]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_16),
        .Q(add_ln28_74_reg_4620[3]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_15),
        .Q(add_ln28_74_reg_4620[4]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_14),
        .Q(add_ln28_74_reg_4620[5]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_13),
        .Q(add_ln28_74_reg_4620[6]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_12),
        .Q(add_ln28_74_reg_4620[7]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_11),
        .Q(add_ln28_74_reg_4620[8]),
        .R(1'b0));
  FDRE \add_ln28_74_reg_4620_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_74_reg_46200),
        .D(mac_muladd_9s_9s_18s_19_4_1_U87_n_10),
        .Q(add_ln28_74_reg_4620[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_75_reg_4636[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage85),
        .O(add_ln28_75_reg_46360));
  FDRE \add_ln28_75_reg_4636_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_17),
        .Q(add_ln28_75_reg_4636[0]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_7),
        .Q(add_ln28_75_reg_4636[10]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_6),
        .Q(add_ln28_75_reg_4636[11]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_5),
        .Q(add_ln28_75_reg_4636[12]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_4),
        .Q(add_ln28_75_reg_4636[13]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_3),
        .Q(add_ln28_75_reg_4636[14]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_2),
        .Q(add_ln28_75_reg_4636[15]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_1),
        .Q(add_ln28_75_reg_4636[16]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_0),
        .Q(add_ln28_75_reg_4636[17]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_16),
        .Q(add_ln28_75_reg_4636[1]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_15),
        .Q(add_ln28_75_reg_4636[2]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_14),
        .Q(add_ln28_75_reg_4636[3]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_13),
        .Q(add_ln28_75_reg_4636[4]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_12),
        .Q(add_ln28_75_reg_4636[5]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_11),
        .Q(add_ln28_75_reg_4636[6]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_10),
        .Q(add_ln28_75_reg_4636[7]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_9),
        .Q(add_ln28_75_reg_4636[8]),
        .R(1'b0));
  FDRE \add_ln28_75_reg_4636_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_75_reg_46360),
        .D(mac_muladd_9s_9s_18s_18_4_1_U88_n_8),
        .Q(add_ln28_75_reg_4636[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_76_reg_4673[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage87),
        .O(add_ln28_76_reg_46730));
  FDRE \add_ln28_76_reg_4673_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_19),
        .Q(add_ln28_76_reg_4673[0]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_9),
        .Q(add_ln28_76_reg_4673[10]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_8),
        .Q(add_ln28_76_reg_4673[11]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_7),
        .Q(add_ln28_76_reg_4673[12]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_6),
        .Q(add_ln28_76_reg_4673[13]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_5),
        .Q(add_ln28_76_reg_4673[14]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_4),
        .Q(add_ln28_76_reg_4673[15]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_3),
        .Q(add_ln28_76_reg_4673[16]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_2),
        .Q(add_ln28_76_reg_4673[17]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_1),
        .Q(add_ln28_76_reg_4673[18]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_18),
        .Q(add_ln28_76_reg_4673[1]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_17),
        .Q(add_ln28_76_reg_4673[2]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_16),
        .Q(add_ln28_76_reg_4673[3]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_15),
        .Q(add_ln28_76_reg_4673[4]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_14),
        .Q(add_ln28_76_reg_4673[5]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_13),
        .Q(add_ln28_76_reg_4673[6]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_12),
        .Q(add_ln28_76_reg_4673[7]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_11),
        .Q(add_ln28_76_reg_4673[8]),
        .R(1'b0));
  FDRE \add_ln28_76_reg_4673_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_76_reg_46730),
        .D(mac_muladd_9s_9s_18s_19_4_1_U89_n_10),
        .Q(add_ln28_76_reg_4673[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[11]_i_2 
       (.I0(add_ln28_76_reg_4673[11]),
        .I1(add_ln28_74_reg_4620[11]),
        .O(\add_ln28_77_reg_4689[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[11]_i_3 
       (.I0(add_ln28_76_reg_4673[10]),
        .I1(add_ln28_74_reg_4620[10]),
        .O(\add_ln28_77_reg_4689[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[11]_i_4 
       (.I0(add_ln28_76_reg_4673[9]),
        .I1(add_ln28_74_reg_4620[9]),
        .O(\add_ln28_77_reg_4689[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[11]_i_5 
       (.I0(add_ln28_76_reg_4673[8]),
        .I1(add_ln28_74_reg_4620[8]),
        .O(\add_ln28_77_reg_4689[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[15]_i_2 
       (.I0(add_ln28_76_reg_4673[15]),
        .I1(add_ln28_74_reg_4620[15]),
        .O(\add_ln28_77_reg_4689[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[15]_i_3 
       (.I0(add_ln28_76_reg_4673[14]),
        .I1(add_ln28_74_reg_4620[14]),
        .O(\add_ln28_77_reg_4689[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[15]_i_4 
       (.I0(add_ln28_76_reg_4673[13]),
        .I1(add_ln28_74_reg_4620[13]),
        .O(\add_ln28_77_reg_4689[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[15]_i_5 
       (.I0(add_ln28_76_reg_4673[12]),
        .I1(add_ln28_74_reg_4620[12]),
        .O(\add_ln28_77_reg_4689[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_77_reg_4689[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage88),
        .O(ap_block_pp0_stage88_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_77_reg_4689[19]_i_3 
       (.I0(add_ln28_76_reg_4673[18]),
        .O(\add_ln28_77_reg_4689[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[19]_i_4 
       (.I0(add_ln28_76_reg_4673[18]),
        .I1(add_ln28_74_reg_4620[18]),
        .O(\add_ln28_77_reg_4689[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[19]_i_5 
       (.I0(add_ln28_76_reg_4673[17]),
        .I1(add_ln28_74_reg_4620[17]),
        .O(\add_ln28_77_reg_4689[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[19]_i_6 
       (.I0(add_ln28_76_reg_4673[16]),
        .I1(add_ln28_74_reg_4620[16]),
        .O(\add_ln28_77_reg_4689[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[3]_i_2 
       (.I0(add_ln28_76_reg_4673[3]),
        .I1(add_ln28_74_reg_4620[3]),
        .O(\add_ln28_77_reg_4689[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[3]_i_3 
       (.I0(add_ln28_76_reg_4673[2]),
        .I1(add_ln28_74_reg_4620[2]),
        .O(\add_ln28_77_reg_4689[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[3]_i_4 
       (.I0(add_ln28_76_reg_4673[1]),
        .I1(add_ln28_74_reg_4620[1]),
        .O(\add_ln28_77_reg_4689[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[3]_i_5 
       (.I0(add_ln28_76_reg_4673[0]),
        .I1(add_ln28_74_reg_4620[0]),
        .O(\add_ln28_77_reg_4689[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[7]_i_2 
       (.I0(add_ln28_76_reg_4673[7]),
        .I1(add_ln28_74_reg_4620[7]),
        .O(\add_ln28_77_reg_4689[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[7]_i_3 
       (.I0(add_ln28_76_reg_4673[6]),
        .I1(add_ln28_74_reg_4620[6]),
        .O(\add_ln28_77_reg_4689[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[7]_i_4 
       (.I0(add_ln28_76_reg_4673[5]),
        .I1(add_ln28_74_reg_4620[5]),
        .O(\add_ln28_77_reg_4689[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_77_reg_4689[7]_i_5 
       (.I0(add_ln28_76_reg_4673[4]),
        .I1(add_ln28_74_reg_4620[4]),
        .O(\add_ln28_77_reg_4689[7]_i_5_n_0 ));
  FDRE \add_ln28_77_reg_4689_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[0]),
        .Q(add_ln28_77_reg_4689[0]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[10]),
        .Q(add_ln28_77_reg_4689[10]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[11]),
        .Q(add_ln28_77_reg_4689[11]),
        .R(1'b0));
  CARRY4 \add_ln28_77_reg_4689_reg[11]_i_1 
       (.CI(\add_ln28_77_reg_4689_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_77_reg_4689_reg[11]_i_1_n_0 ,\add_ln28_77_reg_4689_reg[11]_i_1_n_1 ,\add_ln28_77_reg_4689_reg[11]_i_1_n_2 ,\add_ln28_77_reg_4689_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_76_reg_4673[11:8]),
        .O(add_ln28_77_fu_2181_p2[11:8]),
        .S({\add_ln28_77_reg_4689[11]_i_2_n_0 ,\add_ln28_77_reg_4689[11]_i_3_n_0 ,\add_ln28_77_reg_4689[11]_i_4_n_0 ,\add_ln28_77_reg_4689[11]_i_5_n_0 }));
  FDRE \add_ln28_77_reg_4689_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[12]),
        .Q(add_ln28_77_reg_4689[12]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[13]),
        .Q(add_ln28_77_reg_4689[13]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[14]),
        .Q(add_ln28_77_reg_4689[14]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[15]),
        .Q(add_ln28_77_reg_4689[15]),
        .R(1'b0));
  CARRY4 \add_ln28_77_reg_4689_reg[15]_i_1 
       (.CI(\add_ln28_77_reg_4689_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_77_reg_4689_reg[15]_i_1_n_0 ,\add_ln28_77_reg_4689_reg[15]_i_1_n_1 ,\add_ln28_77_reg_4689_reg[15]_i_1_n_2 ,\add_ln28_77_reg_4689_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_76_reg_4673[15:12]),
        .O(add_ln28_77_fu_2181_p2[15:12]),
        .S({\add_ln28_77_reg_4689[15]_i_2_n_0 ,\add_ln28_77_reg_4689[15]_i_3_n_0 ,\add_ln28_77_reg_4689[15]_i_4_n_0 ,\add_ln28_77_reg_4689[15]_i_5_n_0 }));
  FDRE \add_ln28_77_reg_4689_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[16]),
        .Q(add_ln28_77_reg_4689[16]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[17]),
        .Q(add_ln28_77_reg_4689[17]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[18]),
        .Q(add_ln28_77_reg_4689[18]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[19]),
        .Q(add_ln28_77_reg_4689[19]),
        .R(1'b0));
  CARRY4 \add_ln28_77_reg_4689_reg[19]_i_2 
       (.CI(\add_ln28_77_reg_4689_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_77_reg_4689_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_77_reg_4689_reg[19]_i_2_n_1 ,\add_ln28_77_reg_4689_reg[19]_i_2_n_2 ,\add_ln28_77_reg_4689_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_77_reg_4689[19]_i_3_n_0 ,add_ln28_76_reg_4673[17:16]}),
        .O(add_ln28_77_fu_2181_p2[19:16]),
        .S({1'b1,\add_ln28_77_reg_4689[19]_i_4_n_0 ,\add_ln28_77_reg_4689[19]_i_5_n_0 ,\add_ln28_77_reg_4689[19]_i_6_n_0 }));
  FDRE \add_ln28_77_reg_4689_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[1]),
        .Q(add_ln28_77_reg_4689[1]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[2]),
        .Q(add_ln28_77_reg_4689[2]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[3]),
        .Q(add_ln28_77_reg_4689[3]),
        .R(1'b0));
  CARRY4 \add_ln28_77_reg_4689_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_77_reg_4689_reg[3]_i_1_n_0 ,\add_ln28_77_reg_4689_reg[3]_i_1_n_1 ,\add_ln28_77_reg_4689_reg[3]_i_1_n_2 ,\add_ln28_77_reg_4689_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_76_reg_4673[3:0]),
        .O(add_ln28_77_fu_2181_p2[3:0]),
        .S({\add_ln28_77_reg_4689[3]_i_2_n_0 ,\add_ln28_77_reg_4689[3]_i_3_n_0 ,\add_ln28_77_reg_4689[3]_i_4_n_0 ,\add_ln28_77_reg_4689[3]_i_5_n_0 }));
  FDRE \add_ln28_77_reg_4689_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[4]),
        .Q(add_ln28_77_reg_4689[4]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[5]),
        .Q(add_ln28_77_reg_4689[5]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[6]),
        .Q(add_ln28_77_reg_4689[6]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[7]),
        .Q(add_ln28_77_reg_4689[7]),
        .R(1'b0));
  CARRY4 \add_ln28_77_reg_4689_reg[7]_i_1 
       (.CI(\add_ln28_77_reg_4689_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_77_reg_4689_reg[7]_i_1_n_0 ,\add_ln28_77_reg_4689_reg[7]_i_1_n_1 ,\add_ln28_77_reg_4689_reg[7]_i_1_n_2 ,\add_ln28_77_reg_4689_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_76_reg_4673[7:4]),
        .O(add_ln28_77_fu_2181_p2[7:4]),
        .S({\add_ln28_77_reg_4689[7]_i_2_n_0 ,\add_ln28_77_reg_4689[7]_i_3_n_0 ,\add_ln28_77_reg_4689[7]_i_4_n_0 ,\add_ln28_77_reg_4689[7]_i_5_n_0 }));
  FDRE \add_ln28_77_reg_4689_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[8]),
        .Q(add_ln28_77_reg_4689[8]),
        .R(1'b0));
  FDRE \add_ln28_77_reg_4689_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage88_11001),
        .D(add_ln28_77_fu_2181_p2[9]),
        .Q(add_ln28_77_reg_4689[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_78_reg_4694[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage88),
        .O(add_ln28_78_reg_46940));
  FDRE \add_ln28_78_reg_4694_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_17),
        .Q(add_ln28_78_reg_4694[0]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_7),
        .Q(add_ln28_78_reg_4694[10]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_6),
        .Q(add_ln28_78_reg_4694[11]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_5),
        .Q(add_ln28_78_reg_4694[12]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_4),
        .Q(add_ln28_78_reg_4694[13]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_3),
        .Q(add_ln28_78_reg_4694[14]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_2),
        .Q(add_ln28_78_reg_4694[15]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_1),
        .Q(add_ln28_78_reg_4694[16]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_0),
        .Q(add_ln28_78_reg_4694[17]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_16),
        .Q(add_ln28_78_reg_4694[1]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_15),
        .Q(add_ln28_78_reg_4694[2]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_14),
        .Q(add_ln28_78_reg_4694[3]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_13),
        .Q(add_ln28_78_reg_4694[4]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_12),
        .Q(add_ln28_78_reg_4694[5]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_11),
        .Q(add_ln28_78_reg_4694[6]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_10),
        .Q(add_ln28_78_reg_4694[7]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_9),
        .Q(add_ln28_78_reg_4694[8]),
        .R(1'b0));
  FDRE \add_ln28_78_reg_4694_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_78_reg_46940),
        .D(mac_muladd_9s_9s_18s_18_4_1_U90_n_8),
        .Q(add_ln28_78_reg_4694[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_79_reg_4731[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage90),
        .O(add_ln28_79_reg_47310));
  FDRE \add_ln28_79_reg_4731_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_19),
        .Q(add_ln28_79_reg_4731[0]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_9),
        .Q(add_ln28_79_reg_4731[10]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_8),
        .Q(add_ln28_79_reg_4731[11]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_7),
        .Q(add_ln28_79_reg_4731[12]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_6),
        .Q(add_ln28_79_reg_4731[13]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_5),
        .Q(add_ln28_79_reg_4731[14]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_4),
        .Q(add_ln28_79_reg_4731[15]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_3),
        .Q(add_ln28_79_reg_4731[16]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_2),
        .Q(add_ln28_79_reg_4731[17]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_1),
        .Q(add_ln28_79_reg_4731[18]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_18),
        .Q(add_ln28_79_reg_4731[1]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_17),
        .Q(add_ln28_79_reg_4731[2]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_16),
        .Q(add_ln28_79_reg_4731[3]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_15),
        .Q(add_ln28_79_reg_4731[4]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_14),
        .Q(add_ln28_79_reg_4731[5]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_13),
        .Q(add_ln28_79_reg_4731[6]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_12),
        .Q(add_ln28_79_reg_4731[7]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_11),
        .Q(add_ln28_79_reg_4731[8]),
        .R(1'b0));
  FDRE \add_ln28_79_reg_4731_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_79_reg_47310),
        .D(mac_muladd_9s_9s_18s_19_4_1_U91_n_10),
        .Q(add_ln28_79_reg_4731[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \add_ln28_7_reg_3317[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage16),
        .I4(img_out_data_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(add_ln28_7_reg_33170));
  FDRE \add_ln28_7_reg_3317_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_17),
        .Q(add_ln28_7_reg_3317[0]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_7),
        .Q(add_ln28_7_reg_3317[10]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_6),
        .Q(add_ln28_7_reg_3317[11]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_5),
        .Q(add_ln28_7_reg_3317[12]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_4),
        .Q(add_ln28_7_reg_3317[13]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_3),
        .Q(add_ln28_7_reg_3317[14]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_2),
        .Q(add_ln28_7_reg_3317[15]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_1),
        .Q(add_ln28_7_reg_3317[16]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_0),
        .Q(add_ln28_7_reg_3317[17]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_16),
        .Q(add_ln28_7_reg_3317[1]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_15),
        .Q(add_ln28_7_reg_3317[2]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_14),
        .Q(add_ln28_7_reg_3317[3]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_13),
        .Q(add_ln28_7_reg_3317[4]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_12),
        .Q(add_ln28_7_reg_3317[5]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_11),
        .Q(add_ln28_7_reg_3317[6]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_10),
        .Q(add_ln28_7_reg_3317[7]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_9),
        .Q(add_ln28_7_reg_3317[8]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_3317_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_33170),
        .D(mac_muladd_9s_9s_18s_18_4_1_U44_n_8),
        .Q(add_ln28_7_reg_3317[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_80_reg_4747[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage91),
        .O(add_ln28_80_reg_47470));
  FDRE \add_ln28_80_reg_4747_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_17),
        .Q(add_ln28_80_reg_4747[0]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_7),
        .Q(add_ln28_80_reg_4747[10]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_6),
        .Q(add_ln28_80_reg_4747[11]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_5),
        .Q(add_ln28_80_reg_4747[12]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_4),
        .Q(add_ln28_80_reg_4747[13]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_3),
        .Q(add_ln28_80_reg_4747[14]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_2),
        .Q(add_ln28_80_reg_4747[15]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_1),
        .Q(add_ln28_80_reg_4747[16]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_0),
        .Q(add_ln28_80_reg_4747[17]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_16),
        .Q(add_ln28_80_reg_4747[1]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_15),
        .Q(add_ln28_80_reg_4747[2]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_14),
        .Q(add_ln28_80_reg_4747[3]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_13),
        .Q(add_ln28_80_reg_4747[4]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_12),
        .Q(add_ln28_80_reg_4747[5]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_11),
        .Q(add_ln28_80_reg_4747[6]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_10),
        .Q(add_ln28_80_reg_4747[7]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_9),
        .Q(add_ln28_80_reg_4747[8]),
        .R(1'b0));
  FDRE \add_ln28_80_reg_4747_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_80_reg_47470),
        .D(mac_muladd_9s_9s_18s_18_4_1_U92_n_8),
        .Q(add_ln28_80_reg_4747[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_81_reg_4784[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage93),
        .O(add_ln28_81_reg_47840));
  FDRE \add_ln28_81_reg_4784_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_19),
        .Q(add_ln28_81_reg_4784[0]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_9),
        .Q(add_ln28_81_reg_4784[10]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_8),
        .Q(add_ln28_81_reg_4784[11]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_7),
        .Q(add_ln28_81_reg_4784[12]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_6),
        .Q(add_ln28_81_reg_4784[13]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_5),
        .Q(add_ln28_81_reg_4784[14]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_4),
        .Q(add_ln28_81_reg_4784[15]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_3),
        .Q(add_ln28_81_reg_4784[16]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_2),
        .Q(add_ln28_81_reg_4784[17]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_1),
        .Q(add_ln28_81_reg_4784[18]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_18),
        .Q(add_ln28_81_reg_4784[1]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_17),
        .Q(add_ln28_81_reg_4784[2]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_16),
        .Q(add_ln28_81_reg_4784[3]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_15),
        .Q(add_ln28_81_reg_4784[4]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_14),
        .Q(add_ln28_81_reg_4784[5]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_13),
        .Q(add_ln28_81_reg_4784[6]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_12),
        .Q(add_ln28_81_reg_4784[7]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_11),
        .Q(add_ln28_81_reg_4784[8]),
        .R(1'b0));
  FDRE \add_ln28_81_reg_4784_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_81_reg_47840),
        .D(mac_muladd_9s_9s_18s_19_4_1_U93_n_10),
        .Q(add_ln28_81_reg_4784[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[11]_i_2 
       (.I0(add_ln28_81_reg_4784[11]),
        .I1(add_ln28_79_reg_4731[11]),
        .O(\add_ln28_82_reg_4800[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[11]_i_3 
       (.I0(add_ln28_81_reg_4784[10]),
        .I1(add_ln28_79_reg_4731[10]),
        .O(\add_ln28_82_reg_4800[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[11]_i_4 
       (.I0(add_ln28_81_reg_4784[9]),
        .I1(add_ln28_79_reg_4731[9]),
        .O(\add_ln28_82_reg_4800[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[11]_i_5 
       (.I0(add_ln28_81_reg_4784[8]),
        .I1(add_ln28_79_reg_4731[8]),
        .O(\add_ln28_82_reg_4800[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[15]_i_2 
       (.I0(add_ln28_81_reg_4784[15]),
        .I1(add_ln28_79_reg_4731[15]),
        .O(\add_ln28_82_reg_4800[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[15]_i_3 
       (.I0(add_ln28_81_reg_4784[14]),
        .I1(add_ln28_79_reg_4731[14]),
        .O(\add_ln28_82_reg_4800[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[15]_i_4 
       (.I0(add_ln28_81_reg_4784[13]),
        .I1(add_ln28_79_reg_4731[13]),
        .O(\add_ln28_82_reg_4800[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[15]_i_5 
       (.I0(add_ln28_81_reg_4784[12]),
        .I1(add_ln28_79_reg_4731[12]),
        .O(\add_ln28_82_reg_4800[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_82_reg_4800[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage94),
        .O(ap_block_pp0_stage94_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_82_reg_4800[19]_i_3 
       (.I0(add_ln28_81_reg_4784[18]),
        .O(\add_ln28_82_reg_4800[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[19]_i_4 
       (.I0(add_ln28_81_reg_4784[18]),
        .I1(add_ln28_79_reg_4731[18]),
        .O(\add_ln28_82_reg_4800[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[19]_i_5 
       (.I0(add_ln28_81_reg_4784[17]),
        .I1(add_ln28_79_reg_4731[17]),
        .O(\add_ln28_82_reg_4800[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[19]_i_6 
       (.I0(add_ln28_81_reg_4784[16]),
        .I1(add_ln28_79_reg_4731[16]),
        .O(\add_ln28_82_reg_4800[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[3]_i_2 
       (.I0(add_ln28_81_reg_4784[3]),
        .I1(add_ln28_79_reg_4731[3]),
        .O(\add_ln28_82_reg_4800[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[3]_i_3 
       (.I0(add_ln28_81_reg_4784[2]),
        .I1(add_ln28_79_reg_4731[2]),
        .O(\add_ln28_82_reg_4800[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[3]_i_4 
       (.I0(add_ln28_81_reg_4784[1]),
        .I1(add_ln28_79_reg_4731[1]),
        .O(\add_ln28_82_reg_4800[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[3]_i_5 
       (.I0(add_ln28_81_reg_4784[0]),
        .I1(add_ln28_79_reg_4731[0]),
        .O(\add_ln28_82_reg_4800[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[7]_i_2 
       (.I0(add_ln28_81_reg_4784[7]),
        .I1(add_ln28_79_reg_4731[7]),
        .O(\add_ln28_82_reg_4800[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[7]_i_3 
       (.I0(add_ln28_81_reg_4784[6]),
        .I1(add_ln28_79_reg_4731[6]),
        .O(\add_ln28_82_reg_4800[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[7]_i_4 
       (.I0(add_ln28_81_reg_4784[5]),
        .I1(add_ln28_79_reg_4731[5]),
        .O(\add_ln28_82_reg_4800[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_82_reg_4800[7]_i_5 
       (.I0(add_ln28_81_reg_4784[4]),
        .I1(add_ln28_79_reg_4731[4]),
        .O(\add_ln28_82_reg_4800[7]_i_5_n_0 ));
  FDRE \add_ln28_82_reg_4800_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[0]),
        .Q(add_ln28_82_reg_4800[0]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[10]),
        .Q(add_ln28_82_reg_4800[10]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[11]),
        .Q(add_ln28_82_reg_4800[11]),
        .R(1'b0));
  CARRY4 \add_ln28_82_reg_4800_reg[11]_i_1 
       (.CI(\add_ln28_82_reg_4800_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_82_reg_4800_reg[11]_i_1_n_0 ,\add_ln28_82_reg_4800_reg[11]_i_1_n_1 ,\add_ln28_82_reg_4800_reg[11]_i_1_n_2 ,\add_ln28_82_reg_4800_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_81_reg_4784[11:8]),
        .O(add_ln28_82_fu_2313_p2[11:8]),
        .S({\add_ln28_82_reg_4800[11]_i_2_n_0 ,\add_ln28_82_reg_4800[11]_i_3_n_0 ,\add_ln28_82_reg_4800[11]_i_4_n_0 ,\add_ln28_82_reg_4800[11]_i_5_n_0 }));
  FDRE \add_ln28_82_reg_4800_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[12]),
        .Q(add_ln28_82_reg_4800[12]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[13]),
        .Q(add_ln28_82_reg_4800[13]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[14]),
        .Q(add_ln28_82_reg_4800[14]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[15]),
        .Q(add_ln28_82_reg_4800[15]),
        .R(1'b0));
  CARRY4 \add_ln28_82_reg_4800_reg[15]_i_1 
       (.CI(\add_ln28_82_reg_4800_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_82_reg_4800_reg[15]_i_1_n_0 ,\add_ln28_82_reg_4800_reg[15]_i_1_n_1 ,\add_ln28_82_reg_4800_reg[15]_i_1_n_2 ,\add_ln28_82_reg_4800_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_81_reg_4784[15:12]),
        .O(add_ln28_82_fu_2313_p2[15:12]),
        .S({\add_ln28_82_reg_4800[15]_i_2_n_0 ,\add_ln28_82_reg_4800[15]_i_3_n_0 ,\add_ln28_82_reg_4800[15]_i_4_n_0 ,\add_ln28_82_reg_4800[15]_i_5_n_0 }));
  FDRE \add_ln28_82_reg_4800_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[16]),
        .Q(add_ln28_82_reg_4800[16]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[17]),
        .Q(add_ln28_82_reg_4800[17]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[18]),
        .Q(add_ln28_82_reg_4800[18]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[19]),
        .Q(add_ln28_82_reg_4800[19]),
        .R(1'b0));
  CARRY4 \add_ln28_82_reg_4800_reg[19]_i_2 
       (.CI(\add_ln28_82_reg_4800_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_82_reg_4800_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_82_reg_4800_reg[19]_i_2_n_1 ,\add_ln28_82_reg_4800_reg[19]_i_2_n_2 ,\add_ln28_82_reg_4800_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_82_reg_4800[19]_i_3_n_0 ,add_ln28_81_reg_4784[17:16]}),
        .O(add_ln28_82_fu_2313_p2[19:16]),
        .S({1'b1,\add_ln28_82_reg_4800[19]_i_4_n_0 ,\add_ln28_82_reg_4800[19]_i_5_n_0 ,\add_ln28_82_reg_4800[19]_i_6_n_0 }));
  FDRE \add_ln28_82_reg_4800_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[1]),
        .Q(add_ln28_82_reg_4800[1]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[2]),
        .Q(add_ln28_82_reg_4800[2]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[3]),
        .Q(add_ln28_82_reg_4800[3]),
        .R(1'b0));
  CARRY4 \add_ln28_82_reg_4800_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_82_reg_4800_reg[3]_i_1_n_0 ,\add_ln28_82_reg_4800_reg[3]_i_1_n_1 ,\add_ln28_82_reg_4800_reg[3]_i_1_n_2 ,\add_ln28_82_reg_4800_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_81_reg_4784[3:0]),
        .O(add_ln28_82_fu_2313_p2[3:0]),
        .S({\add_ln28_82_reg_4800[3]_i_2_n_0 ,\add_ln28_82_reg_4800[3]_i_3_n_0 ,\add_ln28_82_reg_4800[3]_i_4_n_0 ,\add_ln28_82_reg_4800[3]_i_5_n_0 }));
  FDRE \add_ln28_82_reg_4800_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[4]),
        .Q(add_ln28_82_reg_4800[4]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[5]),
        .Q(add_ln28_82_reg_4800[5]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[6]),
        .Q(add_ln28_82_reg_4800[6]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[7]),
        .Q(add_ln28_82_reg_4800[7]),
        .R(1'b0));
  CARRY4 \add_ln28_82_reg_4800_reg[7]_i_1 
       (.CI(\add_ln28_82_reg_4800_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_82_reg_4800_reg[7]_i_1_n_0 ,\add_ln28_82_reg_4800_reg[7]_i_1_n_1 ,\add_ln28_82_reg_4800_reg[7]_i_1_n_2 ,\add_ln28_82_reg_4800_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_81_reg_4784[7:4]),
        .O(add_ln28_82_fu_2313_p2[7:4]),
        .S({\add_ln28_82_reg_4800[7]_i_2_n_0 ,\add_ln28_82_reg_4800[7]_i_3_n_0 ,\add_ln28_82_reg_4800[7]_i_4_n_0 ,\add_ln28_82_reg_4800[7]_i_5_n_0 }));
  FDRE \add_ln28_82_reg_4800_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[8]),
        .Q(add_ln28_82_reg_4800[8]),
        .R(1'b0));
  FDRE \add_ln28_82_reg_4800_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage94_11001),
        .D(add_ln28_82_fu_2313_p2[9]),
        .Q(add_ln28_82_reg_4800[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[11]_i_2 
       (.I0(add_ln28_82_reg_4800[11]),
        .I1(add_ln28_77_reg_4689[11]),
        .O(\add_ln28_83_reg_4820[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[11]_i_3 
       (.I0(add_ln28_82_reg_4800[10]),
        .I1(add_ln28_77_reg_4689[10]),
        .O(\add_ln28_83_reg_4820[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[11]_i_4 
       (.I0(add_ln28_82_reg_4800[9]),
        .I1(add_ln28_77_reg_4689[9]),
        .O(\add_ln28_83_reg_4820[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[11]_i_5 
       (.I0(add_ln28_82_reg_4800[8]),
        .I1(add_ln28_77_reg_4689[8]),
        .O(\add_ln28_83_reg_4820[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[15]_i_2 
       (.I0(add_ln28_82_reg_4800[15]),
        .I1(add_ln28_77_reg_4689[15]),
        .O(\add_ln28_83_reg_4820[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[15]_i_3 
       (.I0(add_ln28_82_reg_4800[14]),
        .I1(add_ln28_77_reg_4689[14]),
        .O(\add_ln28_83_reg_4820[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[15]_i_4 
       (.I0(add_ln28_82_reg_4800[13]),
        .I1(add_ln28_77_reg_4689[13]),
        .O(\add_ln28_83_reg_4820[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[15]_i_5 
       (.I0(add_ln28_82_reg_4800[12]),
        .I1(add_ln28_77_reg_4689[12]),
        .O(\add_ln28_83_reg_4820[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_83_reg_4820[19]_i_2 
       (.I0(add_ln28_82_reg_4800[19]),
        .O(\add_ln28_83_reg_4820[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[19]_i_3 
       (.I0(add_ln28_82_reg_4800[19]),
        .I1(add_ln28_77_reg_4689[19]),
        .O(\add_ln28_83_reg_4820[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[19]_i_4 
       (.I0(add_ln28_82_reg_4800[18]),
        .I1(add_ln28_77_reg_4689[18]),
        .O(\add_ln28_83_reg_4820[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[19]_i_5 
       (.I0(add_ln28_82_reg_4800[17]),
        .I1(add_ln28_77_reg_4689[17]),
        .O(\add_ln28_83_reg_4820[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[19]_i_6 
       (.I0(add_ln28_82_reg_4800[16]),
        .I1(add_ln28_77_reg_4689[16]),
        .O(\add_ln28_83_reg_4820[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[3]_i_2 
       (.I0(add_ln28_82_reg_4800[3]),
        .I1(add_ln28_77_reg_4689[3]),
        .O(\add_ln28_83_reg_4820[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[3]_i_3 
       (.I0(add_ln28_82_reg_4800[2]),
        .I1(add_ln28_77_reg_4689[2]),
        .O(\add_ln28_83_reg_4820[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[3]_i_4 
       (.I0(add_ln28_82_reg_4800[1]),
        .I1(add_ln28_77_reg_4689[1]),
        .O(\add_ln28_83_reg_4820[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[3]_i_5 
       (.I0(add_ln28_82_reg_4800[0]),
        .I1(add_ln28_77_reg_4689[0]),
        .O(\add_ln28_83_reg_4820[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[7]_i_2 
       (.I0(add_ln28_82_reg_4800[7]),
        .I1(add_ln28_77_reg_4689[7]),
        .O(\add_ln28_83_reg_4820[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[7]_i_3 
       (.I0(add_ln28_82_reg_4800[6]),
        .I1(add_ln28_77_reg_4689[6]),
        .O(\add_ln28_83_reg_4820[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[7]_i_4 
       (.I0(add_ln28_82_reg_4800[5]),
        .I1(add_ln28_77_reg_4689[5]),
        .O(\add_ln28_83_reg_4820[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_83_reg_4820[7]_i_5 
       (.I0(add_ln28_82_reg_4800[4]),
        .I1(add_ln28_77_reg_4689[4]),
        .O(\add_ln28_83_reg_4820[7]_i_5_n_0 ));
  FDRE \add_ln28_83_reg_4820_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[0]),
        .Q(add_ln28_83_reg_4820[0]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[10]),
        .Q(add_ln28_83_reg_4820[10]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[11]),
        .Q(add_ln28_83_reg_4820[11]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[11]_i_1 
       (.CI(\add_ln28_83_reg_4820_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_83_reg_4820_reg[11]_i_1_n_0 ,\add_ln28_83_reg_4820_reg[11]_i_1_n_1 ,\add_ln28_83_reg_4820_reg[11]_i_1_n_2 ,\add_ln28_83_reg_4820_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_82_reg_4800[11:8]),
        .O(add_ln28_83_fu_2353_p2[11:8]),
        .S({\add_ln28_83_reg_4820[11]_i_2_n_0 ,\add_ln28_83_reg_4820[11]_i_3_n_0 ,\add_ln28_83_reg_4820[11]_i_4_n_0 ,\add_ln28_83_reg_4820[11]_i_5_n_0 }));
  FDRE \add_ln28_83_reg_4820_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[12]),
        .Q(add_ln28_83_reg_4820[12]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[13]),
        .Q(add_ln28_83_reg_4820[13]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[14]),
        .Q(add_ln28_83_reg_4820[14]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[15]),
        .Q(add_ln28_83_reg_4820[15]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[15]_i_1 
       (.CI(\add_ln28_83_reg_4820_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_83_reg_4820_reg[15]_i_1_n_0 ,\add_ln28_83_reg_4820_reg[15]_i_1_n_1 ,\add_ln28_83_reg_4820_reg[15]_i_1_n_2 ,\add_ln28_83_reg_4820_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_82_reg_4800[15:12]),
        .O(add_ln28_83_fu_2353_p2[15:12]),
        .S({\add_ln28_83_reg_4820[15]_i_2_n_0 ,\add_ln28_83_reg_4820[15]_i_3_n_0 ,\add_ln28_83_reg_4820[15]_i_4_n_0 ,\add_ln28_83_reg_4820[15]_i_5_n_0 }));
  FDRE \add_ln28_83_reg_4820_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[16]),
        .Q(add_ln28_83_reg_4820[16]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[17]),
        .Q(add_ln28_83_reg_4820[17]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[18]),
        .Q(add_ln28_83_reg_4820[18]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[19]),
        .Q(add_ln28_83_reg_4820[19]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[19]_i_1 
       (.CI(\add_ln28_83_reg_4820_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_83_reg_4820_reg[19]_i_1_n_0 ,\add_ln28_83_reg_4820_reg[19]_i_1_n_1 ,\add_ln28_83_reg_4820_reg[19]_i_1_n_2 ,\add_ln28_83_reg_4820_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_83_reg_4820[19]_i_2_n_0 ,add_ln28_82_reg_4800[18:16]}),
        .O(add_ln28_83_fu_2353_p2[19:16]),
        .S({\add_ln28_83_reg_4820[19]_i_3_n_0 ,\add_ln28_83_reg_4820[19]_i_4_n_0 ,\add_ln28_83_reg_4820[19]_i_5_n_0 ,\add_ln28_83_reg_4820[19]_i_6_n_0 }));
  FDRE \add_ln28_83_reg_4820_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[1]),
        .Q(add_ln28_83_reg_4820[1]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[20]),
        .Q(add_ln28_83_reg_4820[20]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[20]_i_2 
       (.CI(\add_ln28_83_reg_4820_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_83_reg_4820_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_83_reg_4820_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_83_fu_2353_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_83_reg_4820_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[2]),
        .Q(add_ln28_83_reg_4820[2]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[3]),
        .Q(add_ln28_83_reg_4820[3]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_83_reg_4820_reg[3]_i_1_n_0 ,\add_ln28_83_reg_4820_reg[3]_i_1_n_1 ,\add_ln28_83_reg_4820_reg[3]_i_1_n_2 ,\add_ln28_83_reg_4820_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_82_reg_4800[3:0]),
        .O(add_ln28_83_fu_2353_p2[3:0]),
        .S({\add_ln28_83_reg_4820[3]_i_2_n_0 ,\add_ln28_83_reg_4820[3]_i_3_n_0 ,\add_ln28_83_reg_4820[3]_i_4_n_0 ,\add_ln28_83_reg_4820[3]_i_5_n_0 }));
  FDRE \add_ln28_83_reg_4820_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[4]),
        .Q(add_ln28_83_reg_4820[4]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[5]),
        .Q(add_ln28_83_reg_4820[5]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[6]),
        .Q(add_ln28_83_reg_4820[6]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[7]),
        .Q(add_ln28_83_reg_4820[7]),
        .R(1'b0));
  CARRY4 \add_ln28_83_reg_4820_reg[7]_i_1 
       (.CI(\add_ln28_83_reg_4820_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_83_reg_4820_reg[7]_i_1_n_0 ,\add_ln28_83_reg_4820_reg[7]_i_1_n_1 ,\add_ln28_83_reg_4820_reg[7]_i_1_n_2 ,\add_ln28_83_reg_4820_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_82_reg_4800[7:4]),
        .O(add_ln28_83_fu_2353_p2[7:4]),
        .S({\add_ln28_83_reg_4820[7]_i_2_n_0 ,\add_ln28_83_reg_4820[7]_i_3_n_0 ,\add_ln28_83_reg_4820[7]_i_4_n_0 ,\add_ln28_83_reg_4820[7]_i_5_n_0 }));
  FDRE \add_ln28_83_reg_4820_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[8]),
        .Q(add_ln28_83_reg_4820[8]),
        .R(1'b0));
  FDRE \add_ln28_83_reg_4820_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage95_11001),
        .D(add_ln28_83_fu_2353_p2[9]),
        .Q(add_ln28_83_reg_4820[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_84_reg_4805[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage94),
        .O(add_ln28_84_reg_48050));
  FDRE \add_ln28_84_reg_4805_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_17),
        .Q(add_ln28_84_reg_4805[0]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_7),
        .Q(add_ln28_84_reg_4805[10]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_6),
        .Q(add_ln28_84_reg_4805[11]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_5),
        .Q(add_ln28_84_reg_4805[12]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_4),
        .Q(add_ln28_84_reg_4805[13]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_3),
        .Q(add_ln28_84_reg_4805[14]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_2),
        .Q(add_ln28_84_reg_4805[15]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_1),
        .Q(add_ln28_84_reg_4805[16]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_0),
        .Q(add_ln28_84_reg_4805[17]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_16),
        .Q(add_ln28_84_reg_4805[1]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_15),
        .Q(add_ln28_84_reg_4805[2]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_14),
        .Q(add_ln28_84_reg_4805[3]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_13),
        .Q(add_ln28_84_reg_4805[4]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_12),
        .Q(add_ln28_84_reg_4805[5]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_11),
        .Q(add_ln28_84_reg_4805[6]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_10),
        .Q(add_ln28_84_reg_4805[7]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_9),
        .Q(add_ln28_84_reg_4805[8]),
        .R(1'b0));
  FDRE \add_ln28_84_reg_4805_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_84_reg_48050),
        .D(mac_muladd_9s_9s_18s_18_4_1_U94_n_8),
        .Q(add_ln28_84_reg_4805[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_85_reg_4847[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage96),
        .O(add_ln28_85_reg_48470));
  FDRE \add_ln28_85_reg_4847_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_19),
        .Q(add_ln28_85_reg_4847[0]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_9),
        .Q(add_ln28_85_reg_4847[10]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_8),
        .Q(add_ln28_85_reg_4847[11]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_7),
        .Q(add_ln28_85_reg_4847[12]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_6),
        .Q(add_ln28_85_reg_4847[13]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_5),
        .Q(add_ln28_85_reg_4847[14]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_4),
        .Q(add_ln28_85_reg_4847[15]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_3),
        .Q(add_ln28_85_reg_4847[16]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_2),
        .Q(add_ln28_85_reg_4847[17]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_1),
        .Q(add_ln28_85_reg_4847[18]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_18),
        .Q(add_ln28_85_reg_4847[1]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_17),
        .Q(add_ln28_85_reg_4847[2]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_16),
        .Q(add_ln28_85_reg_4847[3]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_15),
        .Q(add_ln28_85_reg_4847[4]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_14),
        .Q(add_ln28_85_reg_4847[5]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_13),
        .Q(add_ln28_85_reg_4847[6]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_12),
        .Q(add_ln28_85_reg_4847[7]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_11),
        .Q(add_ln28_85_reg_4847[8]),
        .R(1'b0));
  FDRE \add_ln28_85_reg_4847_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_85_reg_48470),
        .D(mac_muladd_9s_9s_18s_19_4_1_U95_n_10),
        .Q(add_ln28_85_reg_4847[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_86_reg_4868[17]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage97),
        .O(add_ln28_86_reg_48680));
  FDRE \add_ln28_86_reg_4868_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_17),
        .Q(add_ln28_86_reg_4868[0]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_7),
        .Q(add_ln28_86_reg_4868[10]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_6),
        .Q(add_ln28_86_reg_4868[11]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_5),
        .Q(add_ln28_86_reg_4868[12]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_4),
        .Q(add_ln28_86_reg_4868[13]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_3),
        .Q(add_ln28_86_reg_4868[14]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_2),
        .Q(add_ln28_86_reg_4868[15]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_1),
        .Q(add_ln28_86_reg_4868[16]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_0),
        .Q(add_ln28_86_reg_4868[17]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_16),
        .Q(add_ln28_86_reg_4868[1]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_15),
        .Q(add_ln28_86_reg_4868[2]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_14),
        .Q(add_ln28_86_reg_4868[3]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_13),
        .Q(add_ln28_86_reg_4868[4]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_12),
        .Q(add_ln28_86_reg_4868[5]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_11),
        .Q(add_ln28_86_reg_4868[6]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_10),
        .Q(add_ln28_86_reg_4868[7]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_9),
        .Q(add_ln28_86_reg_4868[8]),
        .R(1'b0));
  FDRE \add_ln28_86_reg_4868_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_86_reg_48680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U96_n_8),
        .Q(add_ln28_86_reg_4868[9]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[0] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_19),
        .Q(add_ln28_87_reg_4910[0]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[10] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_9),
        .Q(add_ln28_87_reg_4910[10]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[11] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_8),
        .Q(add_ln28_87_reg_4910[11]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[12] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_7),
        .Q(add_ln28_87_reg_4910[12]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[13] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_6),
        .Q(add_ln28_87_reg_4910[13]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[14] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_5),
        .Q(add_ln28_87_reg_4910[14]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[15] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_4),
        .Q(add_ln28_87_reg_4910[15]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[16] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_3),
        .Q(add_ln28_87_reg_4910[16]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[17] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_2),
        .Q(add_ln28_87_reg_4910[17]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[18] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_1),
        .Q(add_ln28_87_reg_4910[18]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[1] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_18),
        .Q(add_ln28_87_reg_4910[1]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[2] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_17),
        .Q(add_ln28_87_reg_4910[2]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[3] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_16),
        .Q(add_ln28_87_reg_4910[3]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[4] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_15),
        .Q(add_ln28_87_reg_4910[4]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[5] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_14),
        .Q(add_ln28_87_reg_4910[5]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[6] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_13),
        .Q(add_ln28_87_reg_4910[6]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[7] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_12),
        .Q(add_ln28_87_reg_4910[7]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[8] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_11),
        .Q(add_ln28_87_reg_4910[8]),
        .R(1'b0));
  FDRE \add_ln28_87_reg_4910_reg[9] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(mac_muladd_9s_9s_18s_19_4_1_U97_n_10),
        .Q(add_ln28_87_reg_4910[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[11]_i_2 
       (.I0(add_ln28_87_reg_4910[11]),
        .I1(add_ln28_85_reg_4847[11]),
        .O(\add_ln28_88_reg_4932[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[11]_i_3 
       (.I0(add_ln28_87_reg_4910[10]),
        .I1(add_ln28_85_reg_4847[10]),
        .O(\add_ln28_88_reg_4932[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[11]_i_4 
       (.I0(add_ln28_87_reg_4910[9]),
        .I1(add_ln28_85_reg_4847[9]),
        .O(\add_ln28_88_reg_4932[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[11]_i_5 
       (.I0(add_ln28_87_reg_4910[8]),
        .I1(add_ln28_85_reg_4847[8]),
        .O(\add_ln28_88_reg_4932[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[15]_i_2 
       (.I0(add_ln28_87_reg_4910[15]),
        .I1(add_ln28_85_reg_4847[15]),
        .O(\add_ln28_88_reg_4932[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[15]_i_3 
       (.I0(add_ln28_87_reg_4910[14]),
        .I1(add_ln28_85_reg_4847[14]),
        .O(\add_ln28_88_reg_4932[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[15]_i_4 
       (.I0(add_ln28_87_reg_4910[13]),
        .I1(add_ln28_85_reg_4847[13]),
        .O(\add_ln28_88_reg_4932[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[15]_i_5 
       (.I0(add_ln28_87_reg_4910[12]),
        .I1(add_ln28_85_reg_4847[12]),
        .O(\add_ln28_88_reg_4932[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_88_reg_4932[19]_i_3 
       (.I0(add_ln28_87_reg_4910[18]),
        .O(\add_ln28_88_reg_4932[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[19]_i_4 
       (.I0(add_ln28_87_reg_4910[18]),
        .I1(add_ln28_85_reg_4847[18]),
        .O(\add_ln28_88_reg_4932[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[19]_i_5 
       (.I0(add_ln28_87_reg_4910[17]),
        .I1(add_ln28_85_reg_4847[17]),
        .O(\add_ln28_88_reg_4932[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[19]_i_6 
       (.I0(add_ln28_87_reg_4910[16]),
        .I1(add_ln28_85_reg_4847[16]),
        .O(\add_ln28_88_reg_4932[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[3]_i_2 
       (.I0(add_ln28_87_reg_4910[3]),
        .I1(add_ln28_85_reg_4847[3]),
        .O(\add_ln28_88_reg_4932[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[3]_i_3 
       (.I0(add_ln28_87_reg_4910[2]),
        .I1(add_ln28_85_reg_4847[2]),
        .O(\add_ln28_88_reg_4932[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[3]_i_4 
       (.I0(add_ln28_87_reg_4910[1]),
        .I1(add_ln28_85_reg_4847[1]),
        .O(\add_ln28_88_reg_4932[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[3]_i_5 
       (.I0(add_ln28_87_reg_4910[0]),
        .I1(add_ln28_85_reg_4847[0]),
        .O(\add_ln28_88_reg_4932[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[7]_i_2 
       (.I0(add_ln28_87_reg_4910[7]),
        .I1(add_ln28_85_reg_4847[7]),
        .O(\add_ln28_88_reg_4932[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[7]_i_3 
       (.I0(add_ln28_87_reg_4910[6]),
        .I1(add_ln28_85_reg_4847[6]),
        .O(\add_ln28_88_reg_4932[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[7]_i_4 
       (.I0(add_ln28_87_reg_4910[5]),
        .I1(add_ln28_85_reg_4847[5]),
        .O(\add_ln28_88_reg_4932[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_88_reg_4932[7]_i_5 
       (.I0(add_ln28_87_reg_4910[4]),
        .I1(add_ln28_85_reg_4847[4]),
        .O(\add_ln28_88_reg_4932[7]_i_5_n_0 ));
  FDRE \add_ln28_88_reg_4932_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[0]),
        .Q(add_ln28_88_reg_4932[0]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[10]),
        .Q(add_ln28_88_reg_4932[10]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[11]),
        .Q(add_ln28_88_reg_4932[11]),
        .R(1'b0));
  CARRY4 \add_ln28_88_reg_4932_reg[11]_i_1 
       (.CI(\add_ln28_88_reg_4932_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_88_reg_4932_reg[11]_i_1_n_0 ,\add_ln28_88_reg_4932_reg[11]_i_1_n_1 ,\add_ln28_88_reg_4932_reg[11]_i_1_n_2 ,\add_ln28_88_reg_4932_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_87_reg_4910[11:8]),
        .O(add_ln28_88_fu_2494_p2[11:8]),
        .S({\add_ln28_88_reg_4932[11]_i_2_n_0 ,\add_ln28_88_reg_4932[11]_i_3_n_0 ,\add_ln28_88_reg_4932[11]_i_4_n_0 ,\add_ln28_88_reg_4932[11]_i_5_n_0 }));
  FDRE \add_ln28_88_reg_4932_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[12]),
        .Q(add_ln28_88_reg_4932[12]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[13]),
        .Q(add_ln28_88_reg_4932[13]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[14]),
        .Q(add_ln28_88_reg_4932[14]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[15]),
        .Q(add_ln28_88_reg_4932[15]),
        .R(1'b0));
  CARRY4 \add_ln28_88_reg_4932_reg[15]_i_1 
       (.CI(\add_ln28_88_reg_4932_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_88_reg_4932_reg[15]_i_1_n_0 ,\add_ln28_88_reg_4932_reg[15]_i_1_n_1 ,\add_ln28_88_reg_4932_reg[15]_i_1_n_2 ,\add_ln28_88_reg_4932_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_87_reg_4910[15:12]),
        .O(add_ln28_88_fu_2494_p2[15:12]),
        .S({\add_ln28_88_reg_4932[15]_i_2_n_0 ,\add_ln28_88_reg_4932[15]_i_3_n_0 ,\add_ln28_88_reg_4932[15]_i_4_n_0 ,\add_ln28_88_reg_4932[15]_i_5_n_0 }));
  FDRE \add_ln28_88_reg_4932_reg[16] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[16]),
        .Q(add_ln28_88_reg_4932[16]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[17] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[17]),
        .Q(add_ln28_88_reg_4932[17]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[18] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[18]),
        .Q(add_ln28_88_reg_4932[18]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[19] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[19]),
        .Q(add_ln28_88_reg_4932[19]),
        .R(1'b0));
  CARRY4 \add_ln28_88_reg_4932_reg[19]_i_2 
       (.CI(\add_ln28_88_reg_4932_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_88_reg_4932_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_88_reg_4932_reg[19]_i_2_n_1 ,\add_ln28_88_reg_4932_reg[19]_i_2_n_2 ,\add_ln28_88_reg_4932_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_88_reg_4932[19]_i_3_n_0 ,add_ln28_87_reg_4910[17:16]}),
        .O(add_ln28_88_fu_2494_p2[19:16]),
        .S({1'b1,\add_ln28_88_reg_4932[19]_i_4_n_0 ,\add_ln28_88_reg_4932[19]_i_5_n_0 ,\add_ln28_88_reg_4932[19]_i_6_n_0 }));
  FDRE \add_ln28_88_reg_4932_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[1]),
        .Q(add_ln28_88_reg_4932[1]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[2]),
        .Q(add_ln28_88_reg_4932[2]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[3]),
        .Q(add_ln28_88_reg_4932[3]),
        .R(1'b0));
  CARRY4 \add_ln28_88_reg_4932_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_88_reg_4932_reg[3]_i_1_n_0 ,\add_ln28_88_reg_4932_reg[3]_i_1_n_1 ,\add_ln28_88_reg_4932_reg[3]_i_1_n_2 ,\add_ln28_88_reg_4932_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_87_reg_4910[3:0]),
        .O(add_ln28_88_fu_2494_p2[3:0]),
        .S({\add_ln28_88_reg_4932[3]_i_2_n_0 ,\add_ln28_88_reg_4932[3]_i_3_n_0 ,\add_ln28_88_reg_4932[3]_i_4_n_0 ,\add_ln28_88_reg_4932[3]_i_5_n_0 }));
  FDRE \add_ln28_88_reg_4932_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[4]),
        .Q(add_ln28_88_reg_4932[4]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[5]),
        .Q(add_ln28_88_reg_4932[5]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[6]),
        .Q(add_ln28_88_reg_4932[6]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[7]),
        .Q(add_ln28_88_reg_4932[7]),
        .R(1'b0));
  CARRY4 \add_ln28_88_reg_4932_reg[7]_i_1 
       (.CI(\add_ln28_88_reg_4932_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_88_reg_4932_reg[7]_i_1_n_0 ,\add_ln28_88_reg_4932_reg[7]_i_1_n_1 ,\add_ln28_88_reg_4932_reg[7]_i_1_n_2 ,\add_ln28_88_reg_4932_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_87_reg_4910[7:4]),
        .O(add_ln28_88_fu_2494_p2[7:4]),
        .S({\add_ln28_88_reg_4932[7]_i_2_n_0 ,\add_ln28_88_reg_4932[7]_i_3_n_0 ,\add_ln28_88_reg_4932[7]_i_4_n_0 ,\add_ln28_88_reg_4932[7]_i_5_n_0 }));
  FDRE \add_ln28_88_reg_4932_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[8]),
        .Q(add_ln28_88_reg_4932[8]),
        .R(1'b0));
  FDRE \add_ln28_88_reg_4932_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln28_88_fu_2494_p2[9]),
        .Q(add_ln28_88_reg_4932[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_8_reg_3354[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage18),
        .O(add_ln28_8_reg_33540));
  FDRE \add_ln28_8_reg_3354_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_19),
        .Q(add_ln28_8_reg_3354[0]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_9),
        .Q(add_ln28_8_reg_3354[10]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_8),
        .Q(add_ln28_8_reg_3354[11]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_7),
        .Q(add_ln28_8_reg_3354[12]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_6),
        .Q(add_ln28_8_reg_3354[13]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_5),
        .Q(add_ln28_8_reg_3354[14]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_4),
        .Q(add_ln28_8_reg_3354[15]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_3),
        .Q(add_ln28_8_reg_3354[16]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_2),
        .Q(add_ln28_8_reg_3354[17]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_1),
        .Q(add_ln28_8_reg_3354[18]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_18),
        .Q(add_ln28_8_reg_3354[1]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_17),
        .Q(add_ln28_8_reg_3354[2]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_16),
        .Q(add_ln28_8_reg_3354[3]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_15),
        .Q(add_ln28_8_reg_3354[4]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_14),
        .Q(add_ln28_8_reg_3354[5]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_13),
        .Q(add_ln28_8_reg_3354[6]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_12),
        .Q(add_ln28_8_reg_3354[7]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_11),
        .Q(add_ln28_8_reg_3354[8]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_3354_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_33540),
        .D(mac_muladd_9s_9s_18s_19_4_1_U45_n_10),
        .Q(add_ln28_8_reg_3354[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln28_90_reg_4963[18]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(add_ln28_90_reg_49630));
  FDRE \add_ln28_90_reg_4963_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_18),
        .Q(add_ln28_90_reg_4963[0]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_8),
        .Q(add_ln28_90_reg_4963[10]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_7),
        .Q(add_ln28_90_reg_4963[11]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_6),
        .Q(add_ln28_90_reg_4963[12]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_5),
        .Q(add_ln28_90_reg_4963[13]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_4),
        .Q(add_ln28_90_reg_4963[14]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_3),
        .Q(add_ln28_90_reg_4963[15]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_2),
        .Q(add_ln28_90_reg_4963[16]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_1),
        .Q(add_ln28_90_reg_4963[17]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_0),
        .Q(add_ln28_90_reg_4963[18]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_17),
        .Q(add_ln28_90_reg_4963[1]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_16),
        .Q(add_ln28_90_reg_4963[2]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_15),
        .Q(add_ln28_90_reg_4963[3]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_14),
        .Q(add_ln28_90_reg_4963[4]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_13),
        .Q(add_ln28_90_reg_4963[5]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_12),
        .Q(add_ln28_90_reg_4963[6]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_11),
        .Q(add_ln28_90_reg_4963[7]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_10),
        .Q(add_ln28_90_reg_4963[8]),
        .R(1'b0));
  FDRE \add_ln28_90_reg_4963_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_90_reg_49630),
        .D(mac_muladd_9s_9s_18s_19_4_1_U100_n_9),
        .Q(add_ln28_90_reg_4963[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln28_91_reg_4958[17]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(add_ln28_91_reg_49580));
  FDRE \add_ln28_91_reg_4958_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_17),
        .Q(add_ln28_91_reg_4958[0]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_7),
        .Q(add_ln28_91_reg_4958[10]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_6),
        .Q(add_ln28_91_reg_4958[11]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_5),
        .Q(add_ln28_91_reg_4958[12]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_4),
        .Q(add_ln28_91_reg_4958[13]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_3),
        .Q(add_ln28_91_reg_4958[14]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_2),
        .Q(add_ln28_91_reg_4958[15]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_1),
        .Q(add_ln28_91_reg_4958[16]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_0),
        .Q(add_ln28_91_reg_4958[17]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_16),
        .Q(add_ln28_91_reg_4958[1]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_15),
        .Q(add_ln28_91_reg_4958[2]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_14),
        .Q(add_ln28_91_reg_4958[3]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_13),
        .Q(add_ln28_91_reg_4958[4]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_12),
        .Q(add_ln28_91_reg_4958[5]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_11),
        .Q(add_ln28_91_reg_4958[6]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_10),
        .Q(add_ln28_91_reg_4958[7]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_9),
        .Q(add_ln28_91_reg_4958[8]),
        .R(1'b0));
  FDRE \add_ln28_91_reg_4958_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_91_reg_49580),
        .D(mac_muladd_9s_9s_18s_18_4_1_U99_n_8),
        .Q(add_ln28_91_reg_4958[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln28_92_reg_4968[17]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .I2(ap_enable_reg_pp0_iter1),
        .O(add_ln28_92_reg_49680));
  FDRE \add_ln28_92_reg_4968_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_17),
        .Q(add_ln28_92_reg_4968[0]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_7),
        .Q(add_ln28_92_reg_4968[10]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_6),
        .Q(add_ln28_92_reg_4968[11]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_5),
        .Q(add_ln28_92_reg_4968[12]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_4),
        .Q(add_ln28_92_reg_4968[13]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_3),
        .Q(add_ln28_92_reg_4968[14]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_2),
        .Q(add_ln28_92_reg_4968[15]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_1),
        .Q(add_ln28_92_reg_4968[16]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_0),
        .Q(add_ln28_92_reg_4968[17]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_16),
        .Q(add_ln28_92_reg_4968[1]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_15),
        .Q(add_ln28_92_reg_4968[2]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_14),
        .Q(add_ln28_92_reg_4968[3]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_13),
        .Q(add_ln28_92_reg_4968[4]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_12),
        .Q(add_ln28_92_reg_4968[5]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_11),
        .Q(add_ln28_92_reg_4968[6]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_10),
        .Q(add_ln28_92_reg_4968[7]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_9),
        .Q(add_ln28_92_reg_4968[8]),
        .R(1'b0));
  FDRE \add_ln28_92_reg_4968_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_92_reg_49680),
        .D(mac_muladd_9s_9s_18s_18_4_1_U101_n_8),
        .Q(add_ln28_92_reg_4968[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[11]_i_2 
       (.I0(add_ln28_92_reg_4968[11]),
        .I1(add_ln28_91_reg_4958[11]),
        .O(\add_ln28_93_reg_4973[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[11]_i_3 
       (.I0(add_ln28_92_reg_4968[10]),
        .I1(add_ln28_91_reg_4958[10]),
        .O(\add_ln28_93_reg_4973[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[11]_i_4 
       (.I0(add_ln28_92_reg_4968[9]),
        .I1(add_ln28_91_reg_4958[9]),
        .O(\add_ln28_93_reg_4973[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[11]_i_5 
       (.I0(add_ln28_92_reg_4968[8]),
        .I1(add_ln28_91_reg_4958[8]),
        .O(\add_ln28_93_reg_4973[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[15]_i_2 
       (.I0(add_ln28_92_reg_4968[15]),
        .I1(add_ln28_91_reg_4958[15]),
        .O(\add_ln28_93_reg_4973[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[15]_i_3 
       (.I0(add_ln28_92_reg_4968[14]),
        .I1(add_ln28_91_reg_4958[14]),
        .O(\add_ln28_93_reg_4973[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[15]_i_4 
       (.I0(add_ln28_92_reg_4968[13]),
        .I1(add_ln28_91_reg_4958[13]),
        .O(\add_ln28_93_reg_4973[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[15]_i_5 
       (.I0(add_ln28_92_reg_4968[12]),
        .I1(add_ln28_91_reg_4958[12]),
        .O(\add_ln28_93_reg_4973[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_93_reg_4973[18]_i_3 
       (.I0(add_ln28_92_reg_4968[17]),
        .O(\add_ln28_93_reg_4973[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[18]_i_4 
       (.I0(add_ln28_92_reg_4968[17]),
        .I1(add_ln28_91_reg_4958[17]),
        .O(\add_ln28_93_reg_4973[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[18]_i_5 
       (.I0(add_ln28_92_reg_4968[16]),
        .I1(add_ln28_91_reg_4958[16]),
        .O(\add_ln28_93_reg_4973[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[3]_i_2 
       (.I0(add_ln28_92_reg_4968[3]),
        .I1(add_ln28_91_reg_4958[3]),
        .O(\add_ln28_93_reg_4973[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[3]_i_3 
       (.I0(add_ln28_92_reg_4968[2]),
        .I1(add_ln28_91_reg_4958[2]),
        .O(\add_ln28_93_reg_4973[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[3]_i_4 
       (.I0(add_ln28_92_reg_4968[1]),
        .I1(add_ln28_91_reg_4958[1]),
        .O(\add_ln28_93_reg_4973[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[3]_i_5 
       (.I0(add_ln28_92_reg_4968[0]),
        .I1(add_ln28_91_reg_4958[0]),
        .O(\add_ln28_93_reg_4973[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[7]_i_2 
       (.I0(add_ln28_92_reg_4968[7]),
        .I1(add_ln28_91_reg_4958[7]),
        .O(\add_ln28_93_reg_4973[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[7]_i_3 
       (.I0(add_ln28_92_reg_4968[6]),
        .I1(add_ln28_91_reg_4958[6]),
        .O(\add_ln28_93_reg_4973[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[7]_i_4 
       (.I0(add_ln28_92_reg_4968[5]),
        .I1(add_ln28_91_reg_4958[5]),
        .O(\add_ln28_93_reg_4973[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_93_reg_4973[7]_i_5 
       (.I0(add_ln28_92_reg_4968[4]),
        .I1(add_ln28_91_reg_4958[4]),
        .O(\add_ln28_93_reg_4973[7]_i_5_n_0 ));
  FDRE \add_ln28_93_reg_4973_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[0]),
        .Q(add_ln28_93_reg_4973[0]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[10]),
        .Q(add_ln28_93_reg_4973[10]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[11]),
        .Q(add_ln28_93_reg_4973[11]),
        .R(1'b0));
  CARRY4 \add_ln28_93_reg_4973_reg[11]_i_1 
       (.CI(\add_ln28_93_reg_4973_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_93_reg_4973_reg[11]_i_1_n_0 ,\add_ln28_93_reg_4973_reg[11]_i_1_n_1 ,\add_ln28_93_reg_4973_reg[11]_i_1_n_2 ,\add_ln28_93_reg_4973_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_92_reg_4968[11:8]),
        .O(add_ln28_93_fu_2512_p2[11:8]),
        .S({\add_ln28_93_reg_4973[11]_i_2_n_0 ,\add_ln28_93_reg_4973[11]_i_3_n_0 ,\add_ln28_93_reg_4973[11]_i_4_n_0 ,\add_ln28_93_reg_4973[11]_i_5_n_0 }));
  FDRE \add_ln28_93_reg_4973_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[12]),
        .Q(add_ln28_93_reg_4973[12]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[13]),
        .Q(add_ln28_93_reg_4973[13]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[14]),
        .Q(add_ln28_93_reg_4973[14]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[15]),
        .Q(add_ln28_93_reg_4973[15]),
        .R(1'b0));
  CARRY4 \add_ln28_93_reg_4973_reg[15]_i_1 
       (.CI(\add_ln28_93_reg_4973_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_93_reg_4973_reg[15]_i_1_n_0 ,\add_ln28_93_reg_4973_reg[15]_i_1_n_1 ,\add_ln28_93_reg_4973_reg[15]_i_1_n_2 ,\add_ln28_93_reg_4973_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_92_reg_4968[15:12]),
        .O(add_ln28_93_fu_2512_p2[15:12]),
        .S({\add_ln28_93_reg_4973[15]_i_2_n_0 ,\add_ln28_93_reg_4973[15]_i_3_n_0 ,\add_ln28_93_reg_4973[15]_i_4_n_0 ,\add_ln28_93_reg_4973[15]_i_5_n_0 }));
  FDRE \add_ln28_93_reg_4973_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[16]),
        .Q(add_ln28_93_reg_4973[16]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[17]),
        .Q(add_ln28_93_reg_4973[17]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[18]),
        .Q(add_ln28_93_reg_4973[18]),
        .R(1'b0));
  CARRY4 \add_ln28_93_reg_4973_reg[18]_i_2 
       (.CI(\add_ln28_93_reg_4973_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_93_reg_4973_reg[18]_i_2_CO_UNCONNECTED [3:2],\add_ln28_93_reg_4973_reg[18]_i_2_n_2 ,\add_ln28_93_reg_4973_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_93_reg_4973[18]_i_3_n_0 ,add_ln28_92_reg_4968[16]}),
        .O({\NLW_add_ln28_93_reg_4973_reg[18]_i_2_O_UNCONNECTED [3],add_ln28_93_fu_2512_p2[18:16]}),
        .S({1'b0,1'b1,\add_ln28_93_reg_4973[18]_i_4_n_0 ,\add_ln28_93_reg_4973[18]_i_5_n_0 }));
  FDRE \add_ln28_93_reg_4973_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[1]),
        .Q(add_ln28_93_reg_4973[1]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[2]),
        .Q(add_ln28_93_reg_4973[2]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[3]),
        .Q(add_ln28_93_reg_4973[3]),
        .R(1'b0));
  CARRY4 \add_ln28_93_reg_4973_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_93_reg_4973_reg[3]_i_1_n_0 ,\add_ln28_93_reg_4973_reg[3]_i_1_n_1 ,\add_ln28_93_reg_4973_reg[3]_i_1_n_2 ,\add_ln28_93_reg_4973_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_92_reg_4968[3:0]),
        .O(add_ln28_93_fu_2512_p2[3:0]),
        .S({\add_ln28_93_reg_4973[3]_i_2_n_0 ,\add_ln28_93_reg_4973[3]_i_3_n_0 ,\add_ln28_93_reg_4973[3]_i_4_n_0 ,\add_ln28_93_reg_4973[3]_i_5_n_0 }));
  FDRE \add_ln28_93_reg_4973_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[4]),
        .Q(add_ln28_93_reg_4973[4]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[5]),
        .Q(add_ln28_93_reg_4973[5]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[6]),
        .Q(add_ln28_93_reg_4973[6]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[7]),
        .Q(add_ln28_93_reg_4973[7]),
        .R(1'b0));
  CARRY4 \add_ln28_93_reg_4973_reg[7]_i_1 
       (.CI(\add_ln28_93_reg_4973_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_93_reg_4973_reg[7]_i_1_n_0 ,\add_ln28_93_reg_4973_reg[7]_i_1_n_1 ,\add_ln28_93_reg_4973_reg[7]_i_1_n_2 ,\add_ln28_93_reg_4973_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_92_reg_4968[7:4]),
        .O(add_ln28_93_fu_2512_p2[7:4]),
        .S({\add_ln28_93_reg_4973[7]_i_2_n_0 ,\add_ln28_93_reg_4973[7]_i_3_n_0 ,\add_ln28_93_reg_4973[7]_i_4_n_0 ,\add_ln28_93_reg_4973[7]_i_5_n_0 }));
  FDRE \add_ln28_93_reg_4973_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[8]),
        .Q(add_ln28_93_reg_4973[8]),
        .R(1'b0));
  FDRE \add_ln28_93_reg_4973_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage5_11001),
        .D(add_ln28_93_fu_2512_p2[9]),
        .Q(add_ln28_93_reg_4973[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[11]_i_2 
       (.I0(add_ln28_93_reg_4973[11]),
        .I1(add_ln28_90_reg_4963[11]),
        .O(\add_ln28_94_reg_4978[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[11]_i_3 
       (.I0(add_ln28_93_reg_4973[10]),
        .I1(add_ln28_90_reg_4963[10]),
        .O(\add_ln28_94_reg_4978[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[11]_i_4 
       (.I0(add_ln28_93_reg_4973[9]),
        .I1(add_ln28_90_reg_4963[9]),
        .O(\add_ln28_94_reg_4978[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[11]_i_5 
       (.I0(add_ln28_93_reg_4973[8]),
        .I1(add_ln28_90_reg_4963[8]),
        .O(\add_ln28_94_reg_4978[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[15]_i_2 
       (.I0(add_ln28_93_reg_4973[15]),
        .I1(add_ln28_90_reg_4963[15]),
        .O(\add_ln28_94_reg_4978[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[15]_i_3 
       (.I0(add_ln28_93_reg_4973[14]),
        .I1(add_ln28_90_reg_4963[14]),
        .O(\add_ln28_94_reg_4978[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[15]_i_4 
       (.I0(add_ln28_93_reg_4973[13]),
        .I1(add_ln28_90_reg_4963[13]),
        .O(\add_ln28_94_reg_4978[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[15]_i_5 
       (.I0(add_ln28_93_reg_4973[12]),
        .I1(add_ln28_90_reg_4963[12]),
        .O(\add_ln28_94_reg_4978[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_94_reg_4978[19]_i_3 
       (.I0(add_ln28_93_reg_4973[18]),
        .O(\add_ln28_94_reg_4978[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[19]_i_4 
       (.I0(add_ln28_93_reg_4973[18]),
        .I1(add_ln28_90_reg_4963[18]),
        .O(\add_ln28_94_reg_4978[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[19]_i_5 
       (.I0(add_ln28_93_reg_4973[17]),
        .I1(add_ln28_90_reg_4963[17]),
        .O(\add_ln28_94_reg_4978[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[19]_i_6 
       (.I0(add_ln28_93_reg_4973[16]),
        .I1(add_ln28_90_reg_4963[16]),
        .O(\add_ln28_94_reg_4978[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[3]_i_2 
       (.I0(add_ln28_93_reg_4973[3]),
        .I1(add_ln28_90_reg_4963[3]),
        .O(\add_ln28_94_reg_4978[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[3]_i_3 
       (.I0(add_ln28_93_reg_4973[2]),
        .I1(add_ln28_90_reg_4963[2]),
        .O(\add_ln28_94_reg_4978[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[3]_i_4 
       (.I0(add_ln28_93_reg_4973[1]),
        .I1(add_ln28_90_reg_4963[1]),
        .O(\add_ln28_94_reg_4978[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[3]_i_5 
       (.I0(add_ln28_93_reg_4973[0]),
        .I1(add_ln28_90_reg_4963[0]),
        .O(\add_ln28_94_reg_4978[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[7]_i_2 
       (.I0(add_ln28_93_reg_4973[7]),
        .I1(add_ln28_90_reg_4963[7]),
        .O(\add_ln28_94_reg_4978[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[7]_i_3 
       (.I0(add_ln28_93_reg_4973[6]),
        .I1(add_ln28_90_reg_4963[6]),
        .O(\add_ln28_94_reg_4978[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[7]_i_4 
       (.I0(add_ln28_93_reg_4973[5]),
        .I1(add_ln28_90_reg_4963[5]),
        .O(\add_ln28_94_reg_4978[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_94_reg_4978[7]_i_5 
       (.I0(add_ln28_93_reg_4973[4]),
        .I1(add_ln28_90_reg_4963[4]),
        .O(\add_ln28_94_reg_4978[7]_i_5_n_0 ));
  FDRE \add_ln28_94_reg_4978_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[0]),
        .Q(add_ln28_94_reg_4978[0]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[10]),
        .Q(add_ln28_94_reg_4978[10]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[11]),
        .Q(add_ln28_94_reg_4978[11]),
        .R(1'b0));
  CARRY4 \add_ln28_94_reg_4978_reg[11]_i_1 
       (.CI(\add_ln28_94_reg_4978_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_94_reg_4978_reg[11]_i_1_n_0 ,\add_ln28_94_reg_4978_reg[11]_i_1_n_1 ,\add_ln28_94_reg_4978_reg[11]_i_1_n_2 ,\add_ln28_94_reg_4978_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_93_reg_4973[11:8]),
        .O(add_ln28_94_fu_2524_p2[11:8]),
        .S({\add_ln28_94_reg_4978[11]_i_2_n_0 ,\add_ln28_94_reg_4978[11]_i_3_n_0 ,\add_ln28_94_reg_4978[11]_i_4_n_0 ,\add_ln28_94_reg_4978[11]_i_5_n_0 }));
  FDRE \add_ln28_94_reg_4978_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[12]),
        .Q(add_ln28_94_reg_4978[12]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[13]),
        .Q(add_ln28_94_reg_4978[13]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[14]),
        .Q(add_ln28_94_reg_4978[14]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[15]),
        .Q(add_ln28_94_reg_4978[15]),
        .R(1'b0));
  CARRY4 \add_ln28_94_reg_4978_reg[15]_i_1 
       (.CI(\add_ln28_94_reg_4978_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_94_reg_4978_reg[15]_i_1_n_0 ,\add_ln28_94_reg_4978_reg[15]_i_1_n_1 ,\add_ln28_94_reg_4978_reg[15]_i_1_n_2 ,\add_ln28_94_reg_4978_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_93_reg_4973[15:12]),
        .O(add_ln28_94_fu_2524_p2[15:12]),
        .S({\add_ln28_94_reg_4978[15]_i_2_n_0 ,\add_ln28_94_reg_4978[15]_i_3_n_0 ,\add_ln28_94_reg_4978[15]_i_4_n_0 ,\add_ln28_94_reg_4978[15]_i_5_n_0 }));
  FDRE \add_ln28_94_reg_4978_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[16]),
        .Q(add_ln28_94_reg_4978[16]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[17]),
        .Q(add_ln28_94_reg_4978[17]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[18]),
        .Q(add_ln28_94_reg_4978[18]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[19]),
        .Q(add_ln28_94_reg_4978[19]),
        .R(1'b0));
  CARRY4 \add_ln28_94_reg_4978_reg[19]_i_2 
       (.CI(\add_ln28_94_reg_4978_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_94_reg_4978_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_94_reg_4978_reg[19]_i_2_n_1 ,\add_ln28_94_reg_4978_reg[19]_i_2_n_2 ,\add_ln28_94_reg_4978_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_94_reg_4978[19]_i_3_n_0 ,add_ln28_93_reg_4973[17:16]}),
        .O(add_ln28_94_fu_2524_p2[19:16]),
        .S({1'b1,\add_ln28_94_reg_4978[19]_i_4_n_0 ,\add_ln28_94_reg_4978[19]_i_5_n_0 ,\add_ln28_94_reg_4978[19]_i_6_n_0 }));
  FDRE \add_ln28_94_reg_4978_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[1]),
        .Q(add_ln28_94_reg_4978[1]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[2]),
        .Q(add_ln28_94_reg_4978[2]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[3]),
        .Q(add_ln28_94_reg_4978[3]),
        .R(1'b0));
  CARRY4 \add_ln28_94_reg_4978_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_94_reg_4978_reg[3]_i_1_n_0 ,\add_ln28_94_reg_4978_reg[3]_i_1_n_1 ,\add_ln28_94_reg_4978_reg[3]_i_1_n_2 ,\add_ln28_94_reg_4978_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_93_reg_4973[3:0]),
        .O(add_ln28_94_fu_2524_p2[3:0]),
        .S({\add_ln28_94_reg_4978[3]_i_2_n_0 ,\add_ln28_94_reg_4978[3]_i_3_n_0 ,\add_ln28_94_reg_4978[3]_i_4_n_0 ,\add_ln28_94_reg_4978[3]_i_5_n_0 }));
  FDRE \add_ln28_94_reg_4978_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[4]),
        .Q(add_ln28_94_reg_4978[4]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[5]),
        .Q(add_ln28_94_reg_4978[5]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[6]),
        .Q(add_ln28_94_reg_4978[6]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[7]),
        .Q(add_ln28_94_reg_4978[7]),
        .R(1'b0));
  CARRY4 \add_ln28_94_reg_4978_reg[7]_i_1 
       (.CI(\add_ln28_94_reg_4978_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_94_reg_4978_reg[7]_i_1_n_0 ,\add_ln28_94_reg_4978_reg[7]_i_1_n_1 ,\add_ln28_94_reg_4978_reg[7]_i_1_n_2 ,\add_ln28_94_reg_4978_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_93_reg_4973[7:4]),
        .O(add_ln28_94_fu_2524_p2[7:4]),
        .S({\add_ln28_94_reg_4978[7]_i_2_n_0 ,\add_ln28_94_reg_4978[7]_i_3_n_0 ,\add_ln28_94_reg_4978[7]_i_4_n_0 ,\add_ln28_94_reg_4978[7]_i_5_n_0 }));
  FDRE \add_ln28_94_reg_4978_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[8]),
        .Q(add_ln28_94_reg_4978[8]),
        .R(1'b0));
  FDRE \add_ln28_94_reg_4978_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage6_11001),
        .D(add_ln28_94_fu_2524_p2[9]),
        .Q(add_ln28_94_reg_4978[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[11]_i_2 
       (.I0(add_ln28_94_reg_4978[11]),
        .I1(add_ln28_88_reg_4932[11]),
        .O(\add_ln28_95_reg_4983[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[11]_i_3 
       (.I0(add_ln28_94_reg_4978[10]),
        .I1(add_ln28_88_reg_4932[10]),
        .O(\add_ln28_95_reg_4983[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[11]_i_4 
       (.I0(add_ln28_94_reg_4978[9]),
        .I1(add_ln28_88_reg_4932[9]),
        .O(\add_ln28_95_reg_4983[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[11]_i_5 
       (.I0(add_ln28_94_reg_4978[8]),
        .I1(add_ln28_88_reg_4932[8]),
        .O(\add_ln28_95_reg_4983[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[15]_i_2 
       (.I0(add_ln28_94_reg_4978[15]),
        .I1(add_ln28_88_reg_4932[15]),
        .O(\add_ln28_95_reg_4983[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[15]_i_3 
       (.I0(add_ln28_94_reg_4978[14]),
        .I1(add_ln28_88_reg_4932[14]),
        .O(\add_ln28_95_reg_4983[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[15]_i_4 
       (.I0(add_ln28_94_reg_4978[13]),
        .I1(add_ln28_88_reg_4932[13]),
        .O(\add_ln28_95_reg_4983[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[15]_i_5 
       (.I0(add_ln28_94_reg_4978[12]),
        .I1(add_ln28_88_reg_4932[12]),
        .O(\add_ln28_95_reg_4983[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_95_reg_4983[19]_i_2 
       (.I0(add_ln28_94_reg_4978[19]),
        .O(\add_ln28_95_reg_4983[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[19]_i_3 
       (.I0(add_ln28_94_reg_4978[19]),
        .I1(add_ln28_88_reg_4932[19]),
        .O(\add_ln28_95_reg_4983[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[19]_i_4 
       (.I0(add_ln28_94_reg_4978[18]),
        .I1(add_ln28_88_reg_4932[18]),
        .O(\add_ln28_95_reg_4983[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[19]_i_5 
       (.I0(add_ln28_94_reg_4978[17]),
        .I1(add_ln28_88_reg_4932[17]),
        .O(\add_ln28_95_reg_4983[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[19]_i_6 
       (.I0(add_ln28_94_reg_4978[16]),
        .I1(add_ln28_88_reg_4932[16]),
        .O(\add_ln28_95_reg_4983[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_95_reg_4983[20]_i_1 
       (.I0(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .I1(ap_CS_fsm_pp0_stage7),
        .O(ap_block_pp0_stage7_11001));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[3]_i_2 
       (.I0(add_ln28_94_reg_4978[3]),
        .I1(add_ln28_88_reg_4932[3]),
        .O(\add_ln28_95_reg_4983[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[3]_i_3 
       (.I0(add_ln28_94_reg_4978[2]),
        .I1(add_ln28_88_reg_4932[2]),
        .O(\add_ln28_95_reg_4983[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[3]_i_4 
       (.I0(add_ln28_94_reg_4978[1]),
        .I1(add_ln28_88_reg_4932[1]),
        .O(\add_ln28_95_reg_4983[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[3]_i_5 
       (.I0(add_ln28_94_reg_4978[0]),
        .I1(add_ln28_88_reg_4932[0]),
        .O(\add_ln28_95_reg_4983[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[7]_i_2 
       (.I0(add_ln28_94_reg_4978[7]),
        .I1(add_ln28_88_reg_4932[7]),
        .O(\add_ln28_95_reg_4983[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[7]_i_3 
       (.I0(add_ln28_94_reg_4978[6]),
        .I1(add_ln28_88_reg_4932[6]),
        .O(\add_ln28_95_reg_4983[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[7]_i_4 
       (.I0(add_ln28_94_reg_4978[5]),
        .I1(add_ln28_88_reg_4932[5]),
        .O(\add_ln28_95_reg_4983[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_95_reg_4983[7]_i_5 
       (.I0(add_ln28_94_reg_4978[4]),
        .I1(add_ln28_88_reg_4932[4]),
        .O(\add_ln28_95_reg_4983[7]_i_5_n_0 ));
  FDRE \add_ln28_95_reg_4983_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[0]),
        .Q(add_ln28_95_reg_4983[0]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[10]),
        .Q(add_ln28_95_reg_4983[10]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[11]),
        .Q(add_ln28_95_reg_4983[11]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[11]_i_1 
       (.CI(\add_ln28_95_reg_4983_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_95_reg_4983_reg[11]_i_1_n_0 ,\add_ln28_95_reg_4983_reg[11]_i_1_n_1 ,\add_ln28_95_reg_4983_reg[11]_i_1_n_2 ,\add_ln28_95_reg_4983_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_94_reg_4978[11:8]),
        .O(add_ln28_95_fu_2536_p2[11:8]),
        .S({\add_ln28_95_reg_4983[11]_i_2_n_0 ,\add_ln28_95_reg_4983[11]_i_3_n_0 ,\add_ln28_95_reg_4983[11]_i_4_n_0 ,\add_ln28_95_reg_4983[11]_i_5_n_0 }));
  FDRE \add_ln28_95_reg_4983_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[12]),
        .Q(add_ln28_95_reg_4983[12]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[13]),
        .Q(add_ln28_95_reg_4983[13]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[14]),
        .Q(add_ln28_95_reg_4983[14]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[15]),
        .Q(add_ln28_95_reg_4983[15]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[15]_i_1 
       (.CI(\add_ln28_95_reg_4983_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_95_reg_4983_reg[15]_i_1_n_0 ,\add_ln28_95_reg_4983_reg[15]_i_1_n_1 ,\add_ln28_95_reg_4983_reg[15]_i_1_n_2 ,\add_ln28_95_reg_4983_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_94_reg_4978[15:12]),
        .O(add_ln28_95_fu_2536_p2[15:12]),
        .S({\add_ln28_95_reg_4983[15]_i_2_n_0 ,\add_ln28_95_reg_4983[15]_i_3_n_0 ,\add_ln28_95_reg_4983[15]_i_4_n_0 ,\add_ln28_95_reg_4983[15]_i_5_n_0 }));
  FDRE \add_ln28_95_reg_4983_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[16]),
        .Q(add_ln28_95_reg_4983[16]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[17]),
        .Q(add_ln28_95_reg_4983[17]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[18]),
        .Q(add_ln28_95_reg_4983[18]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[19]),
        .Q(add_ln28_95_reg_4983[19]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[19]_i_1 
       (.CI(\add_ln28_95_reg_4983_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_95_reg_4983_reg[19]_i_1_n_0 ,\add_ln28_95_reg_4983_reg[19]_i_1_n_1 ,\add_ln28_95_reg_4983_reg[19]_i_1_n_2 ,\add_ln28_95_reg_4983_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_95_reg_4983[19]_i_2_n_0 ,add_ln28_94_reg_4978[18:16]}),
        .O(add_ln28_95_fu_2536_p2[19:16]),
        .S({\add_ln28_95_reg_4983[19]_i_3_n_0 ,\add_ln28_95_reg_4983[19]_i_4_n_0 ,\add_ln28_95_reg_4983[19]_i_5_n_0 ,\add_ln28_95_reg_4983[19]_i_6_n_0 }));
  FDRE \add_ln28_95_reg_4983_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[1]),
        .Q(add_ln28_95_reg_4983[1]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[20]),
        .Q(add_ln28_95_reg_4983[20]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[20]_i_2 
       (.CI(\add_ln28_95_reg_4983_reg[19]_i_1_n_0 ),
        .CO(\NLW_add_ln28_95_reg_4983_reg[20]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln28_95_reg_4983_reg[20]_i_2_O_UNCONNECTED [3:1],add_ln28_95_fu_2536_p2[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln28_95_reg_4983_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[2]),
        .Q(add_ln28_95_reg_4983[2]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[3]),
        .Q(add_ln28_95_reg_4983[3]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_95_reg_4983_reg[3]_i_1_n_0 ,\add_ln28_95_reg_4983_reg[3]_i_1_n_1 ,\add_ln28_95_reg_4983_reg[3]_i_1_n_2 ,\add_ln28_95_reg_4983_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_94_reg_4978[3:0]),
        .O(add_ln28_95_fu_2536_p2[3:0]),
        .S({\add_ln28_95_reg_4983[3]_i_2_n_0 ,\add_ln28_95_reg_4983[3]_i_3_n_0 ,\add_ln28_95_reg_4983[3]_i_4_n_0 ,\add_ln28_95_reg_4983[3]_i_5_n_0 }));
  FDRE \add_ln28_95_reg_4983_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[4]),
        .Q(add_ln28_95_reg_4983[4]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[5]),
        .Q(add_ln28_95_reg_4983[5]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[6]),
        .Q(add_ln28_95_reg_4983[6]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[7]),
        .Q(add_ln28_95_reg_4983[7]),
        .R(1'b0));
  CARRY4 \add_ln28_95_reg_4983_reg[7]_i_1 
       (.CI(\add_ln28_95_reg_4983_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_95_reg_4983_reg[7]_i_1_n_0 ,\add_ln28_95_reg_4983_reg[7]_i_1_n_1 ,\add_ln28_95_reg_4983_reg[7]_i_1_n_2 ,\add_ln28_95_reg_4983_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_94_reg_4978[7:4]),
        .O(add_ln28_95_fu_2536_p2[7:4]),
        .S({\add_ln28_95_reg_4983[7]_i_2_n_0 ,\add_ln28_95_reg_4983[7]_i_3_n_0 ,\add_ln28_95_reg_4983[7]_i_4_n_0 ,\add_ln28_95_reg_4983[7]_i_5_n_0 }));
  FDRE \add_ln28_95_reg_4983_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[8]),
        .Q(add_ln28_95_reg_4983[8]),
        .R(1'b0));
  FDRE \add_ln28_95_reg_4983_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage7_11001),
        .D(add_ln28_95_fu_2536_p2[9]),
        .Q(add_ln28_95_reg_4983[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[11]_i_2 
       (.I0(add_ln28_95_reg_4983[11]),
        .I1(add_ln28_83_reg_4820[11]),
        .O(\add_ln28_96_reg_4988[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[11]_i_3 
       (.I0(add_ln28_95_reg_4983[10]),
        .I1(add_ln28_83_reg_4820[10]),
        .O(\add_ln28_96_reg_4988[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[11]_i_4 
       (.I0(add_ln28_95_reg_4983[9]),
        .I1(add_ln28_83_reg_4820[9]),
        .O(\add_ln28_96_reg_4988[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[11]_i_5 
       (.I0(add_ln28_95_reg_4983[8]),
        .I1(add_ln28_83_reg_4820[8]),
        .O(\add_ln28_96_reg_4988[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[15]_i_2 
       (.I0(add_ln28_95_reg_4983[15]),
        .I1(add_ln28_83_reg_4820[15]),
        .O(\add_ln28_96_reg_4988[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[15]_i_3 
       (.I0(add_ln28_95_reg_4983[14]),
        .I1(add_ln28_83_reg_4820[14]),
        .O(\add_ln28_96_reg_4988[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[15]_i_4 
       (.I0(add_ln28_95_reg_4983[13]),
        .I1(add_ln28_83_reg_4820[13]),
        .O(\add_ln28_96_reg_4988[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[15]_i_5 
       (.I0(add_ln28_95_reg_4983[12]),
        .I1(add_ln28_83_reg_4820[12]),
        .O(\add_ln28_96_reg_4988[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[19]_i_2 
       (.I0(add_ln28_95_reg_4983[19]),
        .I1(add_ln28_83_reg_4820[19]),
        .O(\add_ln28_96_reg_4988[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[19]_i_3 
       (.I0(add_ln28_95_reg_4983[18]),
        .I1(add_ln28_83_reg_4820[18]),
        .O(\add_ln28_96_reg_4988[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[19]_i_4 
       (.I0(add_ln28_95_reg_4983[17]),
        .I1(add_ln28_83_reg_4820[17]),
        .O(\add_ln28_96_reg_4988[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[19]_i_5 
       (.I0(add_ln28_95_reg_4983[16]),
        .I1(add_ln28_83_reg_4820[16]),
        .O(\add_ln28_96_reg_4988[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_96_reg_4988[21]_i_3 
       (.I0(add_ln28_95_reg_4983[20]),
        .O(\add_ln28_96_reg_4988[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[21]_i_4 
       (.I0(add_ln28_95_reg_4983[20]),
        .I1(add_ln28_83_reg_4820[20]),
        .O(\add_ln28_96_reg_4988[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[3]_i_2 
       (.I0(add_ln28_95_reg_4983[3]),
        .I1(add_ln28_83_reg_4820[3]),
        .O(\add_ln28_96_reg_4988[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[3]_i_3 
       (.I0(add_ln28_95_reg_4983[2]),
        .I1(add_ln28_83_reg_4820[2]),
        .O(\add_ln28_96_reg_4988[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[3]_i_4 
       (.I0(add_ln28_95_reg_4983[1]),
        .I1(add_ln28_83_reg_4820[1]),
        .O(\add_ln28_96_reg_4988[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[3]_i_5 
       (.I0(add_ln28_95_reg_4983[0]),
        .I1(add_ln28_83_reg_4820[0]),
        .O(\add_ln28_96_reg_4988[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[7]_i_2 
       (.I0(add_ln28_95_reg_4983[7]),
        .I1(add_ln28_83_reg_4820[7]),
        .O(\add_ln28_96_reg_4988[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[7]_i_3 
       (.I0(add_ln28_95_reg_4983[6]),
        .I1(add_ln28_83_reg_4820[6]),
        .O(\add_ln28_96_reg_4988[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[7]_i_4 
       (.I0(add_ln28_95_reg_4983[5]),
        .I1(add_ln28_83_reg_4820[5]),
        .O(\add_ln28_96_reg_4988[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_96_reg_4988[7]_i_5 
       (.I0(add_ln28_95_reg_4983[4]),
        .I1(add_ln28_83_reg_4820[4]),
        .O(\add_ln28_96_reg_4988[7]_i_5_n_0 ));
  FDRE \add_ln28_96_reg_4988_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[0]),
        .Q(add_ln28_96_reg_4988[0]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[10]),
        .Q(add_ln28_96_reg_4988[10]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[11]),
        .Q(add_ln28_96_reg_4988[11]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[11]_i_1 
       (.CI(\add_ln28_96_reg_4988_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_96_reg_4988_reg[11]_i_1_n_0 ,\add_ln28_96_reg_4988_reg[11]_i_1_n_1 ,\add_ln28_96_reg_4988_reg[11]_i_1_n_2 ,\add_ln28_96_reg_4988_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_95_reg_4983[11:8]),
        .O(add_ln28_96_fu_2548_p2[11:8]),
        .S({\add_ln28_96_reg_4988[11]_i_2_n_0 ,\add_ln28_96_reg_4988[11]_i_3_n_0 ,\add_ln28_96_reg_4988[11]_i_4_n_0 ,\add_ln28_96_reg_4988[11]_i_5_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[12]),
        .Q(add_ln28_96_reg_4988[12]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[13]),
        .Q(add_ln28_96_reg_4988[13]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[14]),
        .Q(add_ln28_96_reg_4988[14]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[15]),
        .Q(add_ln28_96_reg_4988[15]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[15]_i_1 
       (.CI(\add_ln28_96_reg_4988_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_96_reg_4988_reg[15]_i_1_n_0 ,\add_ln28_96_reg_4988_reg[15]_i_1_n_1 ,\add_ln28_96_reg_4988_reg[15]_i_1_n_2 ,\add_ln28_96_reg_4988_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_95_reg_4983[15:12]),
        .O(add_ln28_96_fu_2548_p2[15:12]),
        .S({\add_ln28_96_reg_4988[15]_i_2_n_0 ,\add_ln28_96_reg_4988[15]_i_3_n_0 ,\add_ln28_96_reg_4988[15]_i_4_n_0 ,\add_ln28_96_reg_4988[15]_i_5_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[16]),
        .Q(add_ln28_96_reg_4988[16]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[17]),
        .Q(add_ln28_96_reg_4988[17]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[18]),
        .Q(add_ln28_96_reg_4988[18]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[19]),
        .Q(add_ln28_96_reg_4988[19]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[19]_i_1 
       (.CI(\add_ln28_96_reg_4988_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_96_reg_4988_reg[19]_i_1_n_0 ,\add_ln28_96_reg_4988_reg[19]_i_1_n_1 ,\add_ln28_96_reg_4988_reg[19]_i_1_n_2 ,\add_ln28_96_reg_4988_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_95_reg_4983[19:16]),
        .O(add_ln28_96_fu_2548_p2[19:16]),
        .S({\add_ln28_96_reg_4988[19]_i_2_n_0 ,\add_ln28_96_reg_4988[19]_i_3_n_0 ,\add_ln28_96_reg_4988[19]_i_4_n_0 ,\add_ln28_96_reg_4988[19]_i_5_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[1]),
        .Q(add_ln28_96_reg_4988[1]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[20]),
        .Q(add_ln28_96_reg_4988[20]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[21]),
        .Q(add_ln28_96_reg_4988[21]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[21]_i_2 
       (.CI(\add_ln28_96_reg_4988_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_96_reg_4988_reg[21]_i_2_CO_UNCONNECTED [3:1],\add_ln28_96_reg_4988_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln28_96_reg_4988[21]_i_3_n_0 }),
        .O({\NLW_add_ln28_96_reg_4988_reg[21]_i_2_O_UNCONNECTED [3:2],add_ln28_96_fu_2548_p2[21:20]}),
        .S({1'b0,1'b0,1'b1,\add_ln28_96_reg_4988[21]_i_4_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[2]),
        .Q(add_ln28_96_reg_4988[2]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[3]),
        .Q(add_ln28_96_reg_4988[3]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_96_reg_4988_reg[3]_i_1_n_0 ,\add_ln28_96_reg_4988_reg[3]_i_1_n_1 ,\add_ln28_96_reg_4988_reg[3]_i_1_n_2 ,\add_ln28_96_reg_4988_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_95_reg_4983[3:0]),
        .O(add_ln28_96_fu_2548_p2[3:0]),
        .S({\add_ln28_96_reg_4988[3]_i_2_n_0 ,\add_ln28_96_reg_4988[3]_i_3_n_0 ,\add_ln28_96_reg_4988[3]_i_4_n_0 ,\add_ln28_96_reg_4988[3]_i_5_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[4]),
        .Q(add_ln28_96_reg_4988[4]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[5]),
        .Q(add_ln28_96_reg_4988[5]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[6]),
        .Q(add_ln28_96_reg_4988[6]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[7]),
        .Q(add_ln28_96_reg_4988[7]),
        .R(1'b0));
  CARRY4 \add_ln28_96_reg_4988_reg[7]_i_1 
       (.CI(\add_ln28_96_reg_4988_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_96_reg_4988_reg[7]_i_1_n_0 ,\add_ln28_96_reg_4988_reg[7]_i_1_n_1 ,\add_ln28_96_reg_4988_reg[7]_i_1_n_2 ,\add_ln28_96_reg_4988_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_95_reg_4983[7:4]),
        .O(add_ln28_96_fu_2548_p2[7:4]),
        .S({\add_ln28_96_reg_4988[7]_i_2_n_0 ,\add_ln28_96_reg_4988[7]_i_3_n_0 ,\add_ln28_96_reg_4988[7]_i_4_n_0 ,\add_ln28_96_reg_4988[7]_i_5_n_0 }));
  FDRE \add_ln28_96_reg_4988_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[8]),
        .Q(add_ln28_96_reg_4988[8]),
        .R(1'b0));
  FDRE \add_ln28_96_reg_4988_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage8_11001),
        .D(add_ln28_96_fu_2548_p2[9]),
        .Q(add_ln28_96_reg_4988[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[11]_i_2 
       (.I0(add_ln28_96_reg_4988[11]),
        .I1(add_ln28_72_reg_4593[11]),
        .O(\add_ln28_97_reg_4993[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[11]_i_3 
       (.I0(add_ln28_96_reg_4988[10]),
        .I1(add_ln28_72_reg_4593[10]),
        .O(\add_ln28_97_reg_4993[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[11]_i_4 
       (.I0(add_ln28_96_reg_4988[9]),
        .I1(add_ln28_72_reg_4593[9]),
        .O(\add_ln28_97_reg_4993[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[11]_i_5 
       (.I0(add_ln28_96_reg_4988[8]),
        .I1(add_ln28_72_reg_4593[8]),
        .O(\add_ln28_97_reg_4993[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[15]_i_2 
       (.I0(add_ln28_96_reg_4988[15]),
        .I1(add_ln28_72_reg_4593[15]),
        .O(\add_ln28_97_reg_4993[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[15]_i_3 
       (.I0(add_ln28_96_reg_4988[14]),
        .I1(add_ln28_72_reg_4593[14]),
        .O(\add_ln28_97_reg_4993[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[15]_i_4 
       (.I0(add_ln28_96_reg_4988[13]),
        .I1(add_ln28_72_reg_4593[13]),
        .O(\add_ln28_97_reg_4993[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[15]_i_5 
       (.I0(add_ln28_96_reg_4988[12]),
        .I1(add_ln28_72_reg_4593[12]),
        .O(\add_ln28_97_reg_4993[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[19]_i_2 
       (.I0(add_ln28_96_reg_4988[19]),
        .I1(add_ln28_72_reg_4593[19]),
        .O(\add_ln28_97_reg_4993[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[19]_i_3 
       (.I0(add_ln28_96_reg_4988[18]),
        .I1(add_ln28_72_reg_4593[18]),
        .O(\add_ln28_97_reg_4993[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[19]_i_4 
       (.I0(add_ln28_96_reg_4988[17]),
        .I1(add_ln28_72_reg_4593[17]),
        .O(\add_ln28_97_reg_4993[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[19]_i_5 
       (.I0(add_ln28_96_reg_4988[16]),
        .I1(add_ln28_72_reg_4593[16]),
        .O(\add_ln28_97_reg_4993[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_97_reg_4993[22]_i_3 
       (.I0(add_ln28_96_reg_4988[21]),
        .O(\add_ln28_97_reg_4993[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[22]_i_4 
       (.I0(add_ln28_96_reg_4988[21]),
        .I1(add_ln28_72_reg_4593[21]),
        .O(\add_ln28_97_reg_4993[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[22]_i_5 
       (.I0(add_ln28_96_reg_4988[20]),
        .I1(add_ln28_72_reg_4593[20]),
        .O(\add_ln28_97_reg_4993[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[3]_i_2 
       (.I0(add_ln28_96_reg_4988[3]),
        .I1(add_ln28_72_reg_4593[3]),
        .O(\add_ln28_97_reg_4993[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[3]_i_3 
       (.I0(add_ln28_96_reg_4988[2]),
        .I1(add_ln28_72_reg_4593[2]),
        .O(\add_ln28_97_reg_4993[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[3]_i_4 
       (.I0(add_ln28_96_reg_4988[1]),
        .I1(add_ln28_72_reg_4593[1]),
        .O(\add_ln28_97_reg_4993[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[3]_i_5 
       (.I0(add_ln28_96_reg_4988[0]),
        .I1(add_ln28_72_reg_4593[0]),
        .O(\add_ln28_97_reg_4993[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[7]_i_2 
       (.I0(add_ln28_96_reg_4988[7]),
        .I1(add_ln28_72_reg_4593[7]),
        .O(\add_ln28_97_reg_4993[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[7]_i_3 
       (.I0(add_ln28_96_reg_4988[6]),
        .I1(add_ln28_72_reg_4593[6]),
        .O(\add_ln28_97_reg_4993[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[7]_i_4 
       (.I0(add_ln28_96_reg_4988[5]),
        .I1(add_ln28_72_reg_4593[5]),
        .O(\add_ln28_97_reg_4993[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_97_reg_4993[7]_i_5 
       (.I0(add_ln28_96_reg_4988[4]),
        .I1(add_ln28_72_reg_4593[4]),
        .O(\add_ln28_97_reg_4993[7]_i_5_n_0 ));
  FDRE \add_ln28_97_reg_4993_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[0]),
        .Q(add_ln28_97_reg_4993[0]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[10]),
        .Q(add_ln28_97_reg_4993[10]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[11]),
        .Q(add_ln28_97_reg_4993[11]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[11]_i_1 
       (.CI(\add_ln28_97_reg_4993_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_97_reg_4993_reg[11]_i_1_n_0 ,\add_ln28_97_reg_4993_reg[11]_i_1_n_1 ,\add_ln28_97_reg_4993_reg[11]_i_1_n_2 ,\add_ln28_97_reg_4993_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_96_reg_4988[11:8]),
        .O(add_ln28_97_fu_2560_p2[11:8]),
        .S({\add_ln28_97_reg_4993[11]_i_2_n_0 ,\add_ln28_97_reg_4993[11]_i_3_n_0 ,\add_ln28_97_reg_4993[11]_i_4_n_0 ,\add_ln28_97_reg_4993[11]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[12]),
        .Q(add_ln28_97_reg_4993[12]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[13]),
        .Q(add_ln28_97_reg_4993[13]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[14]),
        .Q(add_ln28_97_reg_4993[14]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[15]),
        .Q(add_ln28_97_reg_4993[15]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[15]_i_1 
       (.CI(\add_ln28_97_reg_4993_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_97_reg_4993_reg[15]_i_1_n_0 ,\add_ln28_97_reg_4993_reg[15]_i_1_n_1 ,\add_ln28_97_reg_4993_reg[15]_i_1_n_2 ,\add_ln28_97_reg_4993_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_96_reg_4988[15:12]),
        .O(add_ln28_97_fu_2560_p2[15:12]),
        .S({\add_ln28_97_reg_4993[15]_i_2_n_0 ,\add_ln28_97_reg_4993[15]_i_3_n_0 ,\add_ln28_97_reg_4993[15]_i_4_n_0 ,\add_ln28_97_reg_4993[15]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[16]),
        .Q(add_ln28_97_reg_4993[16]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[17]),
        .Q(add_ln28_97_reg_4993[17]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[18]),
        .Q(add_ln28_97_reg_4993[18]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[19]),
        .Q(add_ln28_97_reg_4993[19]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[19]_i_1 
       (.CI(\add_ln28_97_reg_4993_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_97_reg_4993_reg[19]_i_1_n_0 ,\add_ln28_97_reg_4993_reg[19]_i_1_n_1 ,\add_ln28_97_reg_4993_reg[19]_i_1_n_2 ,\add_ln28_97_reg_4993_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_96_reg_4988[19:16]),
        .O(add_ln28_97_fu_2560_p2[19:16]),
        .S({\add_ln28_97_reg_4993[19]_i_2_n_0 ,\add_ln28_97_reg_4993[19]_i_3_n_0 ,\add_ln28_97_reg_4993[19]_i_4_n_0 ,\add_ln28_97_reg_4993[19]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[1]),
        .Q(add_ln28_97_reg_4993[1]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[20]),
        .Q(add_ln28_97_reg_4993[20]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[21]),
        .Q(add_ln28_97_reg_4993[21]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[22]),
        .Q(add_ln28_97_reg_4993[22]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[22]_i_2 
       (.CI(\add_ln28_97_reg_4993_reg[19]_i_1_n_0 ),
        .CO({\NLW_add_ln28_97_reg_4993_reg[22]_i_2_CO_UNCONNECTED [3:2],\add_ln28_97_reg_4993_reg[22]_i_2_n_2 ,\add_ln28_97_reg_4993_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln28_97_reg_4993[22]_i_3_n_0 ,add_ln28_96_reg_4988[20]}),
        .O({\NLW_add_ln28_97_reg_4993_reg[22]_i_2_O_UNCONNECTED [3],add_ln28_97_fu_2560_p2[22:20]}),
        .S({1'b0,1'b1,\add_ln28_97_reg_4993[22]_i_4_n_0 ,\add_ln28_97_reg_4993[22]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[2]),
        .Q(add_ln28_97_reg_4993[2]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[3]),
        .Q(add_ln28_97_reg_4993[3]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_97_reg_4993_reg[3]_i_1_n_0 ,\add_ln28_97_reg_4993_reg[3]_i_1_n_1 ,\add_ln28_97_reg_4993_reg[3]_i_1_n_2 ,\add_ln28_97_reg_4993_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_96_reg_4988[3:0]),
        .O(add_ln28_97_fu_2560_p2[3:0]),
        .S({\add_ln28_97_reg_4993[3]_i_2_n_0 ,\add_ln28_97_reg_4993[3]_i_3_n_0 ,\add_ln28_97_reg_4993[3]_i_4_n_0 ,\add_ln28_97_reg_4993[3]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[4]),
        .Q(add_ln28_97_reg_4993[4]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[5]),
        .Q(add_ln28_97_reg_4993[5]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[6]),
        .Q(add_ln28_97_reg_4993[6]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[7]),
        .Q(add_ln28_97_reg_4993[7]),
        .R(1'b0));
  CARRY4 \add_ln28_97_reg_4993_reg[7]_i_1 
       (.CI(\add_ln28_97_reg_4993_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_97_reg_4993_reg[7]_i_1_n_0 ,\add_ln28_97_reg_4993_reg[7]_i_1_n_1 ,\add_ln28_97_reg_4993_reg[7]_i_1_n_2 ,\add_ln28_97_reg_4993_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_96_reg_4988[7:4]),
        .O(add_ln28_97_fu_2560_p2[7:4]),
        .S({\add_ln28_97_reg_4993[7]_i_2_n_0 ,\add_ln28_97_reg_4993[7]_i_3_n_0 ,\add_ln28_97_reg_4993[7]_i_4_n_0 ,\add_ln28_97_reg_4993[7]_i_5_n_0 }));
  FDRE \add_ln28_97_reg_4993_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[8]),
        .Q(add_ln28_97_reg_4993[8]),
        .R(1'b0));
  FDRE \add_ln28_97_reg_4993_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage9_11001),
        .D(add_ln28_97_fu_2560_p2[9]),
        .Q(add_ln28_97_reg_4993[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[11]_i_2 
       (.I0(add_ln28_8_reg_3354[11]),
        .I1(add_ln28_6_reg_3301[11]),
        .O(\add_ln28_9_reg_3370[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[11]_i_3 
       (.I0(add_ln28_8_reg_3354[10]),
        .I1(add_ln28_6_reg_3301[10]),
        .O(\add_ln28_9_reg_3370[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[11]_i_4 
       (.I0(add_ln28_8_reg_3354[9]),
        .I1(add_ln28_6_reg_3301[9]),
        .O(\add_ln28_9_reg_3370[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[11]_i_5 
       (.I0(add_ln28_8_reg_3354[8]),
        .I1(add_ln28_6_reg_3301[8]),
        .O(\add_ln28_9_reg_3370[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[15]_i_2 
       (.I0(add_ln28_8_reg_3354[15]),
        .I1(add_ln28_6_reg_3301[15]),
        .O(\add_ln28_9_reg_3370[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[15]_i_3 
       (.I0(add_ln28_8_reg_3354[14]),
        .I1(add_ln28_6_reg_3301[14]),
        .O(\add_ln28_9_reg_3370[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[15]_i_4 
       (.I0(add_ln28_8_reg_3354[13]),
        .I1(add_ln28_6_reg_3301[13]),
        .O(\add_ln28_9_reg_3370[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[15]_i_5 
       (.I0(add_ln28_8_reg_3354[12]),
        .I1(add_ln28_6_reg_3301[12]),
        .O(\add_ln28_9_reg_3370[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_9_reg_3370[19]_i_1 
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage19),
        .O(ap_block_pp0_stage19_11001));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln28_9_reg_3370[19]_i_3 
       (.I0(add_ln28_8_reg_3354[18]),
        .O(\add_ln28_9_reg_3370[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[19]_i_4 
       (.I0(add_ln28_8_reg_3354[18]),
        .I1(add_ln28_6_reg_3301[18]),
        .O(\add_ln28_9_reg_3370[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[19]_i_5 
       (.I0(add_ln28_8_reg_3354[17]),
        .I1(add_ln28_6_reg_3301[17]),
        .O(\add_ln28_9_reg_3370[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[19]_i_6 
       (.I0(add_ln28_8_reg_3354[16]),
        .I1(add_ln28_6_reg_3301[16]),
        .O(\add_ln28_9_reg_3370[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[3]_i_2 
       (.I0(add_ln28_8_reg_3354[3]),
        .I1(add_ln28_6_reg_3301[3]),
        .O(\add_ln28_9_reg_3370[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[3]_i_3 
       (.I0(add_ln28_8_reg_3354[2]),
        .I1(add_ln28_6_reg_3301[2]),
        .O(\add_ln28_9_reg_3370[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[3]_i_4 
       (.I0(add_ln28_8_reg_3354[1]),
        .I1(add_ln28_6_reg_3301[1]),
        .O(\add_ln28_9_reg_3370[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[3]_i_5 
       (.I0(add_ln28_8_reg_3354[0]),
        .I1(add_ln28_6_reg_3301[0]),
        .O(\add_ln28_9_reg_3370[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[7]_i_2 
       (.I0(add_ln28_8_reg_3354[7]),
        .I1(add_ln28_6_reg_3301[7]),
        .O(\add_ln28_9_reg_3370[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[7]_i_3 
       (.I0(add_ln28_8_reg_3354[6]),
        .I1(add_ln28_6_reg_3301[6]),
        .O(\add_ln28_9_reg_3370[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[7]_i_4 
       (.I0(add_ln28_8_reg_3354[5]),
        .I1(add_ln28_6_reg_3301[5]),
        .O(\add_ln28_9_reg_3370[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_9_reg_3370[7]_i_5 
       (.I0(add_ln28_8_reg_3354[4]),
        .I1(add_ln28_6_reg_3301[4]),
        .O(\add_ln28_9_reg_3370[7]_i_5_n_0 ));
  FDRE \add_ln28_9_reg_3370_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[0]),
        .Q(add_ln28_9_reg_3370[0]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[10]),
        .Q(add_ln28_9_reg_3370[10]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[11]),
        .Q(add_ln28_9_reg_3370[11]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_3370_reg[11]_i_1 
       (.CI(\add_ln28_9_reg_3370_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_3370_reg[11]_i_1_n_0 ,\add_ln28_9_reg_3370_reg[11]_i_1_n_1 ,\add_ln28_9_reg_3370_reg[11]_i_1_n_2 ,\add_ln28_9_reg_3370_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_8_reg_3354[11:8]),
        .O(add_ln28_9_fu_513_p2[11:8]),
        .S({\add_ln28_9_reg_3370[11]_i_2_n_0 ,\add_ln28_9_reg_3370[11]_i_3_n_0 ,\add_ln28_9_reg_3370[11]_i_4_n_0 ,\add_ln28_9_reg_3370[11]_i_5_n_0 }));
  FDRE \add_ln28_9_reg_3370_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[12]),
        .Q(add_ln28_9_reg_3370[12]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[13]),
        .Q(add_ln28_9_reg_3370[13]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[14]),
        .Q(add_ln28_9_reg_3370[14]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[15]),
        .Q(add_ln28_9_reg_3370[15]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_3370_reg[15]_i_1 
       (.CI(\add_ln28_9_reg_3370_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_3370_reg[15]_i_1_n_0 ,\add_ln28_9_reg_3370_reg[15]_i_1_n_1 ,\add_ln28_9_reg_3370_reg[15]_i_1_n_2 ,\add_ln28_9_reg_3370_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_8_reg_3354[15:12]),
        .O(add_ln28_9_fu_513_p2[15:12]),
        .S({\add_ln28_9_reg_3370[15]_i_2_n_0 ,\add_ln28_9_reg_3370[15]_i_3_n_0 ,\add_ln28_9_reg_3370[15]_i_4_n_0 ,\add_ln28_9_reg_3370[15]_i_5_n_0 }));
  FDRE \add_ln28_9_reg_3370_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[16]),
        .Q(add_ln28_9_reg_3370[16]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[17]),
        .Q(add_ln28_9_reg_3370[17]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[18]),
        .Q(add_ln28_9_reg_3370[18]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[19]),
        .Q(add_ln28_9_reg_3370[19]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_3370_reg[19]_i_2 
       (.CI(\add_ln28_9_reg_3370_reg[15]_i_1_n_0 ),
        .CO({\NLW_add_ln28_9_reg_3370_reg[19]_i_2_CO_UNCONNECTED [3],\add_ln28_9_reg_3370_reg[19]_i_2_n_1 ,\add_ln28_9_reg_3370_reg[19]_i_2_n_2 ,\add_ln28_9_reg_3370_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_9_reg_3370[19]_i_3_n_0 ,add_ln28_8_reg_3354[17:16]}),
        .O(add_ln28_9_fu_513_p2[19:16]),
        .S({1'b1,\add_ln28_9_reg_3370[19]_i_4_n_0 ,\add_ln28_9_reg_3370[19]_i_5_n_0 ,\add_ln28_9_reg_3370[19]_i_6_n_0 }));
  FDRE \add_ln28_9_reg_3370_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[1]),
        .Q(add_ln28_9_reg_3370[1]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[2]),
        .Q(add_ln28_9_reg_3370[2]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[3]),
        .Q(add_ln28_9_reg_3370[3]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_3370_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_9_reg_3370_reg[3]_i_1_n_0 ,\add_ln28_9_reg_3370_reg[3]_i_1_n_1 ,\add_ln28_9_reg_3370_reg[3]_i_1_n_2 ,\add_ln28_9_reg_3370_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_8_reg_3354[3:0]),
        .O(add_ln28_9_fu_513_p2[3:0]),
        .S({\add_ln28_9_reg_3370[3]_i_2_n_0 ,\add_ln28_9_reg_3370[3]_i_3_n_0 ,\add_ln28_9_reg_3370[3]_i_4_n_0 ,\add_ln28_9_reg_3370[3]_i_5_n_0 }));
  FDRE \add_ln28_9_reg_3370_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[4]),
        .Q(add_ln28_9_reg_3370[4]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[5]),
        .Q(add_ln28_9_reg_3370[5]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[6]),
        .Q(add_ln28_9_reg_3370[6]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[7]),
        .Q(add_ln28_9_reg_3370[7]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_3370_reg[7]_i_1 
       (.CI(\add_ln28_9_reg_3370_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_3370_reg[7]_i_1_n_0 ,\add_ln28_9_reg_3370_reg[7]_i_1_n_1 ,\add_ln28_9_reg_3370_reg[7]_i_1_n_2 ,\add_ln28_9_reg_3370_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln28_8_reg_3354[7:4]),
        .O(add_ln28_9_fu_513_p2[7:4]),
        .S({\add_ln28_9_reg_3370[7]_i_2_n_0 ,\add_ln28_9_reg_3370[7]_i_3_n_0 ,\add_ln28_9_reg_3370[7]_i_4_n_0 ,\add_ln28_9_reg_3370[7]_i_5_n_0 }));
  FDRE \add_ln28_9_reg_3370_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[8]),
        .Q(add_ln28_9_reg_3370[8]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_3370_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage19_11001),
        .D(add_ln28_9_fu_513_p2[9]),
        .Q(add_ln28_9_reg_3370[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[15]));
  LUT5 #(
    .INIT(32'hAEAAFF00)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_data_full_n),
        .I3(ap_CS_fsm_pp0_stage16),
        .I4(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_CS_fsm_pp0_stage17),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[18]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[20]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[21]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[22]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_pp0_stage27),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[28]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[29]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[30]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_CS_fsm_pp0_stage31),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_CS_fsm_pp0_stage32),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(ap_CS_fsm_pp0_stage33),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[33]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(ap_CS_fsm_pp0_stage33),
        .I1(ap_CS_fsm_pp0_stage34),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[34]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_pp0_stage34),
        .I1(ap_CS_fsm_pp0_stage35),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(ap_CS_fsm_pp0_stage35),
        .I1(ap_CS_fsm_pp0_stage36),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(ap_CS_fsm_pp0_stage36),
        .I1(ap_CS_fsm_pp0_stage37),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[37]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[38]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[39]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[40]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage41),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[41]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[42]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage44),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[44]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[45]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[46]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage47),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[47]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[48]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(ap_CS_fsm_pp0_stage49),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[49]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[50]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[51]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage52),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[52]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(ap_CS_fsm_pp0_stage53),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[53]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(ap_CS_fsm_pp0_stage53),
        .I1(ap_CS_fsm_pp0_stage54),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[54]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(ap_CS_fsm_pp0_stage55),
        .I1(ap_CS_fsm_pp0_stage54),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[55]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(ap_CS_fsm_pp0_stage55),
        .I1(ap_CS_fsm_pp0_stage56),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[56]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(ap_CS_fsm_pp0_stage56),
        .I1(ap_CS_fsm_pp0_stage57),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[57]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(ap_CS_fsm_pp0_stage57),
        .I1(ap_CS_fsm_pp0_stage58),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[58]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(ap_CS_fsm_pp0_stage58),
        .I1(ap_CS_fsm_pp0_stage59),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[59]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(ap_CS_fsm_pp0_stage59),
        .I1(ap_CS_fsm_pp0_stage60),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[60]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(ap_CS_fsm_pp0_stage60),
        .I1(ap_CS_fsm_pp0_stage61),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[61]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[62]_i_1 
       (.I0(ap_CS_fsm_pp0_stage61),
        .I1(ap_CS_fsm_pp0_stage62),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[62]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage62),
        .I1(ap_CS_fsm_pp0_stage63),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(ap_CS_fsm_pp0_stage63),
        .I1(ap_CS_fsm_pp0_stage64),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[64]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(ap_CS_fsm_pp0_stage65),
        .I1(ap_CS_fsm_pp0_stage64),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[65]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(ap_CS_fsm_pp0_stage65),
        .I1(ap_CS_fsm_pp0_stage66),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[66]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(ap_CS_fsm_pp0_stage66),
        .I1(ap_CS_fsm_pp0_stage67),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[67]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_CS_fsm_pp0_stage68),
        .I1(ap_CS_fsm_pp0_stage67),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[68]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(ap_CS_fsm_pp0_stage68),
        .I1(ap_CS_fsm_pp0_stage69),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[69]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(ap_CS_fsm_pp0_stage69),
        .I1(ap_CS_fsm_pp0_stage70),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[70]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(ap_CS_fsm_pp0_stage71),
        .I1(ap_CS_fsm_pp0_stage70),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[71]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(ap_CS_fsm_pp0_stage71),
        .I1(ap_CS_fsm_pp0_stage72),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[72]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(ap_CS_fsm_pp0_stage72),
        .I1(ap_CS_fsm_pp0_stage73),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[73]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(ap_CS_fsm_pp0_stage74),
        .I1(ap_CS_fsm_pp0_stage73),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[74]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(ap_CS_fsm_pp0_stage75),
        .I1(ap_CS_fsm_pp0_stage74),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[75]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(ap_CS_fsm_pp0_stage76),
        .I1(ap_CS_fsm_pp0_stage75),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[76]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(ap_CS_fsm_pp0_stage76),
        .I1(ap_CS_fsm_pp0_stage77),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[77]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(ap_CS_fsm_pp0_stage77),
        .I1(ap_CS_fsm_pp0_stage78),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[78]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(ap_CS_fsm_pp0_stage78),
        .I1(ap_CS_fsm_pp0_stage79),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[79]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(ap_CS_fsm_pp0_stage80),
        .I1(ap_CS_fsm_pp0_stage79),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[80]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(ap_CS_fsm_pp0_stage80),
        .I1(ap_CS_fsm_pp0_stage81),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[81]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(ap_CS_fsm_pp0_stage81),
        .I1(ap_CS_fsm_pp0_stage82),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[82]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(ap_CS_fsm_pp0_stage82),
        .I1(ap_CS_fsm_pp0_stage83),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[83]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[84]_i_1 
       (.I0(ap_CS_fsm_pp0_stage83),
        .I1(ap_CS_fsm_pp0_stage84),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[84]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[85]_i_1 
       (.I0(ap_CS_fsm_pp0_stage84),
        .I1(ap_CS_fsm_pp0_stage85),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[85]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(ap_CS_fsm_pp0_stage85),
        .I1(ap_CS_fsm_pp0_stage86),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[86]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(ap_CS_fsm_pp0_stage86),
        .I1(ap_CS_fsm_pp0_stage87),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[87]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[88]_i_1 
       (.I0(ap_CS_fsm_pp0_stage87),
        .I1(ap_CS_fsm_pp0_stage88),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[88]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[89]_i_1 
       (.I0(ap_CS_fsm_pp0_stage88),
        .I1(ap_CS_fsm_pp0_stage89),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[89]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[90]_i_1 
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage89),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[90]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[91]_i_1 
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage91),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[91]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[92]_i_1 
       (.I0(ap_CS_fsm_pp0_stage91),
        .I1(ap_CS_fsm_pp0_stage92),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[92]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(ap_CS_fsm_pp0_stage92),
        .I1(ap_CS_fsm_pp0_stage93),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[93]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[94]_i_1 
       (.I0(ap_CS_fsm_pp0_stage93),
        .I1(ap_CS_fsm_pp0_stage94),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[94]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(ap_CS_fsm_pp0_stage94),
        .I1(ap_CS_fsm_pp0_stage95),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[95]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(ap_CS_fsm_pp0_stage96),
        .I1(ap_CS_fsm_pp0_stage95),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[96]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(ap_CS_fsm_pp0_stage96),
        .I1(ap_CS_fsm_pp0_stage97),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[97]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[98]_i_1 
       (.I0(ap_CS_fsm_pp0_stage97),
        .I1(ap_CS_fsm_pp0_stage98),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[98]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[99]_i_1 
       (.I0(ap_CS_fsm_pp0_stage99),
        .I1(ap_CS_fsm_pp0_stage98),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(ap_NS_fsm[99]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_pp0_stage33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_pp0_stage34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_pp0_stage35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_pp0_stage36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_pp0_stage39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_pp0_stage40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_pp0_stage41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_pp0_stage43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_pp0_stage44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_pp0_stage45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_pp0_stage46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_pp0_stage47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_pp0_stage48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_pp0_stage49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_pp0_stage50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_pp0_stage51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_pp0_stage52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_pp0_stage53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_pp0_stage54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_pp0_stage55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_pp0_stage56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_pp0_stage57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_pp0_stage58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_pp0_stage59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_pp0_stage60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[61]),
        .Q(ap_CS_fsm_pp0_stage61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[62]),
        .Q(ap_CS_fsm_pp0_stage62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_pp0_stage63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(ap_CS_fsm_pp0_stage64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_pp0_stage65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_pp0_stage66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_pp0_stage67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_pp0_stage68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_pp0_stage69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_pp0_stage70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_pp0_stage71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_pp0_stage72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_pp0_stage73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_pp0_stage74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_pp0_stage75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_pp0_stage76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_pp0_stage77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_pp0_stage78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_pp0_stage79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_pp0_stage80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_pp0_stage81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_pp0_stage82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(ap_CS_fsm_pp0_stage83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[84]),
        .Q(ap_CS_fsm_pp0_stage84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[85]),
        .Q(ap_CS_fsm_pp0_stage85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(ap_CS_fsm_pp0_stage86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_pp0_stage87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[88]),
        .Q(ap_CS_fsm_pp0_stage88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[89]),
        .Q(ap_CS_fsm_pp0_stage89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[90]),
        .Q(ap_CS_fsm_pp0_stage90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[91]),
        .Q(ap_CS_fsm_pp0_stage91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_pp0_stage92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(ap_CS_fsm_pp0_stage93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_pp0_stage94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_pp0_stage95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_pp0_stage96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_pp0_stage97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_pp0_stage98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_pp0_stage99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_4),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_control_s_axi control_s_axi_U
       (.D({ap_NS_fsm[17],ap_NS_fsm[1:0]}),
        .E(reg_1100),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_pp0_stage99,ap_CS_fsm_pp0_stage98,ap_CS_fsm_pp0_stage97,ap_CS_fsm_pp0_stage96,ap_CS_fsm_pp0_stage95,ap_CS_fsm_pp0_stage94,ap_CS_fsm_pp0_stage93,ap_CS_fsm_pp0_stage92,ap_CS_fsm_pp0_stage91,ap_CS_fsm_pp0_stage90,ap_CS_fsm_pp0_stage89,ap_CS_fsm_pp0_stage88,ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage86,ap_CS_fsm_pp0_stage85,ap_CS_fsm_pp0_stage84,ap_CS_fsm_pp0_stage83,ap_CS_fsm_pp0_stage82,ap_CS_fsm_pp0_stage81,ap_CS_fsm_pp0_stage80,ap_CS_fsm_pp0_stage79,ap_CS_fsm_pp0_stage78,ap_CS_fsm_pp0_stage77,ap_CS_fsm_pp0_stage76,ap_CS_fsm_pp0_stage75,ap_CS_fsm_pp0_stage74,ap_CS_fsm_pp0_stage73,ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage71,ap_CS_fsm_pp0_stage70,ap_CS_fsm_pp0_stage69,ap_CS_fsm_pp0_stage68,ap_CS_fsm_pp0_stage67,ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage65,ap_CS_fsm_pp0_stage64,ap_CS_fsm_pp0_stage63,ap_CS_fsm_pp0_stage62,ap_CS_fsm_pp0_stage61,ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage59,ap_CS_fsm_pp0_stage58,ap_CS_fsm_pp0_stage57,ap_CS_fsm_pp0_stage56,ap_CS_fsm_pp0_stage55,ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage53,ap_CS_fsm_pp0_stage52,ap_CS_fsm_pp0_stage51,ap_CS_fsm_pp0_stage50,ap_CS_fsm_pp0_stage49,ap_CS_fsm_pp0_stage48,ap_CS_fsm_pp0_stage47,ap_CS_fsm_pp0_stage46,ap_CS_fsm_pp0_stage45,ap_CS_fsm_pp0_stage44,ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage36,ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage34,ap_CS_fsm_pp0_stage33,ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .add_ln28_89_reg_49370(add_ln28_89_reg_49370),
        .\ap_CS_fsm_reg[17] (mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .\ap_CS_fsm_reg[29] (control_s_axi_U_n_21),
        .\ap_CS_fsm_reg[3] (control_s_axi_U_n_20),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(control_s_axi_U_n_4),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_fu_2482_ce(grp_fu_2482_ce),
        .grp_fu_3043_ce(grp_fu_3043_ce),
        .grp_fu_3050_ce(grp_fu_3050_ce),
        .grp_fu_3057_ce(grp_fu_3057_ce),
        .icmp_ln13_reg_3089_pp0_iter1_reg(icmp_ln13_reg_3089_pp0_iter1_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_read(img_in_data_read),
        .img_out_data_full_n(img_out_data_full_n),
        .img_template_data_empty_n(img_template_data_empty_n),
        .img_template_data_empty_n_0(ap_ready_int),
        .int_ap_start_reg_0(\icmp_ln13_reg_3089_reg_n_0_[0] ),
        .int_ap_start_reg_1(flow_control_loop_pipe_U_n_1),
        .interrupt(interrupt),
        .mul_ln28_2_reg_4948_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .p_4_in(p_4_in),
        .p_7_in(p_7_in),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[3:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [9],\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_flow_control_loop_pipe flow_control_loop_pipe_U
       (.Q({ap_CS_fsm_pp0_stage99,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(indvar_flatten2_fu_820),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_U_n_1),
        .ap_loop_init_reg_0(\icmp_ln13_reg_3089_reg_n_0_[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_template_data_empty_n(img_template_data_empty_n));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \icmp_ln13_reg_3089[0]_i_1 
       (.I0(\icmp_ln13_reg_3089[0]_i_2_n_0 ),
        .I1(indvar_flatten2_fu_82[0]),
        .I2(indvar_flatten2_fu_82[1]),
        .I3(\icmp_ln13_reg_3089[0]_i_3_n_0 ),
        .I4(ap_block_pp0_stage1_11001),
        .I5(\icmp_ln13_reg_3089_reg_n_0_[0] ),
        .O(\icmp_ln13_reg_3089[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \icmp_ln13_reg_3089[0]_i_2 
       (.I0(indvar_flatten2_fu_82[4]),
        .I1(indvar_flatten2_fu_82[5]),
        .I2(indvar_flatten2_fu_82[3]),
        .I3(indvar_flatten2_fu_82[2]),
        .I4(indvar_flatten2_fu_82[7]),
        .I5(indvar_flatten2_fu_82[6]),
        .O(\icmp_ln13_reg_3089[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln13_reg_3089[0]_i_3 
       (.I0(indvar_flatten2_fu_82[10]),
        .I1(indvar_flatten2_fu_82[11]),
        .I2(indvar_flatten2_fu_82[8]),
        .I3(indvar_flatten2_fu_82[9]),
        .I4(indvar_flatten2_fu_82[12]),
        .I5(indvar_flatten2_fu_82[13]),
        .O(\icmp_ln13_reg_3089[0]_i_3_n_0 ));
  FDRE \icmp_ln13_reg_3089_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage1_11001),
        .D(\icmp_ln13_reg_3089_reg_n_0_[0] ),
        .Q(icmp_ln13_reg_3089_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln13_reg_3089_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln13_reg_3089[0]_i_1_n_0 ),
        .Q(\icmp_ln13_reg_3089_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    img_out_data_write_INST_0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img_out_data_full_n),
        .I2(ap_CS_fsm_pp0_stage16),
        .I3(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(img_out_data_write));
  LUT4 #(
    .INIT(16'h8000)) 
    \indvar_flatten2_fu_82[13]_i_2 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(indvar_flatten2_fu_8208_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[0]),
        .Q(indvar_flatten2_fu_82[0]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[10]),
        .Q(indvar_flatten2_fu_82[10]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[11]),
        .Q(indvar_flatten2_fu_82[11]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[12]),
        .Q(indvar_flatten2_fu_82[12]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[13]),
        .Q(indvar_flatten2_fu_82[13]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[1]),
        .Q(indvar_flatten2_fu_82[1]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[2]),
        .Q(indvar_flatten2_fu_82[2]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[3]),
        .Q(indvar_flatten2_fu_82[3]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[4]),
        .Q(indvar_flatten2_fu_82[4]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[5]),
        .Q(indvar_flatten2_fu_82[5]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[6]),
        .Q(indvar_flatten2_fu_82[6]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[7]),
        .Q(indvar_flatten2_fu_82[7]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[8]),
        .Q(indvar_flatten2_fu_82[8]),
        .R(indvar_flatten2_fu_820));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten2_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten2_fu_8208_out),
        .D(add_ln13_reg_3084[9]),
        .Q(indvar_flatten2_fu_82[9]),
        .R(indvar_flatten2_fu_820));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1 mac_muladd_9s_9s_18s_18_4_1_U101
       (.D({mac_muladd_9s_9s_18s_18_4_1_U101_n_0,mac_muladd_9s_9s_18s_18_4_1_U101_n_1,mac_muladd_9s_9s_18s_18_4_1_U101_n_2,mac_muladd_9s_9s_18s_18_4_1_U101_n_3,mac_muladd_9s_9s_18s_18_4_1_U101_n_4,mac_muladd_9s_9s_18s_18_4_1_U101_n_5,mac_muladd_9s_9s_18s_18_4_1_U101_n_6,mac_muladd_9s_9s_18s_18_4_1_U101_n_7,mac_muladd_9s_9s_18s_18_4_1_U101_n_8,mac_muladd_9s_9s_18s_18_4_1_U101_n_9,mac_muladd_9s_9s_18s_18_4_1_U101_n_10,mac_muladd_9s_9s_18s_18_4_1_U101_n_11,mac_muladd_9s_9s_18s_18_4_1_U101_n_12,mac_muladd_9s_9s_18s_18_4_1_U101_n_13,mac_muladd_9s_9s_18s_18_4_1_U101_n_14,mac_muladd_9s_9s_18s_18_4_1_U101_n_15,mac_muladd_9s_9s_18s_18_4_1_U101_n_16,mac_muladd_9s_9s_18s_18_4_1_U101_n_17}),
        .E(p_7_in),
        .PCOUT({mul_ln28_2_reg_4948_reg_n_106,mul_ln28_2_reg_4948_reg_n_107,mul_ln28_2_reg_4948_reg_n_108,mul_ln28_2_reg_4948_reg_n_109,mul_ln28_2_reg_4948_reg_n_110,mul_ln28_2_reg_4948_reg_n_111,mul_ln28_2_reg_4948_reg_n_112,mul_ln28_2_reg_4948_reg_n_113,mul_ln28_2_reg_4948_reg_n_114,mul_ln28_2_reg_4948_reg_n_115,mul_ln28_2_reg_4948_reg_n_116,mul_ln28_2_reg_4948_reg_n_117,mul_ln28_2_reg_4948_reg_n_118,mul_ln28_2_reg_4948_reg_n_119,mul_ln28_2_reg_4948_reg_n_120,mul_ln28_2_reg_4948_reg_n_121,mul_ln28_2_reg_4948_reg_n_122,mul_ln28_2_reg_4948_reg_n_123,mul_ln28_2_reg_4948_reg_n_124,mul_ln28_2_reg_4948_reg_n_125,mul_ln28_2_reg_4948_reg_n_126,mul_ln28_2_reg_4948_reg_n_127,mul_ln28_2_reg_4948_reg_n_128,mul_ln28_2_reg_4948_reg_n_129,mul_ln28_2_reg_4948_reg_n_130,mul_ln28_2_reg_4948_reg_n_131,mul_ln28_2_reg_4948_reg_n_132,mul_ln28_2_reg_4948_reg_n_133,mul_ln28_2_reg_4948_reg_n_134,mul_ln28_2_reg_4948_reg_n_135,mul_ln28_2_reg_4948_reg_n_136,mul_ln28_2_reg_4948_reg_n_137,mul_ln28_2_reg_4948_reg_n_138,mul_ln28_2_reg_4948_reg_n_139,mul_ln28_2_reg_4948_reg_n_140,mul_ln28_2_reg_4948_reg_n_141,mul_ln28_2_reg_4948_reg_n_142,mul_ln28_2_reg_4948_reg_n_143,mul_ln28_2_reg_4948_reg_n_144,mul_ln28_2_reg_4948_reg_n_145,mul_ln28_2_reg_4948_reg_n_146,mul_ln28_2_reg_4948_reg_n_147,mul_ln28_2_reg_4948_reg_n_148,mul_ln28_2_reg_4948_reg_n_149,mul_ln28_2_reg_4948_reg_n_150,mul_ln28_2_reg_4948_reg_n_151,mul_ln28_2_reg_4948_reg_n_152,mul_ln28_2_reg_4948_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .p_reg_reg_0(reg_114),
        .p_reg_reg_1(reg_110));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_0 mac_muladd_9s_9s_18s_18_4_1_U38
       (.P({mac_muladd_9s_9s_18s_18_4_1_U38_n_0,mac_muladd_9s_9s_18s_18_4_1_U38_n_1,mac_muladd_9s_9s_18s_18_4_1_U38_n_2,mac_muladd_9s_9s_18s_18_4_1_U38_n_3,mac_muladd_9s_9s_18s_18_4_1_U38_n_4,mac_muladd_9s_9s_18s_18_4_1_U38_n_5,mac_muladd_9s_9s_18s_18_4_1_U38_n_6,mac_muladd_9s_9s_18s_18_4_1_U38_n_7,mac_muladd_9s_9s_18s_18_4_1_U38_n_8,mac_muladd_9s_9s_18s_18_4_1_U38_n_9,mac_muladd_9s_9s_18s_18_4_1_U38_n_10,mac_muladd_9s_9s_18s_18_4_1_U38_n_11,mac_muladd_9s_9s_18s_18_4_1_U38_n_12,mac_muladd_9s_9s_18s_18_4_1_U38_n_13,mac_muladd_9s_9s_18s_18_4_1_U38_n_14,mac_muladd_9s_9s_18s_18_4_1_U38_n_15,mac_muladd_9s_9s_18s_18_4_1_U38_n_16,mac_muladd_9s_9s_18s_18_4_1_U38_n_17}),
        .PCOUT({mul_ln28_93_reg_3104_reg_n_106,mul_ln28_93_reg_3104_reg_n_107,mul_ln28_93_reg_3104_reg_n_108,mul_ln28_93_reg_3104_reg_n_109,mul_ln28_93_reg_3104_reg_n_110,mul_ln28_93_reg_3104_reg_n_111,mul_ln28_93_reg_3104_reg_n_112,mul_ln28_93_reg_3104_reg_n_113,mul_ln28_93_reg_3104_reg_n_114,mul_ln28_93_reg_3104_reg_n_115,mul_ln28_93_reg_3104_reg_n_116,mul_ln28_93_reg_3104_reg_n_117,mul_ln28_93_reg_3104_reg_n_118,mul_ln28_93_reg_3104_reg_n_119,mul_ln28_93_reg_3104_reg_n_120,mul_ln28_93_reg_3104_reg_n_121,mul_ln28_93_reg_3104_reg_n_122,mul_ln28_93_reg_3104_reg_n_123,mul_ln28_93_reg_3104_reg_n_124,mul_ln28_93_reg_3104_reg_n_125,mul_ln28_93_reg_3104_reg_n_126,mul_ln28_93_reg_3104_reg_n_127,mul_ln28_93_reg_3104_reg_n_128,mul_ln28_93_reg_3104_reg_n_129,mul_ln28_93_reg_3104_reg_n_130,mul_ln28_93_reg_3104_reg_n_131,mul_ln28_93_reg_3104_reg_n_132,mul_ln28_93_reg_3104_reg_n_133,mul_ln28_93_reg_3104_reg_n_134,mul_ln28_93_reg_3104_reg_n_135,mul_ln28_93_reg_3104_reg_n_136,mul_ln28_93_reg_3104_reg_n_137,mul_ln28_93_reg_3104_reg_n_138,mul_ln28_93_reg_3104_reg_n_139,mul_ln28_93_reg_3104_reg_n_140,mul_ln28_93_reg_3104_reg_n_141,mul_ln28_93_reg_3104_reg_n_142,mul_ln28_93_reg_3104_reg_n_143,mul_ln28_93_reg_3104_reg_n_144,mul_ln28_93_reg_3104_reg_n_145,mul_ln28_93_reg_3104_reg_n_146,mul_ln28_93_reg_3104_reg_n_147,mul_ln28_93_reg_3104_reg_n_148,mul_ln28_93_reg_3104_reg_n_149,mul_ln28_93_reg_3104_reg_n_150,mul_ln28_93_reg_3104_reg_n_151,mul_ln28_93_reg_3104_reg_n_152,mul_ln28_93_reg_3104_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3}),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_1 mac_muladd_9s_9s_18s_18_4_1_U40
       (.E(ap_block_pp0_stage6_11001),
        .P({mac_muladd_9s_9s_18s_18_4_1_U40_n_0,mac_muladd_9s_9s_18s_18_4_1_U40_n_1,mac_muladd_9s_9s_18s_18_4_1_U40_n_2,mac_muladd_9s_9s_18s_18_4_1_U40_n_3,mac_muladd_9s_9s_18s_18_4_1_U40_n_4,mac_muladd_9s_9s_18s_18_4_1_U40_n_5,mac_muladd_9s_9s_18s_18_4_1_U40_n_6,mac_muladd_9s_9s_18s_18_4_1_U40_n_7,mac_muladd_9s_9s_18s_18_4_1_U40_n_8,mac_muladd_9s_9s_18s_18_4_1_U40_n_9,mac_muladd_9s_9s_18s_18_4_1_U40_n_10,mac_muladd_9s_9s_18s_18_4_1_U40_n_11,mac_muladd_9s_9s_18s_18_4_1_U40_n_12,mac_muladd_9s_9s_18s_18_4_1_U40_n_13,mac_muladd_9s_9s_18s_18_4_1_U40_n_14,mac_muladd_9s_9s_18s_18_4_1_U40_n_15,mac_muladd_9s_9s_18s_18_4_1_U40_n_16,mac_muladd_9s_9s_18s_18_4_1_U40_n_17}),
        .PCOUT({mul_ln28_9_reg_3148_reg_n_106,mul_ln28_9_reg_3148_reg_n_107,mul_ln28_9_reg_3148_reg_n_108,mul_ln28_9_reg_3148_reg_n_109,mul_ln28_9_reg_3148_reg_n_110,mul_ln28_9_reg_3148_reg_n_111,mul_ln28_9_reg_3148_reg_n_112,mul_ln28_9_reg_3148_reg_n_113,mul_ln28_9_reg_3148_reg_n_114,mul_ln28_9_reg_3148_reg_n_115,mul_ln28_9_reg_3148_reg_n_116,mul_ln28_9_reg_3148_reg_n_117,mul_ln28_9_reg_3148_reg_n_118,mul_ln28_9_reg_3148_reg_n_119,mul_ln28_9_reg_3148_reg_n_120,mul_ln28_9_reg_3148_reg_n_121,mul_ln28_9_reg_3148_reg_n_122,mul_ln28_9_reg_3148_reg_n_123,mul_ln28_9_reg_3148_reg_n_124,mul_ln28_9_reg_3148_reg_n_125,mul_ln28_9_reg_3148_reg_n_126,mul_ln28_9_reg_3148_reg_n_127,mul_ln28_9_reg_3148_reg_n_128,mul_ln28_9_reg_3148_reg_n_129,mul_ln28_9_reg_3148_reg_n_130,mul_ln28_9_reg_3148_reg_n_131,mul_ln28_9_reg_3148_reg_n_132,mul_ln28_9_reg_3148_reg_n_133,mul_ln28_9_reg_3148_reg_n_134,mul_ln28_9_reg_3148_reg_n_135,mul_ln28_9_reg_3148_reg_n_136,mul_ln28_9_reg_3148_reg_n_137,mul_ln28_9_reg_3148_reg_n_138,mul_ln28_9_reg_3148_reg_n_139,mul_ln28_9_reg_3148_reg_n_140,mul_ln28_9_reg_3148_reg_n_141,mul_ln28_9_reg_3148_reg_n_142,mul_ln28_9_reg_3148_reg_n_143,mul_ln28_9_reg_3148_reg_n_144,mul_ln28_9_reg_3148_reg_n_145,mul_ln28_9_reg_3148_reg_n_146,mul_ln28_9_reg_3148_reg_n_147,mul_ln28_9_reg_3148_reg_n_148,mul_ln28_9_reg_3148_reg_n_149,mul_ln28_9_reg_3148_reg_n_150,mul_ln28_9_reg_3148_reg_n_151,mul_ln28_9_reg_3148_reg_n_152,mul_ln28_9_reg_3148_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_19_4_1_U39_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_2 mac_muladd_9s_9s_18s_18_4_1_U42
       (.E(ap_block_pp0_stage9_11001),
        .P({mac_muladd_9s_9s_18s_18_4_1_U42_n_0,mac_muladd_9s_9s_18s_18_4_1_U42_n_1,mac_muladd_9s_9s_18s_18_4_1_U42_n_2,mac_muladd_9s_9s_18s_18_4_1_U42_n_3,mac_muladd_9s_9s_18s_18_4_1_U42_n_4,mac_muladd_9s_9s_18s_18_4_1_U42_n_5,mac_muladd_9s_9s_18s_18_4_1_U42_n_6,mac_muladd_9s_9s_18s_18_4_1_U42_n_7,mac_muladd_9s_9s_18s_18_4_1_U42_n_8,mac_muladd_9s_9s_18s_18_4_1_U42_n_9,mac_muladd_9s_9s_18s_18_4_1_U42_n_10,mac_muladd_9s_9s_18s_18_4_1_U42_n_11,mac_muladd_9s_9s_18s_18_4_1_U42_n_12,mac_muladd_9s_9s_18s_18_4_1_U42_n_13,mac_muladd_9s_9s_18s_18_4_1_U42_n_14,mac_muladd_9s_9s_18s_18_4_1_U42_n_15,mac_muladd_9s_9s_18s_18_4_1_U42_n_16,mac_muladd_9s_9s_18s_18_4_1_U42_n_17}),
        .PCOUT({mul_ln28_61_reg_3201_reg_n_106,mul_ln28_61_reg_3201_reg_n_107,mul_ln28_61_reg_3201_reg_n_108,mul_ln28_61_reg_3201_reg_n_109,mul_ln28_61_reg_3201_reg_n_110,mul_ln28_61_reg_3201_reg_n_111,mul_ln28_61_reg_3201_reg_n_112,mul_ln28_61_reg_3201_reg_n_113,mul_ln28_61_reg_3201_reg_n_114,mul_ln28_61_reg_3201_reg_n_115,mul_ln28_61_reg_3201_reg_n_116,mul_ln28_61_reg_3201_reg_n_117,mul_ln28_61_reg_3201_reg_n_118,mul_ln28_61_reg_3201_reg_n_119,mul_ln28_61_reg_3201_reg_n_120,mul_ln28_61_reg_3201_reg_n_121,mul_ln28_61_reg_3201_reg_n_122,mul_ln28_61_reg_3201_reg_n_123,mul_ln28_61_reg_3201_reg_n_124,mul_ln28_61_reg_3201_reg_n_125,mul_ln28_61_reg_3201_reg_n_126,mul_ln28_61_reg_3201_reg_n_127,mul_ln28_61_reg_3201_reg_n_128,mul_ln28_61_reg_3201_reg_n_129,mul_ln28_61_reg_3201_reg_n_130,mul_ln28_61_reg_3201_reg_n_131,mul_ln28_61_reg_3201_reg_n_132,mul_ln28_61_reg_3201_reg_n_133,mul_ln28_61_reg_3201_reg_n_134,mul_ln28_61_reg_3201_reg_n_135,mul_ln28_61_reg_3201_reg_n_136,mul_ln28_61_reg_3201_reg_n_137,mul_ln28_61_reg_3201_reg_n_138,mul_ln28_61_reg_3201_reg_n_139,mul_ln28_61_reg_3201_reg_n_140,mul_ln28_61_reg_3201_reg_n_141,mul_ln28_61_reg_3201_reg_n_142,mul_ln28_61_reg_3201_reg_n_143,mul_ln28_61_reg_3201_reg_n_144,mul_ln28_61_reg_3201_reg_n_145,mul_ln28_61_reg_3201_reg_n_146,mul_ln28_61_reg_3201_reg_n_147,mul_ln28_61_reg_3201_reg_n_148,mul_ln28_61_reg_3201_reg_n_149,mul_ln28_61_reg_3201_reg_n_150,mul_ln28_61_reg_3201_reg_n_151,mul_ln28_61_reg_3201_reg_n_152,mul_ln28_61_reg_3201_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .img_template_data_empty_n(img_template_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_3 mac_muladd_9s_9s_18s_18_4_1_U44
       (.D({mac_muladd_9s_9s_18s_18_4_1_U44_n_0,mac_muladd_9s_9s_18s_18_4_1_U44_n_1,mac_muladd_9s_9s_18s_18_4_1_U44_n_2,mac_muladd_9s_9s_18s_18_4_1_U44_n_3,mac_muladd_9s_9s_18s_18_4_1_U44_n_4,mac_muladd_9s_9s_18s_18_4_1_U44_n_5,mac_muladd_9s_9s_18s_18_4_1_U44_n_6,mac_muladd_9s_9s_18s_18_4_1_U44_n_7,mac_muladd_9s_9s_18s_18_4_1_U44_n_8,mac_muladd_9s_9s_18s_18_4_1_U44_n_9,mac_muladd_9s_9s_18s_18_4_1_U44_n_10,mac_muladd_9s_9s_18s_18_4_1_U44_n_11,mac_muladd_9s_9s_18s_18_4_1_U44_n_12,mac_muladd_9s_9s_18s_18_4_1_U44_n_13,mac_muladd_9s_9s_18s_18_4_1_U44_n_14,mac_muladd_9s_9s_18s_18_4_1_U44_n_15,mac_muladd_9s_9s_18s_18_4_1_U44_n_16,mac_muladd_9s_9s_18s_18_4_1_U44_n_17}),
        .PCOUT({mul_ln28_14_reg_3254_reg_n_106,mul_ln28_14_reg_3254_reg_n_107,mul_ln28_14_reg_3254_reg_n_108,mul_ln28_14_reg_3254_reg_n_109,mul_ln28_14_reg_3254_reg_n_110,mul_ln28_14_reg_3254_reg_n_111,mul_ln28_14_reg_3254_reg_n_112,mul_ln28_14_reg_3254_reg_n_113,mul_ln28_14_reg_3254_reg_n_114,mul_ln28_14_reg_3254_reg_n_115,mul_ln28_14_reg_3254_reg_n_116,mul_ln28_14_reg_3254_reg_n_117,mul_ln28_14_reg_3254_reg_n_118,mul_ln28_14_reg_3254_reg_n_119,mul_ln28_14_reg_3254_reg_n_120,mul_ln28_14_reg_3254_reg_n_121,mul_ln28_14_reg_3254_reg_n_122,mul_ln28_14_reg_3254_reg_n_123,mul_ln28_14_reg_3254_reg_n_124,mul_ln28_14_reg_3254_reg_n_125,mul_ln28_14_reg_3254_reg_n_126,mul_ln28_14_reg_3254_reg_n_127,mul_ln28_14_reg_3254_reg_n_128,mul_ln28_14_reg_3254_reg_n_129,mul_ln28_14_reg_3254_reg_n_130,mul_ln28_14_reg_3254_reg_n_131,mul_ln28_14_reg_3254_reg_n_132,mul_ln28_14_reg_3254_reg_n_133,mul_ln28_14_reg_3254_reg_n_134,mul_ln28_14_reg_3254_reg_n_135,mul_ln28_14_reg_3254_reg_n_136,mul_ln28_14_reg_3254_reg_n_137,mul_ln28_14_reg_3254_reg_n_138,mul_ln28_14_reg_3254_reg_n_139,mul_ln28_14_reg_3254_reg_n_140,mul_ln28_14_reg_3254_reg_n_141,mul_ln28_14_reg_3254_reg_n_142,mul_ln28_14_reg_3254_reg_n_143,mul_ln28_14_reg_3254_reg_n_144,mul_ln28_14_reg_3254_reg_n_145,mul_ln28_14_reg_3254_reg_n_146,mul_ln28_14_reg_3254_reg_n_147,mul_ln28_14_reg_3254_reg_n_148,mul_ln28_14_reg_3254_reg_n_149,mul_ln28_14_reg_3254_reg_n_150,mul_ln28_14_reg_3254_reg_n_151,mul_ln28_14_reg_3254_reg_n_152,mul_ln28_14_reg_3254_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12}),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_4 mac_muladd_9s_9s_18s_18_4_1_U46
       (.D({mac_muladd_9s_9s_18s_18_4_1_U46_n_0,mac_muladd_9s_9s_18s_18_4_1_U46_n_1,mac_muladd_9s_9s_18s_18_4_1_U46_n_2,mac_muladd_9s_9s_18s_18_4_1_U46_n_3,mac_muladd_9s_9s_18s_18_4_1_U46_n_4,mac_muladd_9s_9s_18s_18_4_1_U46_n_5,mac_muladd_9s_9s_18s_18_4_1_U46_n_6,mac_muladd_9s_9s_18s_18_4_1_U46_n_7,mac_muladd_9s_9s_18s_18_4_1_U46_n_8,mac_muladd_9s_9s_18s_18_4_1_U46_n_9,mac_muladd_9s_9s_18s_18_4_1_U46_n_10,mac_muladd_9s_9s_18s_18_4_1_U46_n_11,mac_muladd_9s_9s_18s_18_4_1_U46_n_12,mac_muladd_9s_9s_18s_18_4_1_U46_n_13,mac_muladd_9s_9s_18s_18_4_1_U46_n_14,mac_muladd_9s_9s_18s_18_4_1_U46_n_15,mac_muladd_9s_9s_18s_18_4_1_U46_n_16,mac_muladd_9s_9s_18s_18_4_1_U46_n_17}),
        .E(ap_block_pp0_stage15_11001),
        .PCOUT({mul_ln28_5_reg_3312_reg_n_106,mul_ln28_5_reg_3312_reg_n_107,mul_ln28_5_reg_3312_reg_n_108,mul_ln28_5_reg_3312_reg_n_109,mul_ln28_5_reg_3312_reg_n_110,mul_ln28_5_reg_3312_reg_n_111,mul_ln28_5_reg_3312_reg_n_112,mul_ln28_5_reg_3312_reg_n_113,mul_ln28_5_reg_3312_reg_n_114,mul_ln28_5_reg_3312_reg_n_115,mul_ln28_5_reg_3312_reg_n_116,mul_ln28_5_reg_3312_reg_n_117,mul_ln28_5_reg_3312_reg_n_118,mul_ln28_5_reg_3312_reg_n_119,mul_ln28_5_reg_3312_reg_n_120,mul_ln28_5_reg_3312_reg_n_121,mul_ln28_5_reg_3312_reg_n_122,mul_ln28_5_reg_3312_reg_n_123,mul_ln28_5_reg_3312_reg_n_124,mul_ln28_5_reg_3312_reg_n_125,mul_ln28_5_reg_3312_reg_n_126,mul_ln28_5_reg_3312_reg_n_127,mul_ln28_5_reg_3312_reg_n_128,mul_ln28_5_reg_3312_reg_n_129,mul_ln28_5_reg_3312_reg_n_130,mul_ln28_5_reg_3312_reg_n_131,mul_ln28_5_reg_3312_reg_n_132,mul_ln28_5_reg_3312_reg_n_133,mul_ln28_5_reg_3312_reg_n_134,mul_ln28_5_reg_3312_reg_n_135,mul_ln28_5_reg_3312_reg_n_136,mul_ln28_5_reg_3312_reg_n_137,mul_ln28_5_reg_3312_reg_n_138,mul_ln28_5_reg_3312_reg_n_139,mul_ln28_5_reg_3312_reg_n_140,mul_ln28_5_reg_3312_reg_n_141,mul_ln28_5_reg_3312_reg_n_142,mul_ln28_5_reg_3312_reg_n_143,mul_ln28_5_reg_3312_reg_n_144,mul_ln28_5_reg_3312_reg_n_145,mul_ln28_5_reg_3312_reg_n_146,mul_ln28_5_reg_3312_reg_n_147,mul_ln28_5_reg_3312_reg_n_148,mul_ln28_5_reg_3312_reg_n_149,mul_ln28_5_reg_3312_reg_n_150,mul_ln28_5_reg_3312_reg_n_151,mul_ln28_5_reg_3312_reg_n_152,mul_ln28_5_reg_3312_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15}),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .img_out_data_full_n(img_out_data_full_n),
        .img_template_data_empty_n(img_template_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_5 mac_muladd_9s_9s_18s_18_4_1_U48
       (.D({mac_muladd_9s_9s_18s_18_4_1_U48_n_0,mac_muladd_9s_9s_18s_18_4_1_U48_n_1,mac_muladd_9s_9s_18s_18_4_1_U48_n_2,mac_muladd_9s_9s_18s_18_4_1_U48_n_3,mac_muladd_9s_9s_18s_18_4_1_U48_n_4,mac_muladd_9s_9s_18s_18_4_1_U48_n_5,mac_muladd_9s_9s_18s_18_4_1_U48_n_6,mac_muladd_9s_9s_18s_18_4_1_U48_n_7,mac_muladd_9s_9s_18s_18_4_1_U48_n_8,mac_muladd_9s_9s_18s_18_4_1_U48_n_9,mac_muladd_9s_9s_18s_18_4_1_U48_n_10,mac_muladd_9s_9s_18s_18_4_1_U48_n_11,mac_muladd_9s_9s_18s_18_4_1_U48_n_12,mac_muladd_9s_9s_18s_18_4_1_U48_n_13,mac_muladd_9s_9s_18s_18_4_1_U48_n_14,mac_muladd_9s_9s_18s_18_4_1_U48_n_15,mac_muladd_9s_9s_18s_18_4_1_U48_n_16,mac_muladd_9s_9s_18s_18_4_1_U48_n_17}),
        .PCOUT({mul_ln28_76_reg_3365_reg_n_106,mul_ln28_76_reg_3365_reg_n_107,mul_ln28_76_reg_3365_reg_n_108,mul_ln28_76_reg_3365_reg_n_109,mul_ln28_76_reg_3365_reg_n_110,mul_ln28_76_reg_3365_reg_n_111,mul_ln28_76_reg_3365_reg_n_112,mul_ln28_76_reg_3365_reg_n_113,mul_ln28_76_reg_3365_reg_n_114,mul_ln28_76_reg_3365_reg_n_115,mul_ln28_76_reg_3365_reg_n_116,mul_ln28_76_reg_3365_reg_n_117,mul_ln28_76_reg_3365_reg_n_118,mul_ln28_76_reg_3365_reg_n_119,mul_ln28_76_reg_3365_reg_n_120,mul_ln28_76_reg_3365_reg_n_121,mul_ln28_76_reg_3365_reg_n_122,mul_ln28_76_reg_3365_reg_n_123,mul_ln28_76_reg_3365_reg_n_124,mul_ln28_76_reg_3365_reg_n_125,mul_ln28_76_reg_3365_reg_n_126,mul_ln28_76_reg_3365_reg_n_127,mul_ln28_76_reg_3365_reg_n_128,mul_ln28_76_reg_3365_reg_n_129,mul_ln28_76_reg_3365_reg_n_130,mul_ln28_76_reg_3365_reg_n_131,mul_ln28_76_reg_3365_reg_n_132,mul_ln28_76_reg_3365_reg_n_133,mul_ln28_76_reg_3365_reg_n_134,mul_ln28_76_reg_3365_reg_n_135,mul_ln28_76_reg_3365_reg_n_136,mul_ln28_76_reg_3365_reg_n_137,mul_ln28_76_reg_3365_reg_n_138,mul_ln28_76_reg_3365_reg_n_139,mul_ln28_76_reg_3365_reg_n_140,mul_ln28_76_reg_3365_reg_n_141,mul_ln28_76_reg_3365_reg_n_142,mul_ln28_76_reg_3365_reg_n_143,mul_ln28_76_reg_3365_reg_n_144,mul_ln28_76_reg_3365_reg_n_145,mul_ln28_76_reg_3365_reg_n_146,mul_ln28_76_reg_3365_reg_n_147,mul_ln28_76_reg_3365_reg_n_148,mul_ln28_76_reg_3365_reg_n_149,mul_ln28_76_reg_3365_reg_n_150,mul_ln28_76_reg_3365_reg_n_151,mul_ln28_76_reg_3365_reg_n_152,mul_ln28_76_reg_3365_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_6 mac_muladd_9s_9s_18s_18_4_1_U50
       (.D({mac_muladd_9s_9s_18s_18_4_1_U50_n_0,mac_muladd_9s_9s_18s_18_4_1_U50_n_1,mac_muladd_9s_9s_18s_18_4_1_U50_n_2,mac_muladd_9s_9s_18s_18_4_1_U50_n_3,mac_muladd_9s_9s_18s_18_4_1_U50_n_4,mac_muladd_9s_9s_18s_18_4_1_U50_n_5,mac_muladd_9s_9s_18s_18_4_1_U50_n_6,mac_muladd_9s_9s_18s_18_4_1_U50_n_7,mac_muladd_9s_9s_18s_18_4_1_U50_n_8,mac_muladd_9s_9s_18s_18_4_1_U50_n_9,mac_muladd_9s_9s_18s_18_4_1_U50_n_10,mac_muladd_9s_9s_18s_18_4_1_U50_n_11,mac_muladd_9s_9s_18s_18_4_1_U50_n_12,mac_muladd_9s_9s_18s_18_4_1_U50_n_13,mac_muladd_9s_9s_18s_18_4_1_U50_n_14,mac_muladd_9s_9s_18s_18_4_1_U50_n_15,mac_muladd_9s_9s_18s_18_4_1_U50_n_16,mac_muladd_9s_9s_18s_18_4_1_U50_n_17}),
        .PCOUT({mul_ln28_22_reg_3433_reg_n_106,mul_ln28_22_reg_3433_reg_n_107,mul_ln28_22_reg_3433_reg_n_108,mul_ln28_22_reg_3433_reg_n_109,mul_ln28_22_reg_3433_reg_n_110,mul_ln28_22_reg_3433_reg_n_111,mul_ln28_22_reg_3433_reg_n_112,mul_ln28_22_reg_3433_reg_n_113,mul_ln28_22_reg_3433_reg_n_114,mul_ln28_22_reg_3433_reg_n_115,mul_ln28_22_reg_3433_reg_n_116,mul_ln28_22_reg_3433_reg_n_117,mul_ln28_22_reg_3433_reg_n_118,mul_ln28_22_reg_3433_reg_n_119,mul_ln28_22_reg_3433_reg_n_120,mul_ln28_22_reg_3433_reg_n_121,mul_ln28_22_reg_3433_reg_n_122,mul_ln28_22_reg_3433_reg_n_123,mul_ln28_22_reg_3433_reg_n_124,mul_ln28_22_reg_3433_reg_n_125,mul_ln28_22_reg_3433_reg_n_126,mul_ln28_22_reg_3433_reg_n_127,mul_ln28_22_reg_3433_reg_n_128,mul_ln28_22_reg_3433_reg_n_129,mul_ln28_22_reg_3433_reg_n_130,mul_ln28_22_reg_3433_reg_n_131,mul_ln28_22_reg_3433_reg_n_132,mul_ln28_22_reg_3433_reg_n_133,mul_ln28_22_reg_3433_reg_n_134,mul_ln28_22_reg_3433_reg_n_135,mul_ln28_22_reg_3433_reg_n_136,mul_ln28_22_reg_3433_reg_n_137,mul_ln28_22_reg_3433_reg_n_138,mul_ln28_22_reg_3433_reg_n_139,mul_ln28_22_reg_3433_reg_n_140,mul_ln28_22_reg_3433_reg_n_141,mul_ln28_22_reg_3433_reg_n_142,mul_ln28_22_reg_3433_reg_n_143,mul_ln28_22_reg_3433_reg_n_144,mul_ln28_22_reg_3433_reg_n_145,mul_ln28_22_reg_3433_reg_n_146,mul_ln28_22_reg_3433_reg_n_147,mul_ln28_22_reg_3433_reg_n_148,mul_ln28_22_reg_3433_reg_n_149,mul_ln28_22_reg_3433_reg_n_150,mul_ln28_22_reg_3433_reg_n_151,mul_ln28_22_reg_3433_reg_n_152,mul_ln28_22_reg_3433_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_7 mac_muladd_9s_9s_18s_18_4_1_U51
       (.D({mac_muladd_9s_9s_18s_18_4_1_U51_n_0,mac_muladd_9s_9s_18s_18_4_1_U51_n_1,mac_muladd_9s_9s_18s_18_4_1_U51_n_2,mac_muladd_9s_9s_18s_18_4_1_U51_n_3,mac_muladd_9s_9s_18s_18_4_1_U51_n_4,mac_muladd_9s_9s_18s_18_4_1_U51_n_5,mac_muladd_9s_9s_18s_18_4_1_U51_n_6,mac_muladd_9s_9s_18s_18_4_1_U51_n_7,mac_muladd_9s_9s_18s_18_4_1_U51_n_8,mac_muladd_9s_9s_18s_18_4_1_U51_n_9,mac_muladd_9s_9s_18s_18_4_1_U51_n_10,mac_muladd_9s_9s_18s_18_4_1_U51_n_11,mac_muladd_9s_9s_18s_18_4_1_U51_n_12,mac_muladd_9s_9s_18s_18_4_1_U51_n_13,mac_muladd_9s_9s_18s_18_4_1_U51_n_14,mac_muladd_9s_9s_18s_18_4_1_U51_n_15,mac_muladd_9s_9s_18s_18_4_1_U51_n_16,mac_muladd_9s_9s_18s_18_4_1_U51_n_17}),
        .PCOUT({mul_ln28_7_reg_3475_reg_n_106,mul_ln28_7_reg_3475_reg_n_107,mul_ln28_7_reg_3475_reg_n_108,mul_ln28_7_reg_3475_reg_n_109,mul_ln28_7_reg_3475_reg_n_110,mul_ln28_7_reg_3475_reg_n_111,mul_ln28_7_reg_3475_reg_n_112,mul_ln28_7_reg_3475_reg_n_113,mul_ln28_7_reg_3475_reg_n_114,mul_ln28_7_reg_3475_reg_n_115,mul_ln28_7_reg_3475_reg_n_116,mul_ln28_7_reg_3475_reg_n_117,mul_ln28_7_reg_3475_reg_n_118,mul_ln28_7_reg_3475_reg_n_119,mul_ln28_7_reg_3475_reg_n_120,mul_ln28_7_reg_3475_reg_n_121,mul_ln28_7_reg_3475_reg_n_122,mul_ln28_7_reg_3475_reg_n_123,mul_ln28_7_reg_3475_reg_n_124,mul_ln28_7_reg_3475_reg_n_125,mul_ln28_7_reg_3475_reg_n_126,mul_ln28_7_reg_3475_reg_n_127,mul_ln28_7_reg_3475_reg_n_128,mul_ln28_7_reg_3475_reg_n_129,mul_ln28_7_reg_3475_reg_n_130,mul_ln28_7_reg_3475_reg_n_131,mul_ln28_7_reg_3475_reg_n_132,mul_ln28_7_reg_3475_reg_n_133,mul_ln28_7_reg_3475_reg_n_134,mul_ln28_7_reg_3475_reg_n_135,mul_ln28_7_reg_3475_reg_n_136,mul_ln28_7_reg_3475_reg_n_137,mul_ln28_7_reg_3475_reg_n_138,mul_ln28_7_reg_3475_reg_n_139,mul_ln28_7_reg_3475_reg_n_140,mul_ln28_7_reg_3475_reg_n_141,mul_ln28_7_reg_3475_reg_n_142,mul_ln28_7_reg_3475_reg_n_143,mul_ln28_7_reg_3475_reg_n_144,mul_ln28_7_reg_3475_reg_n_145,mul_ln28_7_reg_3475_reg_n_146,mul_ln28_7_reg_3475_reg_n_147,mul_ln28_7_reg_3475_reg_n_148,mul_ln28_7_reg_3475_reg_n_149,mul_ln28_7_reg_3475_reg_n_150,mul_ln28_7_reg_3475_reg_n_151,mul_ln28_7_reg_3475_reg_n_152,mul_ln28_7_reg_3475_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_8 mac_muladd_9s_9s_18s_18_4_1_U53
       (.D({mac_muladd_9s_9s_18s_18_4_1_U53_n_0,mac_muladd_9s_9s_18s_18_4_1_U53_n_1,mac_muladd_9s_9s_18s_18_4_1_U53_n_2,mac_muladd_9s_9s_18s_18_4_1_U53_n_3,mac_muladd_9s_9s_18s_18_4_1_U53_n_4,mac_muladd_9s_9s_18s_18_4_1_U53_n_5,mac_muladd_9s_9s_18s_18_4_1_U53_n_6,mac_muladd_9s_9s_18s_18_4_1_U53_n_7,mac_muladd_9s_9s_18s_18_4_1_U53_n_8,mac_muladd_9s_9s_18s_18_4_1_U53_n_9,mac_muladd_9s_9s_18s_18_4_1_U53_n_10,mac_muladd_9s_9s_18s_18_4_1_U53_n_11,mac_muladd_9s_9s_18s_18_4_1_U53_n_12,mac_muladd_9s_9s_18s_18_4_1_U53_n_13,mac_muladd_9s_9s_18s_18_4_1_U53_n_14,mac_muladd_9s_9s_18s_18_4_1_U53_n_15,mac_muladd_9s_9s_18s_18_4_1_U53_n_16,mac_muladd_9s_9s_18s_18_4_1_U53_n_17}),
        .E(ap_block_pp0_stage25_11001),
        .PCOUT({mul_ln28_15_reg_3518_reg_n_106,mul_ln28_15_reg_3518_reg_n_107,mul_ln28_15_reg_3518_reg_n_108,mul_ln28_15_reg_3518_reg_n_109,mul_ln28_15_reg_3518_reg_n_110,mul_ln28_15_reg_3518_reg_n_111,mul_ln28_15_reg_3518_reg_n_112,mul_ln28_15_reg_3518_reg_n_113,mul_ln28_15_reg_3518_reg_n_114,mul_ln28_15_reg_3518_reg_n_115,mul_ln28_15_reg_3518_reg_n_116,mul_ln28_15_reg_3518_reg_n_117,mul_ln28_15_reg_3518_reg_n_118,mul_ln28_15_reg_3518_reg_n_119,mul_ln28_15_reg_3518_reg_n_120,mul_ln28_15_reg_3518_reg_n_121,mul_ln28_15_reg_3518_reg_n_122,mul_ln28_15_reg_3518_reg_n_123,mul_ln28_15_reg_3518_reg_n_124,mul_ln28_15_reg_3518_reg_n_125,mul_ln28_15_reg_3518_reg_n_126,mul_ln28_15_reg_3518_reg_n_127,mul_ln28_15_reg_3518_reg_n_128,mul_ln28_15_reg_3518_reg_n_129,mul_ln28_15_reg_3518_reg_n_130,mul_ln28_15_reg_3518_reg_n_131,mul_ln28_15_reg_3518_reg_n_132,mul_ln28_15_reg_3518_reg_n_133,mul_ln28_15_reg_3518_reg_n_134,mul_ln28_15_reg_3518_reg_n_135,mul_ln28_15_reg_3518_reg_n_136,mul_ln28_15_reg_3518_reg_n_137,mul_ln28_15_reg_3518_reg_n_138,mul_ln28_15_reg_3518_reg_n_139,mul_ln28_15_reg_3518_reg_n_140,mul_ln28_15_reg_3518_reg_n_141,mul_ln28_15_reg_3518_reg_n_142,mul_ln28_15_reg_3518_reg_n_143,mul_ln28_15_reg_3518_reg_n_144,mul_ln28_15_reg_3518_reg_n_145,mul_ln28_15_reg_3518_reg_n_146,mul_ln28_15_reg_3518_reg_n_147,mul_ln28_15_reg_3518_reg_n_148,mul_ln28_15_reg_3518_reg_n_149,mul_ln28_15_reg_3518_reg_n_150,mul_ln28_15_reg_3518_reg_n_151,mul_ln28_15_reg_3518_reg_n_152,mul_ln28_15_reg_3518_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_9 mac_muladd_9s_9s_18s_18_4_1_U54
       (.D({mac_muladd_9s_9s_18s_18_4_1_U54_n_0,mac_muladd_9s_9s_18s_18_4_1_U54_n_1,mac_muladd_9s_9s_18s_18_4_1_U54_n_2,mac_muladd_9s_9s_18s_18_4_1_U54_n_3,mac_muladd_9s_9s_18s_18_4_1_U54_n_4,mac_muladd_9s_9s_18s_18_4_1_U54_n_5,mac_muladd_9s_9s_18s_18_4_1_U54_n_6,mac_muladd_9s_9s_18s_18_4_1_U54_n_7,mac_muladd_9s_9s_18s_18_4_1_U54_n_8,mac_muladd_9s_9s_18s_18_4_1_U54_n_9,mac_muladd_9s_9s_18s_18_4_1_U54_n_10,mac_muladd_9s_9s_18s_18_4_1_U54_n_11,mac_muladd_9s_9s_18s_18_4_1_U54_n_12,mac_muladd_9s_9s_18s_18_4_1_U54_n_13,mac_muladd_9s_9s_18s_18_4_1_U54_n_14,mac_muladd_9s_9s_18s_18_4_1_U54_n_15,mac_muladd_9s_9s_18s_18_4_1_U54_n_16,mac_muladd_9s_9s_18s_18_4_1_U54_n_17}),
        .PCOUT({mul_ln28_24_reg_3560_reg_n_106,mul_ln28_24_reg_3560_reg_n_107,mul_ln28_24_reg_3560_reg_n_108,mul_ln28_24_reg_3560_reg_n_109,mul_ln28_24_reg_3560_reg_n_110,mul_ln28_24_reg_3560_reg_n_111,mul_ln28_24_reg_3560_reg_n_112,mul_ln28_24_reg_3560_reg_n_113,mul_ln28_24_reg_3560_reg_n_114,mul_ln28_24_reg_3560_reg_n_115,mul_ln28_24_reg_3560_reg_n_116,mul_ln28_24_reg_3560_reg_n_117,mul_ln28_24_reg_3560_reg_n_118,mul_ln28_24_reg_3560_reg_n_119,mul_ln28_24_reg_3560_reg_n_120,mul_ln28_24_reg_3560_reg_n_121,mul_ln28_24_reg_3560_reg_n_122,mul_ln28_24_reg_3560_reg_n_123,mul_ln28_24_reg_3560_reg_n_124,mul_ln28_24_reg_3560_reg_n_125,mul_ln28_24_reg_3560_reg_n_126,mul_ln28_24_reg_3560_reg_n_127,mul_ln28_24_reg_3560_reg_n_128,mul_ln28_24_reg_3560_reg_n_129,mul_ln28_24_reg_3560_reg_n_130,mul_ln28_24_reg_3560_reg_n_131,mul_ln28_24_reg_3560_reg_n_132,mul_ln28_24_reg_3560_reg_n_133,mul_ln28_24_reg_3560_reg_n_134,mul_ln28_24_reg_3560_reg_n_135,mul_ln28_24_reg_3560_reg_n_136,mul_ln28_24_reg_3560_reg_n_137,mul_ln28_24_reg_3560_reg_n_138,mul_ln28_24_reg_3560_reg_n_139,mul_ln28_24_reg_3560_reg_n_140,mul_ln28_24_reg_3560_reg_n_141,mul_ln28_24_reg_3560_reg_n_142,mul_ln28_24_reg_3560_reg_n_143,mul_ln28_24_reg_3560_reg_n_144,mul_ln28_24_reg_3560_reg_n_145,mul_ln28_24_reg_3560_reg_n_146,mul_ln28_24_reg_3560_reg_n_147,mul_ln28_24_reg_3560_reg_n_148,mul_ln28_24_reg_3560_reg_n_149,mul_ln28_24_reg_3560_reg_n_150,mul_ln28_24_reg_3560_reg_n_151,mul_ln28_24_reg_3560_reg_n_152,mul_ln28_24_reg_3560_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_10 mac_muladd_9s_9s_18s_18_4_1_U56
       (.D({mac_muladd_9s_9s_18s_18_4_1_U56_n_0,mac_muladd_9s_9s_18s_18_4_1_U56_n_1,mac_muladd_9s_9s_18s_18_4_1_U56_n_2,mac_muladd_9s_9s_18s_18_4_1_U56_n_3,mac_muladd_9s_9s_18s_18_4_1_U56_n_4,mac_muladd_9s_9s_18s_18_4_1_U56_n_5,mac_muladd_9s_9s_18s_18_4_1_U56_n_6,mac_muladd_9s_9s_18s_18_4_1_U56_n_7,mac_muladd_9s_9s_18s_18_4_1_U56_n_8,mac_muladd_9s_9s_18s_18_4_1_U56_n_9,mac_muladd_9s_9s_18s_18_4_1_U56_n_10,mac_muladd_9s_9s_18s_18_4_1_U56_n_11,mac_muladd_9s_9s_18s_18_4_1_U56_n_12,mac_muladd_9s_9s_18s_18_4_1_U56_n_13,mac_muladd_9s_9s_18s_18_4_1_U56_n_14,mac_muladd_9s_9s_18s_18_4_1_U56_n_15,mac_muladd_9s_9s_18s_18_4_1_U56_n_16,mac_muladd_9s_9s_18s_18_4_1_U56_n_17}),
        .E(ap_block_pp0_stage31_11001),
        .PCOUT({mul_ln28_82_reg_3613_reg_n_106,mul_ln28_82_reg_3613_reg_n_107,mul_ln28_82_reg_3613_reg_n_108,mul_ln28_82_reg_3613_reg_n_109,mul_ln28_82_reg_3613_reg_n_110,mul_ln28_82_reg_3613_reg_n_111,mul_ln28_82_reg_3613_reg_n_112,mul_ln28_82_reg_3613_reg_n_113,mul_ln28_82_reg_3613_reg_n_114,mul_ln28_82_reg_3613_reg_n_115,mul_ln28_82_reg_3613_reg_n_116,mul_ln28_82_reg_3613_reg_n_117,mul_ln28_82_reg_3613_reg_n_118,mul_ln28_82_reg_3613_reg_n_119,mul_ln28_82_reg_3613_reg_n_120,mul_ln28_82_reg_3613_reg_n_121,mul_ln28_82_reg_3613_reg_n_122,mul_ln28_82_reg_3613_reg_n_123,mul_ln28_82_reg_3613_reg_n_124,mul_ln28_82_reg_3613_reg_n_125,mul_ln28_82_reg_3613_reg_n_126,mul_ln28_82_reg_3613_reg_n_127,mul_ln28_82_reg_3613_reg_n_128,mul_ln28_82_reg_3613_reg_n_129,mul_ln28_82_reg_3613_reg_n_130,mul_ln28_82_reg_3613_reg_n_131,mul_ln28_82_reg_3613_reg_n_132,mul_ln28_82_reg_3613_reg_n_133,mul_ln28_82_reg_3613_reg_n_134,mul_ln28_82_reg_3613_reg_n_135,mul_ln28_82_reg_3613_reg_n_136,mul_ln28_82_reg_3613_reg_n_137,mul_ln28_82_reg_3613_reg_n_138,mul_ln28_82_reg_3613_reg_n_139,mul_ln28_82_reg_3613_reg_n_140,mul_ln28_82_reg_3613_reg_n_141,mul_ln28_82_reg_3613_reg_n_142,mul_ln28_82_reg_3613_reg_n_143,mul_ln28_82_reg_3613_reg_n_144,mul_ln28_82_reg_3613_reg_n_145,mul_ln28_82_reg_3613_reg_n_146,mul_ln28_82_reg_3613_reg_n_147,mul_ln28_82_reg_3613_reg_n_148,mul_ln28_82_reg_3613_reg_n_149,mul_ln28_82_reg_3613_reg_n_150,mul_ln28_82_reg_3613_reg_n_151,mul_ln28_82_reg_3613_reg_n_152,mul_ln28_82_reg_3613_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage34,ap_CS_fsm_pp0_stage33,ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_11 mac_muladd_9s_9s_18s_18_4_1_U58
       (.D({mac_muladd_9s_9s_18s_18_4_1_U58_n_0,mac_muladd_9s_9s_18s_18_4_1_U58_n_1,mac_muladd_9s_9s_18s_18_4_1_U58_n_2,mac_muladd_9s_9s_18s_18_4_1_U58_n_3,mac_muladd_9s_9s_18s_18_4_1_U58_n_4,mac_muladd_9s_9s_18s_18_4_1_U58_n_5,mac_muladd_9s_9s_18s_18_4_1_U58_n_6,mac_muladd_9s_9s_18s_18_4_1_U58_n_7,mac_muladd_9s_9s_18s_18_4_1_U58_n_8,mac_muladd_9s_9s_18s_18_4_1_U58_n_9,mac_muladd_9s_9s_18s_18_4_1_U58_n_10,mac_muladd_9s_9s_18s_18_4_1_U58_n_11,mac_muladd_9s_9s_18s_18_4_1_U58_n_12,mac_muladd_9s_9s_18s_18_4_1_U58_n_13,mac_muladd_9s_9s_18s_18_4_1_U58_n_14,mac_muladd_9s_9s_18s_18_4_1_U58_n_15,mac_muladd_9s_9s_18s_18_4_1_U58_n_16,mac_muladd_9s_9s_18s_18_4_1_U58_n_17}),
        .PCOUT({mul_ln28_77_reg_3676_reg_n_106,mul_ln28_77_reg_3676_reg_n_107,mul_ln28_77_reg_3676_reg_n_108,mul_ln28_77_reg_3676_reg_n_109,mul_ln28_77_reg_3676_reg_n_110,mul_ln28_77_reg_3676_reg_n_111,mul_ln28_77_reg_3676_reg_n_112,mul_ln28_77_reg_3676_reg_n_113,mul_ln28_77_reg_3676_reg_n_114,mul_ln28_77_reg_3676_reg_n_115,mul_ln28_77_reg_3676_reg_n_116,mul_ln28_77_reg_3676_reg_n_117,mul_ln28_77_reg_3676_reg_n_118,mul_ln28_77_reg_3676_reg_n_119,mul_ln28_77_reg_3676_reg_n_120,mul_ln28_77_reg_3676_reg_n_121,mul_ln28_77_reg_3676_reg_n_122,mul_ln28_77_reg_3676_reg_n_123,mul_ln28_77_reg_3676_reg_n_124,mul_ln28_77_reg_3676_reg_n_125,mul_ln28_77_reg_3676_reg_n_126,mul_ln28_77_reg_3676_reg_n_127,mul_ln28_77_reg_3676_reg_n_128,mul_ln28_77_reg_3676_reg_n_129,mul_ln28_77_reg_3676_reg_n_130,mul_ln28_77_reg_3676_reg_n_131,mul_ln28_77_reg_3676_reg_n_132,mul_ln28_77_reg_3676_reg_n_133,mul_ln28_77_reg_3676_reg_n_134,mul_ln28_77_reg_3676_reg_n_135,mul_ln28_77_reg_3676_reg_n_136,mul_ln28_77_reg_3676_reg_n_137,mul_ln28_77_reg_3676_reg_n_138,mul_ln28_77_reg_3676_reg_n_139,mul_ln28_77_reg_3676_reg_n_140,mul_ln28_77_reg_3676_reg_n_141,mul_ln28_77_reg_3676_reg_n_142,mul_ln28_77_reg_3676_reg_n_143,mul_ln28_77_reg_3676_reg_n_144,mul_ln28_77_reg_3676_reg_n_145,mul_ln28_77_reg_3676_reg_n_146,mul_ln28_77_reg_3676_reg_n_147,mul_ln28_77_reg_3676_reg_n_148,mul_ln28_77_reg_3676_reg_n_149,mul_ln28_77_reg_3676_reg_n_150,mul_ln28_77_reg_3676_reg_n_151,mul_ln28_77_reg_3676_reg_n_152,mul_ln28_77_reg_3676_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage36,ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage34}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_12 mac_muladd_9s_9s_18s_18_4_1_U60
       (.D({mac_muladd_9s_9s_18s_18_4_1_U60_n_0,mac_muladd_9s_9s_18s_18_4_1_U60_n_1,mac_muladd_9s_9s_18s_18_4_1_U60_n_2,mac_muladd_9s_9s_18s_18_4_1_U60_n_3,mac_muladd_9s_9s_18s_18_4_1_U60_n_4,mac_muladd_9s_9s_18s_18_4_1_U60_n_5,mac_muladd_9s_9s_18s_18_4_1_U60_n_6,mac_muladd_9s_9s_18s_18_4_1_U60_n_7,mac_muladd_9s_9s_18s_18_4_1_U60_n_8,mac_muladd_9s_9s_18s_18_4_1_U60_n_9,mac_muladd_9s_9s_18s_18_4_1_U60_n_10,mac_muladd_9s_9s_18s_18_4_1_U60_n_11,mac_muladd_9s_9s_18s_18_4_1_U60_n_12,mac_muladd_9s_9s_18s_18_4_1_U60_n_13,mac_muladd_9s_9s_18s_18_4_1_U60_n_14,mac_muladd_9s_9s_18s_18_4_1_U60_n_15,mac_muladd_9s_9s_18s_18_4_1_U60_n_16,mac_muladd_9s_9s_18s_18_4_1_U60_n_17}),
        .PCOUT({mul_ln28_97_reg_3729_reg_n_106,mul_ln28_97_reg_3729_reg_n_107,mul_ln28_97_reg_3729_reg_n_108,mul_ln28_97_reg_3729_reg_n_109,mul_ln28_97_reg_3729_reg_n_110,mul_ln28_97_reg_3729_reg_n_111,mul_ln28_97_reg_3729_reg_n_112,mul_ln28_97_reg_3729_reg_n_113,mul_ln28_97_reg_3729_reg_n_114,mul_ln28_97_reg_3729_reg_n_115,mul_ln28_97_reg_3729_reg_n_116,mul_ln28_97_reg_3729_reg_n_117,mul_ln28_97_reg_3729_reg_n_118,mul_ln28_97_reg_3729_reg_n_119,mul_ln28_97_reg_3729_reg_n_120,mul_ln28_97_reg_3729_reg_n_121,mul_ln28_97_reg_3729_reg_n_122,mul_ln28_97_reg_3729_reg_n_123,mul_ln28_97_reg_3729_reg_n_124,mul_ln28_97_reg_3729_reg_n_125,mul_ln28_97_reg_3729_reg_n_126,mul_ln28_97_reg_3729_reg_n_127,mul_ln28_97_reg_3729_reg_n_128,mul_ln28_97_reg_3729_reg_n_129,mul_ln28_97_reg_3729_reg_n_130,mul_ln28_97_reg_3729_reg_n_131,mul_ln28_97_reg_3729_reg_n_132,mul_ln28_97_reg_3729_reg_n_133,mul_ln28_97_reg_3729_reg_n_134,mul_ln28_97_reg_3729_reg_n_135,mul_ln28_97_reg_3729_reg_n_136,mul_ln28_97_reg_3729_reg_n_137,mul_ln28_97_reg_3729_reg_n_138,mul_ln28_97_reg_3729_reg_n_139,mul_ln28_97_reg_3729_reg_n_140,mul_ln28_97_reg_3729_reg_n_141,mul_ln28_97_reg_3729_reg_n_142,mul_ln28_97_reg_3729_reg_n_143,mul_ln28_97_reg_3729_reg_n_144,mul_ln28_97_reg_3729_reg_n_145,mul_ln28_97_reg_3729_reg_n_146,mul_ln28_97_reg_3729_reg_n_147,mul_ln28_97_reg_3729_reg_n_148,mul_ln28_97_reg_3729_reg_n_149,mul_ln28_97_reg_3729_reg_n_150,mul_ln28_97_reg_3729_reg_n_151,mul_ln28_97_reg_3729_reg_n_152,mul_ln28_97_reg_3729_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_13 mac_muladd_9s_9s_18s_18_4_1_U62
       (.D({mac_muladd_9s_9s_18s_18_4_1_U62_n_0,mac_muladd_9s_9s_18s_18_4_1_U62_n_1,mac_muladd_9s_9s_18s_18_4_1_U62_n_2,mac_muladd_9s_9s_18s_18_4_1_U62_n_3,mac_muladd_9s_9s_18s_18_4_1_U62_n_4,mac_muladd_9s_9s_18s_18_4_1_U62_n_5,mac_muladd_9s_9s_18s_18_4_1_U62_n_6,mac_muladd_9s_9s_18s_18_4_1_U62_n_7,mac_muladd_9s_9s_18s_18_4_1_U62_n_8,mac_muladd_9s_9s_18s_18_4_1_U62_n_9,mac_muladd_9s_9s_18s_18_4_1_U62_n_10,mac_muladd_9s_9s_18s_18_4_1_U62_n_11,mac_muladd_9s_9s_18s_18_4_1_U62_n_12,mac_muladd_9s_9s_18s_18_4_1_U62_n_13,mac_muladd_9s_9s_18s_18_4_1_U62_n_14,mac_muladd_9s_9s_18s_18_4_1_U62_n_15,mac_muladd_9s_9s_18s_18_4_1_U62_n_16,mac_muladd_9s_9s_18s_18_4_1_U62_n_17}),
        .PCOUT({mul_ln28_73_reg_3787_reg_n_106,mul_ln28_73_reg_3787_reg_n_107,mul_ln28_73_reg_3787_reg_n_108,mul_ln28_73_reg_3787_reg_n_109,mul_ln28_73_reg_3787_reg_n_110,mul_ln28_73_reg_3787_reg_n_111,mul_ln28_73_reg_3787_reg_n_112,mul_ln28_73_reg_3787_reg_n_113,mul_ln28_73_reg_3787_reg_n_114,mul_ln28_73_reg_3787_reg_n_115,mul_ln28_73_reg_3787_reg_n_116,mul_ln28_73_reg_3787_reg_n_117,mul_ln28_73_reg_3787_reg_n_118,mul_ln28_73_reg_3787_reg_n_119,mul_ln28_73_reg_3787_reg_n_120,mul_ln28_73_reg_3787_reg_n_121,mul_ln28_73_reg_3787_reg_n_122,mul_ln28_73_reg_3787_reg_n_123,mul_ln28_73_reg_3787_reg_n_124,mul_ln28_73_reg_3787_reg_n_125,mul_ln28_73_reg_3787_reg_n_126,mul_ln28_73_reg_3787_reg_n_127,mul_ln28_73_reg_3787_reg_n_128,mul_ln28_73_reg_3787_reg_n_129,mul_ln28_73_reg_3787_reg_n_130,mul_ln28_73_reg_3787_reg_n_131,mul_ln28_73_reg_3787_reg_n_132,mul_ln28_73_reg_3787_reg_n_133,mul_ln28_73_reg_3787_reg_n_134,mul_ln28_73_reg_3787_reg_n_135,mul_ln28_73_reg_3787_reg_n_136,mul_ln28_73_reg_3787_reg_n_137,mul_ln28_73_reg_3787_reg_n_138,mul_ln28_73_reg_3787_reg_n_139,mul_ln28_73_reg_3787_reg_n_140,mul_ln28_73_reg_3787_reg_n_141,mul_ln28_73_reg_3787_reg_n_142,mul_ln28_73_reg_3787_reg_n_143,mul_ln28_73_reg_3787_reg_n_144,mul_ln28_73_reg_3787_reg_n_145,mul_ln28_73_reg_3787_reg_n_146,mul_ln28_73_reg_3787_reg_n_147,mul_ln28_73_reg_3787_reg_n_148,mul_ln28_73_reg_3787_reg_n_149,mul_ln28_73_reg_3787_reg_n_150,mul_ln28_73_reg_3787_reg_n_151,mul_ln28_73_reg_3787_reg_n_152,mul_ln28_73_reg_3787_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage44,ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_14 mac_muladd_9s_9s_18s_18_4_1_U64
       (.D({mac_muladd_9s_9s_18s_18_4_1_U64_n_0,mac_muladd_9s_9s_18s_18_4_1_U64_n_1,mac_muladd_9s_9s_18s_18_4_1_U64_n_2,mac_muladd_9s_9s_18s_18_4_1_U64_n_3,mac_muladd_9s_9s_18s_18_4_1_U64_n_4,mac_muladd_9s_9s_18s_18_4_1_U64_n_5,mac_muladd_9s_9s_18s_18_4_1_U64_n_6,mac_muladd_9s_9s_18s_18_4_1_U64_n_7,mac_muladd_9s_9s_18s_18_4_1_U64_n_8,mac_muladd_9s_9s_18s_18_4_1_U64_n_9,mac_muladd_9s_9s_18s_18_4_1_U64_n_10,mac_muladd_9s_9s_18s_18_4_1_U64_n_11,mac_muladd_9s_9s_18s_18_4_1_U64_n_12,mac_muladd_9s_9s_18s_18_4_1_U64_n_13,mac_muladd_9s_9s_18s_18_4_1_U64_n_14,mac_muladd_9s_9s_18s_18_4_1_U64_n_15,mac_muladd_9s_9s_18s_18_4_1_U64_n_16,mac_muladd_9s_9s_18s_18_4_1_U64_n_17}),
        .PCOUT({mul_ln28_89_reg_3840_reg_n_106,mul_ln28_89_reg_3840_reg_n_107,mul_ln28_89_reg_3840_reg_n_108,mul_ln28_89_reg_3840_reg_n_109,mul_ln28_89_reg_3840_reg_n_110,mul_ln28_89_reg_3840_reg_n_111,mul_ln28_89_reg_3840_reg_n_112,mul_ln28_89_reg_3840_reg_n_113,mul_ln28_89_reg_3840_reg_n_114,mul_ln28_89_reg_3840_reg_n_115,mul_ln28_89_reg_3840_reg_n_116,mul_ln28_89_reg_3840_reg_n_117,mul_ln28_89_reg_3840_reg_n_118,mul_ln28_89_reg_3840_reg_n_119,mul_ln28_89_reg_3840_reg_n_120,mul_ln28_89_reg_3840_reg_n_121,mul_ln28_89_reg_3840_reg_n_122,mul_ln28_89_reg_3840_reg_n_123,mul_ln28_89_reg_3840_reg_n_124,mul_ln28_89_reg_3840_reg_n_125,mul_ln28_89_reg_3840_reg_n_126,mul_ln28_89_reg_3840_reg_n_127,mul_ln28_89_reg_3840_reg_n_128,mul_ln28_89_reg_3840_reg_n_129,mul_ln28_89_reg_3840_reg_n_130,mul_ln28_89_reg_3840_reg_n_131,mul_ln28_89_reg_3840_reg_n_132,mul_ln28_89_reg_3840_reg_n_133,mul_ln28_89_reg_3840_reg_n_134,mul_ln28_89_reg_3840_reg_n_135,mul_ln28_89_reg_3840_reg_n_136,mul_ln28_89_reg_3840_reg_n_137,mul_ln28_89_reg_3840_reg_n_138,mul_ln28_89_reg_3840_reg_n_139,mul_ln28_89_reg_3840_reg_n_140,mul_ln28_89_reg_3840_reg_n_141,mul_ln28_89_reg_3840_reg_n_142,mul_ln28_89_reg_3840_reg_n_143,mul_ln28_89_reg_3840_reg_n_144,mul_ln28_89_reg_3840_reg_n_145,mul_ln28_89_reg_3840_reg_n_146,mul_ln28_89_reg_3840_reg_n_147,mul_ln28_89_reg_3840_reg_n_148,mul_ln28_89_reg_3840_reg_n_149,mul_ln28_89_reg_3840_reg_n_150,mul_ln28_89_reg_3840_reg_n_151,mul_ln28_89_reg_3840_reg_n_152,mul_ln28_89_reg_3840_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage47,ap_CS_fsm_pp0_stage46,ap_CS_fsm_pp0_stage45,ap_CS_fsm_pp0_stage44,ap_CS_fsm_pp0_stage43}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_15 mac_muladd_9s_9s_18s_18_4_1_U66
       (.D({mac_muladd_9s_9s_18s_18_4_1_U66_n_0,mac_muladd_9s_9s_18s_18_4_1_U66_n_1,mac_muladd_9s_9s_18s_18_4_1_U66_n_2,mac_muladd_9s_9s_18s_18_4_1_U66_n_3,mac_muladd_9s_9s_18s_18_4_1_U66_n_4,mac_muladd_9s_9s_18s_18_4_1_U66_n_5,mac_muladd_9s_9s_18s_18_4_1_U66_n_6,mac_muladd_9s_9s_18s_18_4_1_U66_n_7,mac_muladd_9s_9s_18s_18_4_1_U66_n_8,mac_muladd_9s_9s_18s_18_4_1_U66_n_9,mac_muladd_9s_9s_18s_18_4_1_U66_n_10,mac_muladd_9s_9s_18s_18_4_1_U66_n_11,mac_muladd_9s_9s_18s_18_4_1_U66_n_12,mac_muladd_9s_9s_18s_18_4_1_U66_n_13,mac_muladd_9s_9s_18s_18_4_1_U66_n_14,mac_muladd_9s_9s_18s_18_4_1_U66_n_15,mac_muladd_9s_9s_18s_18_4_1_U66_n_16,mac_muladd_9s_9s_18s_18_4_1_U66_n_17}),
        .PCOUT({mul_ln28_31_reg_3908_reg_n_106,mul_ln28_31_reg_3908_reg_n_107,mul_ln28_31_reg_3908_reg_n_108,mul_ln28_31_reg_3908_reg_n_109,mul_ln28_31_reg_3908_reg_n_110,mul_ln28_31_reg_3908_reg_n_111,mul_ln28_31_reg_3908_reg_n_112,mul_ln28_31_reg_3908_reg_n_113,mul_ln28_31_reg_3908_reg_n_114,mul_ln28_31_reg_3908_reg_n_115,mul_ln28_31_reg_3908_reg_n_116,mul_ln28_31_reg_3908_reg_n_117,mul_ln28_31_reg_3908_reg_n_118,mul_ln28_31_reg_3908_reg_n_119,mul_ln28_31_reg_3908_reg_n_120,mul_ln28_31_reg_3908_reg_n_121,mul_ln28_31_reg_3908_reg_n_122,mul_ln28_31_reg_3908_reg_n_123,mul_ln28_31_reg_3908_reg_n_124,mul_ln28_31_reg_3908_reg_n_125,mul_ln28_31_reg_3908_reg_n_126,mul_ln28_31_reg_3908_reg_n_127,mul_ln28_31_reg_3908_reg_n_128,mul_ln28_31_reg_3908_reg_n_129,mul_ln28_31_reg_3908_reg_n_130,mul_ln28_31_reg_3908_reg_n_131,mul_ln28_31_reg_3908_reg_n_132,mul_ln28_31_reg_3908_reg_n_133,mul_ln28_31_reg_3908_reg_n_134,mul_ln28_31_reg_3908_reg_n_135,mul_ln28_31_reg_3908_reg_n_136,mul_ln28_31_reg_3908_reg_n_137,mul_ln28_31_reg_3908_reg_n_138,mul_ln28_31_reg_3908_reg_n_139,mul_ln28_31_reg_3908_reg_n_140,mul_ln28_31_reg_3908_reg_n_141,mul_ln28_31_reg_3908_reg_n_142,mul_ln28_31_reg_3908_reg_n_143,mul_ln28_31_reg_3908_reg_n_144,mul_ln28_31_reg_3908_reg_n_145,mul_ln28_31_reg_3908_reg_n_146,mul_ln28_31_reg_3908_reg_n_147,mul_ln28_31_reg_3908_reg_n_148,mul_ln28_31_reg_3908_reg_n_149,mul_ln28_31_reg_3908_reg_n_150,mul_ln28_31_reg_3908_reg_n_151,mul_ln28_31_reg_3908_reg_n_152,mul_ln28_31_reg_3908_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage50,ap_CS_fsm_pp0_stage49,ap_CS_fsm_pp0_stage48,ap_CS_fsm_pp0_stage47,ap_CS_fsm_pp0_stage46}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_16 mac_muladd_9s_9s_18s_18_4_1_U67
       (.D({mac_muladd_9s_9s_18s_18_4_1_U67_n_0,mac_muladd_9s_9s_18s_18_4_1_U67_n_1,mac_muladd_9s_9s_18s_18_4_1_U67_n_2,mac_muladd_9s_9s_18s_18_4_1_U67_n_3,mac_muladd_9s_9s_18s_18_4_1_U67_n_4,mac_muladd_9s_9s_18s_18_4_1_U67_n_5,mac_muladd_9s_9s_18s_18_4_1_U67_n_6,mac_muladd_9s_9s_18s_18_4_1_U67_n_7,mac_muladd_9s_9s_18s_18_4_1_U67_n_8,mac_muladd_9s_9s_18s_18_4_1_U67_n_9,mac_muladd_9s_9s_18s_18_4_1_U67_n_10,mac_muladd_9s_9s_18s_18_4_1_U67_n_11,mac_muladd_9s_9s_18s_18_4_1_U67_n_12,mac_muladd_9s_9s_18s_18_4_1_U67_n_13,mac_muladd_9s_9s_18s_18_4_1_U67_n_14,mac_muladd_9s_9s_18s_18_4_1_U67_n_15,mac_muladd_9s_9s_18s_18_4_1_U67_n_16,mac_muladd_9s_9s_18s_18_4_1_U67_n_17}),
        .PCOUT({mul_ln28_62_reg_3950_reg_n_106,mul_ln28_62_reg_3950_reg_n_107,mul_ln28_62_reg_3950_reg_n_108,mul_ln28_62_reg_3950_reg_n_109,mul_ln28_62_reg_3950_reg_n_110,mul_ln28_62_reg_3950_reg_n_111,mul_ln28_62_reg_3950_reg_n_112,mul_ln28_62_reg_3950_reg_n_113,mul_ln28_62_reg_3950_reg_n_114,mul_ln28_62_reg_3950_reg_n_115,mul_ln28_62_reg_3950_reg_n_116,mul_ln28_62_reg_3950_reg_n_117,mul_ln28_62_reg_3950_reg_n_118,mul_ln28_62_reg_3950_reg_n_119,mul_ln28_62_reg_3950_reg_n_120,mul_ln28_62_reg_3950_reg_n_121,mul_ln28_62_reg_3950_reg_n_122,mul_ln28_62_reg_3950_reg_n_123,mul_ln28_62_reg_3950_reg_n_124,mul_ln28_62_reg_3950_reg_n_125,mul_ln28_62_reg_3950_reg_n_126,mul_ln28_62_reg_3950_reg_n_127,mul_ln28_62_reg_3950_reg_n_128,mul_ln28_62_reg_3950_reg_n_129,mul_ln28_62_reg_3950_reg_n_130,mul_ln28_62_reg_3950_reg_n_131,mul_ln28_62_reg_3950_reg_n_132,mul_ln28_62_reg_3950_reg_n_133,mul_ln28_62_reg_3950_reg_n_134,mul_ln28_62_reg_3950_reg_n_135,mul_ln28_62_reg_3950_reg_n_136,mul_ln28_62_reg_3950_reg_n_137,mul_ln28_62_reg_3950_reg_n_138,mul_ln28_62_reg_3950_reg_n_139,mul_ln28_62_reg_3950_reg_n_140,mul_ln28_62_reg_3950_reg_n_141,mul_ln28_62_reg_3950_reg_n_142,mul_ln28_62_reg_3950_reg_n_143,mul_ln28_62_reg_3950_reg_n_144,mul_ln28_62_reg_3950_reg_n_145,mul_ln28_62_reg_3950_reg_n_146,mul_ln28_62_reg_3950_reg_n_147,mul_ln28_62_reg_3950_reg_n_148,mul_ln28_62_reg_3950_reg_n_149,mul_ln28_62_reg_3950_reg_n_150,mul_ln28_62_reg_3950_reg_n_151,mul_ln28_62_reg_3950_reg_n_152,mul_ln28_62_reg_3950_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage52,ap_CS_fsm_pp0_stage51,ap_CS_fsm_pp0_stage50,ap_CS_fsm_pp0_stage49,ap_CS_fsm_pp0_stage48}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_17 mac_muladd_9s_9s_18s_18_4_1_U69
       (.D({mac_muladd_9s_9s_18s_18_4_1_U69_n_0,mac_muladd_9s_9s_18s_18_4_1_U69_n_1,mac_muladd_9s_9s_18s_18_4_1_U69_n_2,mac_muladd_9s_9s_18s_18_4_1_U69_n_3,mac_muladd_9s_9s_18s_18_4_1_U69_n_4,mac_muladd_9s_9s_18s_18_4_1_U69_n_5,mac_muladd_9s_9s_18s_18_4_1_U69_n_6,mac_muladd_9s_9s_18s_18_4_1_U69_n_7,mac_muladd_9s_9s_18s_18_4_1_U69_n_8,mac_muladd_9s_9s_18s_18_4_1_U69_n_9,mac_muladd_9s_9s_18s_18_4_1_U69_n_10,mac_muladd_9s_9s_18s_18_4_1_U69_n_11,mac_muladd_9s_9s_18s_18_4_1_U69_n_12,mac_muladd_9s_9s_18s_18_4_1_U69_n_13,mac_muladd_9s_9s_18s_18_4_1_U69_n_14,mac_muladd_9s_9s_18s_18_4_1_U69_n_15,mac_muladd_9s_9s_18s_18_4_1_U69_n_16,mac_muladd_9s_9s_18s_18_4_1_U69_n_17}),
        .E(ap_block_pp0_stage50_11001),
        .PCOUT({mul_ln28_85_reg_3993_reg_n_106,mul_ln28_85_reg_3993_reg_n_107,mul_ln28_85_reg_3993_reg_n_108,mul_ln28_85_reg_3993_reg_n_109,mul_ln28_85_reg_3993_reg_n_110,mul_ln28_85_reg_3993_reg_n_111,mul_ln28_85_reg_3993_reg_n_112,mul_ln28_85_reg_3993_reg_n_113,mul_ln28_85_reg_3993_reg_n_114,mul_ln28_85_reg_3993_reg_n_115,mul_ln28_85_reg_3993_reg_n_116,mul_ln28_85_reg_3993_reg_n_117,mul_ln28_85_reg_3993_reg_n_118,mul_ln28_85_reg_3993_reg_n_119,mul_ln28_85_reg_3993_reg_n_120,mul_ln28_85_reg_3993_reg_n_121,mul_ln28_85_reg_3993_reg_n_122,mul_ln28_85_reg_3993_reg_n_123,mul_ln28_85_reg_3993_reg_n_124,mul_ln28_85_reg_3993_reg_n_125,mul_ln28_85_reg_3993_reg_n_126,mul_ln28_85_reg_3993_reg_n_127,mul_ln28_85_reg_3993_reg_n_128,mul_ln28_85_reg_3993_reg_n_129,mul_ln28_85_reg_3993_reg_n_130,mul_ln28_85_reg_3993_reg_n_131,mul_ln28_85_reg_3993_reg_n_132,mul_ln28_85_reg_3993_reg_n_133,mul_ln28_85_reg_3993_reg_n_134,mul_ln28_85_reg_3993_reg_n_135,mul_ln28_85_reg_3993_reg_n_136,mul_ln28_85_reg_3993_reg_n_137,mul_ln28_85_reg_3993_reg_n_138,mul_ln28_85_reg_3993_reg_n_139,mul_ln28_85_reg_3993_reg_n_140,mul_ln28_85_reg_3993_reg_n_141,mul_ln28_85_reg_3993_reg_n_142,mul_ln28_85_reg_3993_reg_n_143,mul_ln28_85_reg_3993_reg_n_144,mul_ln28_85_reg_3993_reg_n_145,mul_ln28_85_reg_3993_reg_n_146,mul_ln28_85_reg_3993_reg_n_147,mul_ln28_85_reg_3993_reg_n_148,mul_ln28_85_reg_3993_reg_n_149,mul_ln28_85_reg_3993_reg_n_150,mul_ln28_85_reg_3993_reg_n_151,mul_ln28_85_reg_3993_reg_n_152,mul_ln28_85_reg_3993_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage53,ap_CS_fsm_pp0_stage52,ap_CS_fsm_pp0_stage51,ap_CS_fsm_pp0_stage50}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_18 mac_muladd_9s_9s_18s_18_4_1_U70
       (.D({mac_muladd_9s_9s_18s_18_4_1_U70_n_0,mac_muladd_9s_9s_18s_18_4_1_U70_n_1,mac_muladd_9s_9s_18s_18_4_1_U70_n_2,mac_muladd_9s_9s_18s_18_4_1_U70_n_3,mac_muladd_9s_9s_18s_18_4_1_U70_n_4,mac_muladd_9s_9s_18s_18_4_1_U70_n_5,mac_muladd_9s_9s_18s_18_4_1_U70_n_6,mac_muladd_9s_9s_18s_18_4_1_U70_n_7,mac_muladd_9s_9s_18s_18_4_1_U70_n_8,mac_muladd_9s_9s_18s_18_4_1_U70_n_9,mac_muladd_9s_9s_18s_18_4_1_U70_n_10,mac_muladd_9s_9s_18s_18_4_1_U70_n_11,mac_muladd_9s_9s_18s_18_4_1_U70_n_12,mac_muladd_9s_9s_18s_18_4_1_U70_n_13,mac_muladd_9s_9s_18s_18_4_1_U70_n_14,mac_muladd_9s_9s_18s_18_4_1_U70_n_15,mac_muladd_9s_9s_18s_18_4_1_U70_n_16,mac_muladd_9s_9s_18s_18_4_1_U70_n_17}),
        .PCOUT({mul_ln28_96_reg_4035_reg_n_106,mul_ln28_96_reg_4035_reg_n_107,mul_ln28_96_reg_4035_reg_n_108,mul_ln28_96_reg_4035_reg_n_109,mul_ln28_96_reg_4035_reg_n_110,mul_ln28_96_reg_4035_reg_n_111,mul_ln28_96_reg_4035_reg_n_112,mul_ln28_96_reg_4035_reg_n_113,mul_ln28_96_reg_4035_reg_n_114,mul_ln28_96_reg_4035_reg_n_115,mul_ln28_96_reg_4035_reg_n_116,mul_ln28_96_reg_4035_reg_n_117,mul_ln28_96_reg_4035_reg_n_118,mul_ln28_96_reg_4035_reg_n_119,mul_ln28_96_reg_4035_reg_n_120,mul_ln28_96_reg_4035_reg_n_121,mul_ln28_96_reg_4035_reg_n_122,mul_ln28_96_reg_4035_reg_n_123,mul_ln28_96_reg_4035_reg_n_124,mul_ln28_96_reg_4035_reg_n_125,mul_ln28_96_reg_4035_reg_n_126,mul_ln28_96_reg_4035_reg_n_127,mul_ln28_96_reg_4035_reg_n_128,mul_ln28_96_reg_4035_reg_n_129,mul_ln28_96_reg_4035_reg_n_130,mul_ln28_96_reg_4035_reg_n_131,mul_ln28_96_reg_4035_reg_n_132,mul_ln28_96_reg_4035_reg_n_133,mul_ln28_96_reg_4035_reg_n_134,mul_ln28_96_reg_4035_reg_n_135,mul_ln28_96_reg_4035_reg_n_136,mul_ln28_96_reg_4035_reg_n_137,mul_ln28_96_reg_4035_reg_n_138,mul_ln28_96_reg_4035_reg_n_139,mul_ln28_96_reg_4035_reg_n_140,mul_ln28_96_reg_4035_reg_n_141,mul_ln28_96_reg_4035_reg_n_142,mul_ln28_96_reg_4035_reg_n_143,mul_ln28_96_reg_4035_reg_n_144,mul_ln28_96_reg_4035_reg_n_145,mul_ln28_96_reg_4035_reg_n_146,mul_ln28_96_reg_4035_reg_n_147,mul_ln28_96_reg_4035_reg_n_148,mul_ln28_96_reg_4035_reg_n_149,mul_ln28_96_reg_4035_reg_n_150,mul_ln28_96_reg_4035_reg_n_151,mul_ln28_96_reg_4035_reg_n_152,mul_ln28_96_reg_4035_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage57,ap_CS_fsm_pp0_stage56,ap_CS_fsm_pp0_stage55,ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage53}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_19 mac_muladd_9s_9s_18s_18_4_1_U72
       (.D({mac_muladd_9s_9s_18s_18_4_1_U72_n_0,mac_muladd_9s_9s_18s_18_4_1_U72_n_1,mac_muladd_9s_9s_18s_18_4_1_U72_n_2,mac_muladd_9s_9s_18s_18_4_1_U72_n_3,mac_muladd_9s_9s_18s_18_4_1_U72_n_4,mac_muladd_9s_9s_18s_18_4_1_U72_n_5,mac_muladd_9s_9s_18s_18_4_1_U72_n_6,mac_muladd_9s_9s_18s_18_4_1_U72_n_7,mac_muladd_9s_9s_18s_18_4_1_U72_n_8,mac_muladd_9s_9s_18s_18_4_1_U72_n_9,mac_muladd_9s_9s_18s_18_4_1_U72_n_10,mac_muladd_9s_9s_18s_18_4_1_U72_n_11,mac_muladd_9s_9s_18s_18_4_1_U72_n_12,mac_muladd_9s_9s_18s_18_4_1_U72_n_13,mac_muladd_9s_9s_18s_18_4_1_U72_n_14,mac_muladd_9s_9s_18s_18_4_1_U72_n_15,mac_muladd_9s_9s_18s_18_4_1_U72_n_16,mac_muladd_9s_9s_18s_18_4_1_U72_n_17}),
        .E(ap_block_pp0_stage56_11001),
        .PCOUT({mul_ln28_27_reg_4088_reg_n_106,mul_ln28_27_reg_4088_reg_n_107,mul_ln28_27_reg_4088_reg_n_108,mul_ln28_27_reg_4088_reg_n_109,mul_ln28_27_reg_4088_reg_n_110,mul_ln28_27_reg_4088_reg_n_111,mul_ln28_27_reg_4088_reg_n_112,mul_ln28_27_reg_4088_reg_n_113,mul_ln28_27_reg_4088_reg_n_114,mul_ln28_27_reg_4088_reg_n_115,mul_ln28_27_reg_4088_reg_n_116,mul_ln28_27_reg_4088_reg_n_117,mul_ln28_27_reg_4088_reg_n_118,mul_ln28_27_reg_4088_reg_n_119,mul_ln28_27_reg_4088_reg_n_120,mul_ln28_27_reg_4088_reg_n_121,mul_ln28_27_reg_4088_reg_n_122,mul_ln28_27_reg_4088_reg_n_123,mul_ln28_27_reg_4088_reg_n_124,mul_ln28_27_reg_4088_reg_n_125,mul_ln28_27_reg_4088_reg_n_126,mul_ln28_27_reg_4088_reg_n_127,mul_ln28_27_reg_4088_reg_n_128,mul_ln28_27_reg_4088_reg_n_129,mul_ln28_27_reg_4088_reg_n_130,mul_ln28_27_reg_4088_reg_n_131,mul_ln28_27_reg_4088_reg_n_132,mul_ln28_27_reg_4088_reg_n_133,mul_ln28_27_reg_4088_reg_n_134,mul_ln28_27_reg_4088_reg_n_135,mul_ln28_27_reg_4088_reg_n_136,mul_ln28_27_reg_4088_reg_n_137,mul_ln28_27_reg_4088_reg_n_138,mul_ln28_27_reg_4088_reg_n_139,mul_ln28_27_reg_4088_reg_n_140,mul_ln28_27_reg_4088_reg_n_141,mul_ln28_27_reg_4088_reg_n_142,mul_ln28_27_reg_4088_reg_n_143,mul_ln28_27_reg_4088_reg_n_144,mul_ln28_27_reg_4088_reg_n_145,mul_ln28_27_reg_4088_reg_n_146,mul_ln28_27_reg_4088_reg_n_147,mul_ln28_27_reg_4088_reg_n_148,mul_ln28_27_reg_4088_reg_n_149,mul_ln28_27_reg_4088_reg_n_150,mul_ln28_27_reg_4088_reg_n_151,mul_ln28_27_reg_4088_reg_n_152,mul_ln28_27_reg_4088_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage59,ap_CS_fsm_pp0_stage58,ap_CS_fsm_pp0_stage57,ap_CS_fsm_pp0_stage56}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_20 mac_muladd_9s_9s_18s_18_4_1_U74
       (.D({mac_muladd_9s_9s_18s_18_4_1_U74_n_0,mac_muladd_9s_9s_18s_18_4_1_U74_n_1,mac_muladd_9s_9s_18s_18_4_1_U74_n_2,mac_muladd_9s_9s_18s_18_4_1_U74_n_3,mac_muladd_9s_9s_18s_18_4_1_U74_n_4,mac_muladd_9s_9s_18s_18_4_1_U74_n_5,mac_muladd_9s_9s_18s_18_4_1_U74_n_6,mac_muladd_9s_9s_18s_18_4_1_U74_n_7,mac_muladd_9s_9s_18s_18_4_1_U74_n_8,mac_muladd_9s_9s_18s_18_4_1_U74_n_9,mac_muladd_9s_9s_18s_18_4_1_U74_n_10,mac_muladd_9s_9s_18s_18_4_1_U74_n_11,mac_muladd_9s_9s_18s_18_4_1_U74_n_12,mac_muladd_9s_9s_18s_18_4_1_U74_n_13,mac_muladd_9s_9s_18s_18_4_1_U74_n_14,mac_muladd_9s_9s_18s_18_4_1_U74_n_15,mac_muladd_9s_9s_18s_18_4_1_U74_n_16,mac_muladd_9s_9s_18s_18_4_1_U74_n_17}),
        .E(ap_block_pp0_stage59_11001),
        .PCOUT({mul_ln28_87_reg_4156_reg_n_106,mul_ln28_87_reg_4156_reg_n_107,mul_ln28_87_reg_4156_reg_n_108,mul_ln28_87_reg_4156_reg_n_109,mul_ln28_87_reg_4156_reg_n_110,mul_ln28_87_reg_4156_reg_n_111,mul_ln28_87_reg_4156_reg_n_112,mul_ln28_87_reg_4156_reg_n_113,mul_ln28_87_reg_4156_reg_n_114,mul_ln28_87_reg_4156_reg_n_115,mul_ln28_87_reg_4156_reg_n_116,mul_ln28_87_reg_4156_reg_n_117,mul_ln28_87_reg_4156_reg_n_118,mul_ln28_87_reg_4156_reg_n_119,mul_ln28_87_reg_4156_reg_n_120,mul_ln28_87_reg_4156_reg_n_121,mul_ln28_87_reg_4156_reg_n_122,mul_ln28_87_reg_4156_reg_n_123,mul_ln28_87_reg_4156_reg_n_124,mul_ln28_87_reg_4156_reg_n_125,mul_ln28_87_reg_4156_reg_n_126,mul_ln28_87_reg_4156_reg_n_127,mul_ln28_87_reg_4156_reg_n_128,mul_ln28_87_reg_4156_reg_n_129,mul_ln28_87_reg_4156_reg_n_130,mul_ln28_87_reg_4156_reg_n_131,mul_ln28_87_reg_4156_reg_n_132,mul_ln28_87_reg_4156_reg_n_133,mul_ln28_87_reg_4156_reg_n_134,mul_ln28_87_reg_4156_reg_n_135,mul_ln28_87_reg_4156_reg_n_136,mul_ln28_87_reg_4156_reg_n_137,mul_ln28_87_reg_4156_reg_n_138,mul_ln28_87_reg_4156_reg_n_139,mul_ln28_87_reg_4156_reg_n_140,mul_ln28_87_reg_4156_reg_n_141,mul_ln28_87_reg_4156_reg_n_142,mul_ln28_87_reg_4156_reg_n_143,mul_ln28_87_reg_4156_reg_n_144,mul_ln28_87_reg_4156_reg_n_145,mul_ln28_87_reg_4156_reg_n_146,mul_ln28_87_reg_4156_reg_n_147,mul_ln28_87_reg_4156_reg_n_148,mul_ln28_87_reg_4156_reg_n_149,mul_ln28_87_reg_4156_reg_n_150,mul_ln28_87_reg_4156_reg_n_151,mul_ln28_87_reg_4156_reg_n_152,mul_ln28_87_reg_4156_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage63,ap_CS_fsm_pp0_stage62,ap_CS_fsm_pp0_stage61,ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage59}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_21 mac_muladd_9s_9s_18s_18_4_1_U76
       (.D({mac_muladd_9s_9s_18s_18_4_1_U76_n_0,mac_muladd_9s_9s_18s_18_4_1_U76_n_1,mac_muladd_9s_9s_18s_18_4_1_U76_n_2,mac_muladd_9s_9s_18s_18_4_1_U76_n_3,mac_muladd_9s_9s_18s_18_4_1_U76_n_4,mac_muladd_9s_9s_18s_18_4_1_U76_n_5,mac_muladd_9s_9s_18s_18_4_1_U76_n_6,mac_muladd_9s_9s_18s_18_4_1_U76_n_7,mac_muladd_9s_9s_18s_18_4_1_U76_n_8,mac_muladd_9s_9s_18s_18_4_1_U76_n_9,mac_muladd_9s_9s_18s_18_4_1_U76_n_10,mac_muladd_9s_9s_18s_18_4_1_U76_n_11,mac_muladd_9s_9s_18s_18_4_1_U76_n_12,mac_muladd_9s_9s_18s_18_4_1_U76_n_13,mac_muladd_9s_9s_18s_18_4_1_U76_n_14,mac_muladd_9s_9s_18s_18_4_1_U76_n_15,mac_muladd_9s_9s_18s_18_4_1_U76_n_16,mac_muladd_9s_9s_18s_18_4_1_U76_n_17}),
        .PCOUT({mul_ln28_66_reg_4209_reg_n_106,mul_ln28_66_reg_4209_reg_n_107,mul_ln28_66_reg_4209_reg_n_108,mul_ln28_66_reg_4209_reg_n_109,mul_ln28_66_reg_4209_reg_n_110,mul_ln28_66_reg_4209_reg_n_111,mul_ln28_66_reg_4209_reg_n_112,mul_ln28_66_reg_4209_reg_n_113,mul_ln28_66_reg_4209_reg_n_114,mul_ln28_66_reg_4209_reg_n_115,mul_ln28_66_reg_4209_reg_n_116,mul_ln28_66_reg_4209_reg_n_117,mul_ln28_66_reg_4209_reg_n_118,mul_ln28_66_reg_4209_reg_n_119,mul_ln28_66_reg_4209_reg_n_120,mul_ln28_66_reg_4209_reg_n_121,mul_ln28_66_reg_4209_reg_n_122,mul_ln28_66_reg_4209_reg_n_123,mul_ln28_66_reg_4209_reg_n_124,mul_ln28_66_reg_4209_reg_n_125,mul_ln28_66_reg_4209_reg_n_126,mul_ln28_66_reg_4209_reg_n_127,mul_ln28_66_reg_4209_reg_n_128,mul_ln28_66_reg_4209_reg_n_129,mul_ln28_66_reg_4209_reg_n_130,mul_ln28_66_reg_4209_reg_n_131,mul_ln28_66_reg_4209_reg_n_132,mul_ln28_66_reg_4209_reg_n_133,mul_ln28_66_reg_4209_reg_n_134,mul_ln28_66_reg_4209_reg_n_135,mul_ln28_66_reg_4209_reg_n_136,mul_ln28_66_reg_4209_reg_n_137,mul_ln28_66_reg_4209_reg_n_138,mul_ln28_66_reg_4209_reg_n_139,mul_ln28_66_reg_4209_reg_n_140,mul_ln28_66_reg_4209_reg_n_141,mul_ln28_66_reg_4209_reg_n_142,mul_ln28_66_reg_4209_reg_n_143,mul_ln28_66_reg_4209_reg_n_144,mul_ln28_66_reg_4209_reg_n_145,mul_ln28_66_reg_4209_reg_n_146,mul_ln28_66_reg_4209_reg_n_147,mul_ln28_66_reg_4209_reg_n_148,mul_ln28_66_reg_4209_reg_n_149,mul_ln28_66_reg_4209_reg_n_150,mul_ln28_66_reg_4209_reg_n_151,mul_ln28_66_reg_4209_reg_n_152,mul_ln28_66_reg_4209_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage65,ap_CS_fsm_pp0_stage64,ap_CS_fsm_pp0_stage63,ap_CS_fsm_pp0_stage62}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_22 mac_muladd_9s_9s_18s_18_4_1_U78
       (.D({mac_muladd_9s_9s_18s_18_4_1_U78_n_0,mac_muladd_9s_9s_18s_18_4_1_U78_n_1,mac_muladd_9s_9s_18s_18_4_1_U78_n_2,mac_muladd_9s_9s_18s_18_4_1_U78_n_3,mac_muladd_9s_9s_18s_18_4_1_U78_n_4,mac_muladd_9s_9s_18s_18_4_1_U78_n_5,mac_muladd_9s_9s_18s_18_4_1_U78_n_6,mac_muladd_9s_9s_18s_18_4_1_U78_n_7,mac_muladd_9s_9s_18s_18_4_1_U78_n_8,mac_muladd_9s_9s_18s_18_4_1_U78_n_9,mac_muladd_9s_9s_18s_18_4_1_U78_n_10,mac_muladd_9s_9s_18s_18_4_1_U78_n_11,mac_muladd_9s_9s_18s_18_4_1_U78_n_12,mac_muladd_9s_9s_18s_18_4_1_U78_n_13,mac_muladd_9s_9s_18s_18_4_1_U78_n_14,mac_muladd_9s_9s_18s_18_4_1_U78_n_15,mac_muladd_9s_9s_18s_18_4_1_U78_n_16,mac_muladd_9s_9s_18s_18_4_1_U78_n_17}),
        .PCOUT({mul_ln28_43_reg_4267_reg_n_106,mul_ln28_43_reg_4267_reg_n_107,mul_ln28_43_reg_4267_reg_n_108,mul_ln28_43_reg_4267_reg_n_109,mul_ln28_43_reg_4267_reg_n_110,mul_ln28_43_reg_4267_reg_n_111,mul_ln28_43_reg_4267_reg_n_112,mul_ln28_43_reg_4267_reg_n_113,mul_ln28_43_reg_4267_reg_n_114,mul_ln28_43_reg_4267_reg_n_115,mul_ln28_43_reg_4267_reg_n_116,mul_ln28_43_reg_4267_reg_n_117,mul_ln28_43_reg_4267_reg_n_118,mul_ln28_43_reg_4267_reg_n_119,mul_ln28_43_reg_4267_reg_n_120,mul_ln28_43_reg_4267_reg_n_121,mul_ln28_43_reg_4267_reg_n_122,mul_ln28_43_reg_4267_reg_n_123,mul_ln28_43_reg_4267_reg_n_124,mul_ln28_43_reg_4267_reg_n_125,mul_ln28_43_reg_4267_reg_n_126,mul_ln28_43_reg_4267_reg_n_127,mul_ln28_43_reg_4267_reg_n_128,mul_ln28_43_reg_4267_reg_n_129,mul_ln28_43_reg_4267_reg_n_130,mul_ln28_43_reg_4267_reg_n_131,mul_ln28_43_reg_4267_reg_n_132,mul_ln28_43_reg_4267_reg_n_133,mul_ln28_43_reg_4267_reg_n_134,mul_ln28_43_reg_4267_reg_n_135,mul_ln28_43_reg_4267_reg_n_136,mul_ln28_43_reg_4267_reg_n_137,mul_ln28_43_reg_4267_reg_n_138,mul_ln28_43_reg_4267_reg_n_139,mul_ln28_43_reg_4267_reg_n_140,mul_ln28_43_reg_4267_reg_n_141,mul_ln28_43_reg_4267_reg_n_142,mul_ln28_43_reg_4267_reg_n_143,mul_ln28_43_reg_4267_reg_n_144,mul_ln28_43_reg_4267_reg_n_145,mul_ln28_43_reg_4267_reg_n_146,mul_ln28_43_reg_4267_reg_n_147,mul_ln28_43_reg_4267_reg_n_148,mul_ln28_43_reg_4267_reg_n_149,mul_ln28_43_reg_4267_reg_n_150,mul_ln28_43_reg_4267_reg_n_151,mul_ln28_43_reg_4267_reg_n_152,mul_ln28_43_reg_4267_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage69,ap_CS_fsm_pp0_stage68,ap_CS_fsm_pp0_stage67,ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage65}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_23 mac_muladd_9s_9s_18s_18_4_1_U80
       (.D({mac_muladd_9s_9s_18s_18_4_1_U80_n_0,mac_muladd_9s_9s_18s_18_4_1_U80_n_1,mac_muladd_9s_9s_18s_18_4_1_U80_n_2,mac_muladd_9s_9s_18s_18_4_1_U80_n_3,mac_muladd_9s_9s_18s_18_4_1_U80_n_4,mac_muladd_9s_9s_18s_18_4_1_U80_n_5,mac_muladd_9s_9s_18s_18_4_1_U80_n_6,mac_muladd_9s_9s_18s_18_4_1_U80_n_7,mac_muladd_9s_9s_18s_18_4_1_U80_n_8,mac_muladd_9s_9s_18s_18_4_1_U80_n_9,mac_muladd_9s_9s_18s_18_4_1_U80_n_10,mac_muladd_9s_9s_18s_18_4_1_U80_n_11,mac_muladd_9s_9s_18s_18_4_1_U80_n_12,mac_muladd_9s_9s_18s_18_4_1_U80_n_13,mac_muladd_9s_9s_18s_18_4_1_U80_n_14,mac_muladd_9s_9s_18s_18_4_1_U80_n_15,mac_muladd_9s_9s_18s_18_4_1_U80_n_16,mac_muladd_9s_9s_18s_18_4_1_U80_n_17}),
        .PCOUT({mul_ln28_56_reg_4320_reg_n_106,mul_ln28_56_reg_4320_reg_n_107,mul_ln28_56_reg_4320_reg_n_108,mul_ln28_56_reg_4320_reg_n_109,mul_ln28_56_reg_4320_reg_n_110,mul_ln28_56_reg_4320_reg_n_111,mul_ln28_56_reg_4320_reg_n_112,mul_ln28_56_reg_4320_reg_n_113,mul_ln28_56_reg_4320_reg_n_114,mul_ln28_56_reg_4320_reg_n_115,mul_ln28_56_reg_4320_reg_n_116,mul_ln28_56_reg_4320_reg_n_117,mul_ln28_56_reg_4320_reg_n_118,mul_ln28_56_reg_4320_reg_n_119,mul_ln28_56_reg_4320_reg_n_120,mul_ln28_56_reg_4320_reg_n_121,mul_ln28_56_reg_4320_reg_n_122,mul_ln28_56_reg_4320_reg_n_123,mul_ln28_56_reg_4320_reg_n_124,mul_ln28_56_reg_4320_reg_n_125,mul_ln28_56_reg_4320_reg_n_126,mul_ln28_56_reg_4320_reg_n_127,mul_ln28_56_reg_4320_reg_n_128,mul_ln28_56_reg_4320_reg_n_129,mul_ln28_56_reg_4320_reg_n_130,mul_ln28_56_reg_4320_reg_n_131,mul_ln28_56_reg_4320_reg_n_132,mul_ln28_56_reg_4320_reg_n_133,mul_ln28_56_reg_4320_reg_n_134,mul_ln28_56_reg_4320_reg_n_135,mul_ln28_56_reg_4320_reg_n_136,mul_ln28_56_reg_4320_reg_n_137,mul_ln28_56_reg_4320_reg_n_138,mul_ln28_56_reg_4320_reg_n_139,mul_ln28_56_reg_4320_reg_n_140,mul_ln28_56_reg_4320_reg_n_141,mul_ln28_56_reg_4320_reg_n_142,mul_ln28_56_reg_4320_reg_n_143,mul_ln28_56_reg_4320_reg_n_144,mul_ln28_56_reg_4320_reg_n_145,mul_ln28_56_reg_4320_reg_n_146,mul_ln28_56_reg_4320_reg_n_147,mul_ln28_56_reg_4320_reg_n_148,mul_ln28_56_reg_4320_reg_n_149,mul_ln28_56_reg_4320_reg_n_150,mul_ln28_56_reg_4320_reg_n_151,mul_ln28_56_reg_4320_reg_n_152,mul_ln28_56_reg_4320_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage71,ap_CS_fsm_pp0_stage70,ap_CS_fsm_pp0_stage69,ap_CS_fsm_pp0_stage68}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_24 mac_muladd_9s_9s_18s_18_4_1_U82
       (.D({mac_muladd_9s_9s_18s_18_4_1_U82_n_0,mac_muladd_9s_9s_18s_18_4_1_U82_n_1,mac_muladd_9s_9s_18s_18_4_1_U82_n_2,mac_muladd_9s_9s_18s_18_4_1_U82_n_3,mac_muladd_9s_9s_18s_18_4_1_U82_n_4,mac_muladd_9s_9s_18s_18_4_1_U82_n_5,mac_muladd_9s_9s_18s_18_4_1_U82_n_6,mac_muladd_9s_9s_18s_18_4_1_U82_n_7,mac_muladd_9s_9s_18s_18_4_1_U82_n_8,mac_muladd_9s_9s_18s_18_4_1_U82_n_9,mac_muladd_9s_9s_18s_18_4_1_U82_n_10,mac_muladd_9s_9s_18s_18_4_1_U82_n_11,mac_muladd_9s_9s_18s_18_4_1_U82_n_12,mac_muladd_9s_9s_18s_18_4_1_U82_n_13,mac_muladd_9s_9s_18s_18_4_1_U82_n_14,mac_muladd_9s_9s_18s_18_4_1_U82_n_15,mac_muladd_9s_9s_18s_18_4_1_U82_n_16,mac_muladd_9s_9s_18s_18_4_1_U82_n_17}),
        .PCOUT({mul_ln28_83_reg_4388_reg_n_106,mul_ln28_83_reg_4388_reg_n_107,mul_ln28_83_reg_4388_reg_n_108,mul_ln28_83_reg_4388_reg_n_109,mul_ln28_83_reg_4388_reg_n_110,mul_ln28_83_reg_4388_reg_n_111,mul_ln28_83_reg_4388_reg_n_112,mul_ln28_83_reg_4388_reg_n_113,mul_ln28_83_reg_4388_reg_n_114,mul_ln28_83_reg_4388_reg_n_115,mul_ln28_83_reg_4388_reg_n_116,mul_ln28_83_reg_4388_reg_n_117,mul_ln28_83_reg_4388_reg_n_118,mul_ln28_83_reg_4388_reg_n_119,mul_ln28_83_reg_4388_reg_n_120,mul_ln28_83_reg_4388_reg_n_121,mul_ln28_83_reg_4388_reg_n_122,mul_ln28_83_reg_4388_reg_n_123,mul_ln28_83_reg_4388_reg_n_124,mul_ln28_83_reg_4388_reg_n_125,mul_ln28_83_reg_4388_reg_n_126,mul_ln28_83_reg_4388_reg_n_127,mul_ln28_83_reg_4388_reg_n_128,mul_ln28_83_reg_4388_reg_n_129,mul_ln28_83_reg_4388_reg_n_130,mul_ln28_83_reg_4388_reg_n_131,mul_ln28_83_reg_4388_reg_n_132,mul_ln28_83_reg_4388_reg_n_133,mul_ln28_83_reg_4388_reg_n_134,mul_ln28_83_reg_4388_reg_n_135,mul_ln28_83_reg_4388_reg_n_136,mul_ln28_83_reg_4388_reg_n_137,mul_ln28_83_reg_4388_reg_n_138,mul_ln28_83_reg_4388_reg_n_139,mul_ln28_83_reg_4388_reg_n_140,mul_ln28_83_reg_4388_reg_n_141,mul_ln28_83_reg_4388_reg_n_142,mul_ln28_83_reg_4388_reg_n_143,mul_ln28_83_reg_4388_reg_n_144,mul_ln28_83_reg_4388_reg_n_145,mul_ln28_83_reg_4388_reg_n_146,mul_ln28_83_reg_4388_reg_n_147,mul_ln28_83_reg_4388_reg_n_148,mul_ln28_83_reg_4388_reg_n_149,mul_ln28_83_reg_4388_reg_n_150,mul_ln28_83_reg_4388_reg_n_151,mul_ln28_83_reg_4388_reg_n_152,mul_ln28_83_reg_4388_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage75,ap_CS_fsm_pp0_stage74,ap_CS_fsm_pp0_stage73,ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage71}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_25 mac_muladd_9s_9s_18s_18_4_1_U83
       (.D({mac_muladd_9s_9s_18s_18_4_1_U83_n_0,mac_muladd_9s_9s_18s_18_4_1_U83_n_1,mac_muladd_9s_9s_18s_18_4_1_U83_n_2,mac_muladd_9s_9s_18s_18_4_1_U83_n_3,mac_muladd_9s_9s_18s_18_4_1_U83_n_4,mac_muladd_9s_9s_18s_18_4_1_U83_n_5,mac_muladd_9s_9s_18s_18_4_1_U83_n_6,mac_muladd_9s_9s_18s_18_4_1_U83_n_7,mac_muladd_9s_9s_18s_18_4_1_U83_n_8,mac_muladd_9s_9s_18s_18_4_1_U83_n_9,mac_muladd_9s_9s_18s_18_4_1_U83_n_10,mac_muladd_9s_9s_18s_18_4_1_U83_n_11,mac_muladd_9s_9s_18s_18_4_1_U83_n_12,mac_muladd_9s_9s_18s_18_4_1_U83_n_13,mac_muladd_9s_9s_18s_18_4_1_U83_n_14,mac_muladd_9s_9s_18s_18_4_1_U83_n_15,mac_muladd_9s_9s_18s_18_4_1_U83_n_16,mac_muladd_9s_9s_18s_18_4_1_U83_n_17}),
        .PCOUT({mul_ln28_16_reg_4430_reg_n_106,mul_ln28_16_reg_4430_reg_n_107,mul_ln28_16_reg_4430_reg_n_108,mul_ln28_16_reg_4430_reg_n_109,mul_ln28_16_reg_4430_reg_n_110,mul_ln28_16_reg_4430_reg_n_111,mul_ln28_16_reg_4430_reg_n_112,mul_ln28_16_reg_4430_reg_n_113,mul_ln28_16_reg_4430_reg_n_114,mul_ln28_16_reg_4430_reg_n_115,mul_ln28_16_reg_4430_reg_n_116,mul_ln28_16_reg_4430_reg_n_117,mul_ln28_16_reg_4430_reg_n_118,mul_ln28_16_reg_4430_reg_n_119,mul_ln28_16_reg_4430_reg_n_120,mul_ln28_16_reg_4430_reg_n_121,mul_ln28_16_reg_4430_reg_n_122,mul_ln28_16_reg_4430_reg_n_123,mul_ln28_16_reg_4430_reg_n_124,mul_ln28_16_reg_4430_reg_n_125,mul_ln28_16_reg_4430_reg_n_126,mul_ln28_16_reg_4430_reg_n_127,mul_ln28_16_reg_4430_reg_n_128,mul_ln28_16_reg_4430_reg_n_129,mul_ln28_16_reg_4430_reg_n_130,mul_ln28_16_reg_4430_reg_n_131,mul_ln28_16_reg_4430_reg_n_132,mul_ln28_16_reg_4430_reg_n_133,mul_ln28_16_reg_4430_reg_n_134,mul_ln28_16_reg_4430_reg_n_135,mul_ln28_16_reg_4430_reg_n_136,mul_ln28_16_reg_4430_reg_n_137,mul_ln28_16_reg_4430_reg_n_138,mul_ln28_16_reg_4430_reg_n_139,mul_ln28_16_reg_4430_reg_n_140,mul_ln28_16_reg_4430_reg_n_141,mul_ln28_16_reg_4430_reg_n_142,mul_ln28_16_reg_4430_reg_n_143,mul_ln28_16_reg_4430_reg_n_144,mul_ln28_16_reg_4430_reg_n_145,mul_ln28_16_reg_4430_reg_n_146,mul_ln28_16_reg_4430_reg_n_147,mul_ln28_16_reg_4430_reg_n_148,mul_ln28_16_reg_4430_reg_n_149,mul_ln28_16_reg_4430_reg_n_150,mul_ln28_16_reg_4430_reg_n_151,mul_ln28_16_reg_4430_reg_n_152,mul_ln28_16_reg_4430_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage77,ap_CS_fsm_pp0_stage76,ap_CS_fsm_pp0_stage75,ap_CS_fsm_pp0_stage74,ap_CS_fsm_pp0_stage73}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_26 mac_muladd_9s_9s_18s_18_4_1_U85
       (.D({mac_muladd_9s_9s_18s_18_4_1_U85_n_0,mac_muladd_9s_9s_18s_18_4_1_U85_n_1,mac_muladd_9s_9s_18s_18_4_1_U85_n_2,mac_muladd_9s_9s_18s_18_4_1_U85_n_3,mac_muladd_9s_9s_18s_18_4_1_U85_n_4,mac_muladd_9s_9s_18s_18_4_1_U85_n_5,mac_muladd_9s_9s_18s_18_4_1_U85_n_6,mac_muladd_9s_9s_18s_18_4_1_U85_n_7,mac_muladd_9s_9s_18s_18_4_1_U85_n_8,mac_muladd_9s_9s_18s_18_4_1_U85_n_9,mac_muladd_9s_9s_18s_18_4_1_U85_n_10,mac_muladd_9s_9s_18s_18_4_1_U85_n_11,mac_muladd_9s_9s_18s_18_4_1_U85_n_12,mac_muladd_9s_9s_18s_18_4_1_U85_n_13,mac_muladd_9s_9s_18s_18_4_1_U85_n_14,mac_muladd_9s_9s_18s_18_4_1_U85_n_15,mac_muladd_9s_9s_18s_18_4_1_U85_n_16,mac_muladd_9s_9s_18s_18_4_1_U85_n_17}),
        .E(ap_block_pp0_stage75_11001),
        .PCOUT({mul_ln28_78_reg_4473_reg_n_106,mul_ln28_78_reg_4473_reg_n_107,mul_ln28_78_reg_4473_reg_n_108,mul_ln28_78_reg_4473_reg_n_109,mul_ln28_78_reg_4473_reg_n_110,mul_ln28_78_reg_4473_reg_n_111,mul_ln28_78_reg_4473_reg_n_112,mul_ln28_78_reg_4473_reg_n_113,mul_ln28_78_reg_4473_reg_n_114,mul_ln28_78_reg_4473_reg_n_115,mul_ln28_78_reg_4473_reg_n_116,mul_ln28_78_reg_4473_reg_n_117,mul_ln28_78_reg_4473_reg_n_118,mul_ln28_78_reg_4473_reg_n_119,mul_ln28_78_reg_4473_reg_n_120,mul_ln28_78_reg_4473_reg_n_121,mul_ln28_78_reg_4473_reg_n_122,mul_ln28_78_reg_4473_reg_n_123,mul_ln28_78_reg_4473_reg_n_124,mul_ln28_78_reg_4473_reg_n_125,mul_ln28_78_reg_4473_reg_n_126,mul_ln28_78_reg_4473_reg_n_127,mul_ln28_78_reg_4473_reg_n_128,mul_ln28_78_reg_4473_reg_n_129,mul_ln28_78_reg_4473_reg_n_130,mul_ln28_78_reg_4473_reg_n_131,mul_ln28_78_reg_4473_reg_n_132,mul_ln28_78_reg_4473_reg_n_133,mul_ln28_78_reg_4473_reg_n_134,mul_ln28_78_reg_4473_reg_n_135,mul_ln28_78_reg_4473_reg_n_136,mul_ln28_78_reg_4473_reg_n_137,mul_ln28_78_reg_4473_reg_n_138,mul_ln28_78_reg_4473_reg_n_139,mul_ln28_78_reg_4473_reg_n_140,mul_ln28_78_reg_4473_reg_n_141,mul_ln28_78_reg_4473_reg_n_142,mul_ln28_78_reg_4473_reg_n_143,mul_ln28_78_reg_4473_reg_n_144,mul_ln28_78_reg_4473_reg_n_145,mul_ln28_78_reg_4473_reg_n_146,mul_ln28_78_reg_4473_reg_n_147,mul_ln28_78_reg_4473_reg_n_148,mul_ln28_78_reg_4473_reg_n_149,mul_ln28_78_reg_4473_reg_n_150,mul_ln28_78_reg_4473_reg_n_151,mul_ln28_78_reg_4473_reg_n_152,mul_ln28_78_reg_4473_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage79,ap_CS_fsm_pp0_stage78,ap_CS_fsm_pp0_stage77,ap_CS_fsm_pp0_stage76,ap_CS_fsm_pp0_stage75}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_27 mac_muladd_9s_9s_18s_18_4_1_U86
       (.D({mac_muladd_9s_9s_18s_18_4_1_U86_n_0,mac_muladd_9s_9s_18s_18_4_1_U86_n_1,mac_muladd_9s_9s_18s_18_4_1_U86_n_2,mac_muladd_9s_9s_18s_18_4_1_U86_n_3,mac_muladd_9s_9s_18s_18_4_1_U86_n_4,mac_muladd_9s_9s_18s_18_4_1_U86_n_5,mac_muladd_9s_9s_18s_18_4_1_U86_n_6,mac_muladd_9s_9s_18s_18_4_1_U86_n_7,mac_muladd_9s_9s_18s_18_4_1_U86_n_8,mac_muladd_9s_9s_18s_18_4_1_U86_n_9,mac_muladd_9s_9s_18s_18_4_1_U86_n_10,mac_muladd_9s_9s_18s_18_4_1_U86_n_11,mac_muladd_9s_9s_18s_18_4_1_U86_n_12,mac_muladd_9s_9s_18s_18_4_1_U86_n_13,mac_muladd_9s_9s_18s_18_4_1_U86_n_14,mac_muladd_9s_9s_18s_18_4_1_U86_n_15,mac_muladd_9s_9s_18s_18_4_1_U86_n_16,mac_muladd_9s_9s_18s_18_4_1_U86_n_17}),
        .PCOUT({mul_ln28_58_reg_4515_reg_n_106,mul_ln28_58_reg_4515_reg_n_107,mul_ln28_58_reg_4515_reg_n_108,mul_ln28_58_reg_4515_reg_n_109,mul_ln28_58_reg_4515_reg_n_110,mul_ln28_58_reg_4515_reg_n_111,mul_ln28_58_reg_4515_reg_n_112,mul_ln28_58_reg_4515_reg_n_113,mul_ln28_58_reg_4515_reg_n_114,mul_ln28_58_reg_4515_reg_n_115,mul_ln28_58_reg_4515_reg_n_116,mul_ln28_58_reg_4515_reg_n_117,mul_ln28_58_reg_4515_reg_n_118,mul_ln28_58_reg_4515_reg_n_119,mul_ln28_58_reg_4515_reg_n_120,mul_ln28_58_reg_4515_reg_n_121,mul_ln28_58_reg_4515_reg_n_122,mul_ln28_58_reg_4515_reg_n_123,mul_ln28_58_reg_4515_reg_n_124,mul_ln28_58_reg_4515_reg_n_125,mul_ln28_58_reg_4515_reg_n_126,mul_ln28_58_reg_4515_reg_n_127,mul_ln28_58_reg_4515_reg_n_128,mul_ln28_58_reg_4515_reg_n_129,mul_ln28_58_reg_4515_reg_n_130,mul_ln28_58_reg_4515_reg_n_131,mul_ln28_58_reg_4515_reg_n_132,mul_ln28_58_reg_4515_reg_n_133,mul_ln28_58_reg_4515_reg_n_134,mul_ln28_58_reg_4515_reg_n_135,mul_ln28_58_reg_4515_reg_n_136,mul_ln28_58_reg_4515_reg_n_137,mul_ln28_58_reg_4515_reg_n_138,mul_ln28_58_reg_4515_reg_n_139,mul_ln28_58_reg_4515_reg_n_140,mul_ln28_58_reg_4515_reg_n_141,mul_ln28_58_reg_4515_reg_n_142,mul_ln28_58_reg_4515_reg_n_143,mul_ln28_58_reg_4515_reg_n_144,mul_ln28_58_reg_4515_reg_n_145,mul_ln28_58_reg_4515_reg_n_146,mul_ln28_58_reg_4515_reg_n_147,mul_ln28_58_reg_4515_reg_n_148,mul_ln28_58_reg_4515_reg_n_149,mul_ln28_58_reg_4515_reg_n_150,mul_ln28_58_reg_4515_reg_n_151,mul_ln28_58_reg_4515_reg_n_152,mul_ln28_58_reg_4515_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage82,ap_CS_fsm_pp0_stage81,ap_CS_fsm_pp0_stage80,ap_CS_fsm_pp0_stage79,ap_CS_fsm_pp0_stage78}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_28 mac_muladd_9s_9s_18s_18_4_1_U88
       (.D({mac_muladd_9s_9s_18s_18_4_1_U88_n_0,mac_muladd_9s_9s_18s_18_4_1_U88_n_1,mac_muladd_9s_9s_18s_18_4_1_U88_n_2,mac_muladd_9s_9s_18s_18_4_1_U88_n_3,mac_muladd_9s_9s_18s_18_4_1_U88_n_4,mac_muladd_9s_9s_18s_18_4_1_U88_n_5,mac_muladd_9s_9s_18s_18_4_1_U88_n_6,mac_muladd_9s_9s_18s_18_4_1_U88_n_7,mac_muladd_9s_9s_18s_18_4_1_U88_n_8,mac_muladd_9s_9s_18s_18_4_1_U88_n_9,mac_muladd_9s_9s_18s_18_4_1_U88_n_10,mac_muladd_9s_9s_18s_18_4_1_U88_n_11,mac_muladd_9s_9s_18s_18_4_1_U88_n_12,mac_muladd_9s_9s_18s_18_4_1_U88_n_13,mac_muladd_9s_9s_18s_18_4_1_U88_n_14,mac_muladd_9s_9s_18s_18_4_1_U88_n_15,mac_muladd_9s_9s_18s_18_4_1_U88_n_16,mac_muladd_9s_9s_18s_18_4_1_U88_n_17}),
        .E(ap_block_pp0_stage81_11001),
        .PCOUT({mul_ln28_63_reg_4568_reg_n_106,mul_ln28_63_reg_4568_reg_n_107,mul_ln28_63_reg_4568_reg_n_108,mul_ln28_63_reg_4568_reg_n_109,mul_ln28_63_reg_4568_reg_n_110,mul_ln28_63_reg_4568_reg_n_111,mul_ln28_63_reg_4568_reg_n_112,mul_ln28_63_reg_4568_reg_n_113,mul_ln28_63_reg_4568_reg_n_114,mul_ln28_63_reg_4568_reg_n_115,mul_ln28_63_reg_4568_reg_n_116,mul_ln28_63_reg_4568_reg_n_117,mul_ln28_63_reg_4568_reg_n_118,mul_ln28_63_reg_4568_reg_n_119,mul_ln28_63_reg_4568_reg_n_120,mul_ln28_63_reg_4568_reg_n_121,mul_ln28_63_reg_4568_reg_n_122,mul_ln28_63_reg_4568_reg_n_123,mul_ln28_63_reg_4568_reg_n_124,mul_ln28_63_reg_4568_reg_n_125,mul_ln28_63_reg_4568_reg_n_126,mul_ln28_63_reg_4568_reg_n_127,mul_ln28_63_reg_4568_reg_n_128,mul_ln28_63_reg_4568_reg_n_129,mul_ln28_63_reg_4568_reg_n_130,mul_ln28_63_reg_4568_reg_n_131,mul_ln28_63_reg_4568_reg_n_132,mul_ln28_63_reg_4568_reg_n_133,mul_ln28_63_reg_4568_reg_n_134,mul_ln28_63_reg_4568_reg_n_135,mul_ln28_63_reg_4568_reg_n_136,mul_ln28_63_reg_4568_reg_n_137,mul_ln28_63_reg_4568_reg_n_138,mul_ln28_63_reg_4568_reg_n_139,mul_ln28_63_reg_4568_reg_n_140,mul_ln28_63_reg_4568_reg_n_141,mul_ln28_63_reg_4568_reg_n_142,mul_ln28_63_reg_4568_reg_n_143,mul_ln28_63_reg_4568_reg_n_144,mul_ln28_63_reg_4568_reg_n_145,mul_ln28_63_reg_4568_reg_n_146,mul_ln28_63_reg_4568_reg_n_147,mul_ln28_63_reg_4568_reg_n_148,mul_ln28_63_reg_4568_reg_n_149,mul_ln28_63_reg_4568_reg_n_150,mul_ln28_63_reg_4568_reg_n_151,mul_ln28_63_reg_4568_reg_n_152,mul_ln28_63_reg_4568_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage85,ap_CS_fsm_pp0_stage84,ap_CS_fsm_pp0_stage83,ap_CS_fsm_pp0_stage82,ap_CS_fsm_pp0_stage81}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_29 mac_muladd_9s_9s_18s_18_4_1_U90
       (.D({mac_muladd_9s_9s_18s_18_4_1_U90_n_0,mac_muladd_9s_9s_18s_18_4_1_U90_n_1,mac_muladd_9s_9s_18s_18_4_1_U90_n_2,mac_muladd_9s_9s_18s_18_4_1_U90_n_3,mac_muladd_9s_9s_18s_18_4_1_U90_n_4,mac_muladd_9s_9s_18s_18_4_1_U90_n_5,mac_muladd_9s_9s_18s_18_4_1_U90_n_6,mac_muladd_9s_9s_18s_18_4_1_U90_n_7,mac_muladd_9s_9s_18s_18_4_1_U90_n_8,mac_muladd_9s_9s_18s_18_4_1_U90_n_9,mac_muladd_9s_9s_18s_18_4_1_U90_n_10,mac_muladd_9s_9s_18s_18_4_1_U90_n_11,mac_muladd_9s_9s_18s_18_4_1_U90_n_12,mac_muladd_9s_9s_18s_18_4_1_U90_n_13,mac_muladd_9s_9s_18s_18_4_1_U90_n_14,mac_muladd_9s_9s_18s_18_4_1_U90_n_15,mac_muladd_9s_9s_18s_18_4_1_U90_n_16,mac_muladd_9s_9s_18s_18_4_1_U90_n_17}),
        .PCOUT({mul_ln28_81_reg_4631_reg_n_106,mul_ln28_81_reg_4631_reg_n_107,mul_ln28_81_reg_4631_reg_n_108,mul_ln28_81_reg_4631_reg_n_109,mul_ln28_81_reg_4631_reg_n_110,mul_ln28_81_reg_4631_reg_n_111,mul_ln28_81_reg_4631_reg_n_112,mul_ln28_81_reg_4631_reg_n_113,mul_ln28_81_reg_4631_reg_n_114,mul_ln28_81_reg_4631_reg_n_115,mul_ln28_81_reg_4631_reg_n_116,mul_ln28_81_reg_4631_reg_n_117,mul_ln28_81_reg_4631_reg_n_118,mul_ln28_81_reg_4631_reg_n_119,mul_ln28_81_reg_4631_reg_n_120,mul_ln28_81_reg_4631_reg_n_121,mul_ln28_81_reg_4631_reg_n_122,mul_ln28_81_reg_4631_reg_n_123,mul_ln28_81_reg_4631_reg_n_124,mul_ln28_81_reg_4631_reg_n_125,mul_ln28_81_reg_4631_reg_n_126,mul_ln28_81_reg_4631_reg_n_127,mul_ln28_81_reg_4631_reg_n_128,mul_ln28_81_reg_4631_reg_n_129,mul_ln28_81_reg_4631_reg_n_130,mul_ln28_81_reg_4631_reg_n_131,mul_ln28_81_reg_4631_reg_n_132,mul_ln28_81_reg_4631_reg_n_133,mul_ln28_81_reg_4631_reg_n_134,mul_ln28_81_reg_4631_reg_n_135,mul_ln28_81_reg_4631_reg_n_136,mul_ln28_81_reg_4631_reg_n_137,mul_ln28_81_reg_4631_reg_n_138,mul_ln28_81_reg_4631_reg_n_139,mul_ln28_81_reg_4631_reg_n_140,mul_ln28_81_reg_4631_reg_n_141,mul_ln28_81_reg_4631_reg_n_142,mul_ln28_81_reg_4631_reg_n_143,mul_ln28_81_reg_4631_reg_n_144,mul_ln28_81_reg_4631_reg_n_145,mul_ln28_81_reg_4631_reg_n_146,mul_ln28_81_reg_4631_reg_n_147,mul_ln28_81_reg_4631_reg_n_148,mul_ln28_81_reg_4631_reg_n_149,mul_ln28_81_reg_4631_reg_n_150,mul_ln28_81_reg_4631_reg_n_151,mul_ln28_81_reg_4631_reg_n_152,mul_ln28_81_reg_4631_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage88,ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage86,ap_CS_fsm_pp0_stage85,ap_CS_fsm_pp0_stage84}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_30 mac_muladd_9s_9s_18s_18_4_1_U92
       (.D({mac_muladd_9s_9s_18s_18_4_1_U92_n_0,mac_muladd_9s_9s_18s_18_4_1_U92_n_1,mac_muladd_9s_9s_18s_18_4_1_U92_n_2,mac_muladd_9s_9s_18s_18_4_1_U92_n_3,mac_muladd_9s_9s_18s_18_4_1_U92_n_4,mac_muladd_9s_9s_18s_18_4_1_U92_n_5,mac_muladd_9s_9s_18s_18_4_1_U92_n_6,mac_muladd_9s_9s_18s_18_4_1_U92_n_7,mac_muladd_9s_9s_18s_18_4_1_U92_n_8,mac_muladd_9s_9s_18s_18_4_1_U92_n_9,mac_muladd_9s_9s_18s_18_4_1_U92_n_10,mac_muladd_9s_9s_18s_18_4_1_U92_n_11,mac_muladd_9s_9s_18s_18_4_1_U92_n_12,mac_muladd_9s_9s_18s_18_4_1_U92_n_13,mac_muladd_9s_9s_18s_18_4_1_U92_n_14,mac_muladd_9s_9s_18s_18_4_1_U92_n_15,mac_muladd_9s_9s_18s_18_4_1_U92_n_16,mac_muladd_9s_9s_18s_18_4_1_U92_n_17}),
        .PCOUT({mul_ln28_20_reg_4684_reg_n_106,mul_ln28_20_reg_4684_reg_n_107,mul_ln28_20_reg_4684_reg_n_108,mul_ln28_20_reg_4684_reg_n_109,mul_ln28_20_reg_4684_reg_n_110,mul_ln28_20_reg_4684_reg_n_111,mul_ln28_20_reg_4684_reg_n_112,mul_ln28_20_reg_4684_reg_n_113,mul_ln28_20_reg_4684_reg_n_114,mul_ln28_20_reg_4684_reg_n_115,mul_ln28_20_reg_4684_reg_n_116,mul_ln28_20_reg_4684_reg_n_117,mul_ln28_20_reg_4684_reg_n_118,mul_ln28_20_reg_4684_reg_n_119,mul_ln28_20_reg_4684_reg_n_120,mul_ln28_20_reg_4684_reg_n_121,mul_ln28_20_reg_4684_reg_n_122,mul_ln28_20_reg_4684_reg_n_123,mul_ln28_20_reg_4684_reg_n_124,mul_ln28_20_reg_4684_reg_n_125,mul_ln28_20_reg_4684_reg_n_126,mul_ln28_20_reg_4684_reg_n_127,mul_ln28_20_reg_4684_reg_n_128,mul_ln28_20_reg_4684_reg_n_129,mul_ln28_20_reg_4684_reg_n_130,mul_ln28_20_reg_4684_reg_n_131,mul_ln28_20_reg_4684_reg_n_132,mul_ln28_20_reg_4684_reg_n_133,mul_ln28_20_reg_4684_reg_n_134,mul_ln28_20_reg_4684_reg_n_135,mul_ln28_20_reg_4684_reg_n_136,mul_ln28_20_reg_4684_reg_n_137,mul_ln28_20_reg_4684_reg_n_138,mul_ln28_20_reg_4684_reg_n_139,mul_ln28_20_reg_4684_reg_n_140,mul_ln28_20_reg_4684_reg_n_141,mul_ln28_20_reg_4684_reg_n_142,mul_ln28_20_reg_4684_reg_n_143,mul_ln28_20_reg_4684_reg_n_144,mul_ln28_20_reg_4684_reg_n_145,mul_ln28_20_reg_4684_reg_n_146,mul_ln28_20_reg_4684_reg_n_147,mul_ln28_20_reg_4684_reg_n_148,mul_ln28_20_reg_4684_reg_n_149,mul_ln28_20_reg_4684_reg_n_150,mul_ln28_20_reg_4684_reg_n_151,mul_ln28_20_reg_4684_reg_n_152,mul_ln28_20_reg_4684_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage91,ap_CS_fsm_pp0_stage90,ap_CS_fsm_pp0_stage89,ap_CS_fsm_pp0_stage88,ap_CS_fsm_pp0_stage87}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_31 mac_muladd_9s_9s_18s_18_4_1_U94
       (.D({mac_muladd_9s_9s_18s_18_4_1_U94_n_0,mac_muladd_9s_9s_18s_18_4_1_U94_n_1,mac_muladd_9s_9s_18s_18_4_1_U94_n_2,mac_muladd_9s_9s_18s_18_4_1_U94_n_3,mac_muladd_9s_9s_18s_18_4_1_U94_n_4,mac_muladd_9s_9s_18s_18_4_1_U94_n_5,mac_muladd_9s_9s_18s_18_4_1_U94_n_6,mac_muladd_9s_9s_18s_18_4_1_U94_n_7,mac_muladd_9s_9s_18s_18_4_1_U94_n_8,mac_muladd_9s_9s_18s_18_4_1_U94_n_9,mac_muladd_9s_9s_18s_18_4_1_U94_n_10,mac_muladd_9s_9s_18s_18_4_1_U94_n_11,mac_muladd_9s_9s_18s_18_4_1_U94_n_12,mac_muladd_9s_9s_18s_18_4_1_U94_n_13,mac_muladd_9s_9s_18s_18_4_1_U94_n_14,mac_muladd_9s_9s_18s_18_4_1_U94_n_15,mac_muladd_9s_9s_18s_18_4_1_U94_n_16,mac_muladd_9s_9s_18s_18_4_1_U94_n_17}),
        .PCOUT({mul_ln28_70_reg_4742_reg_n_106,mul_ln28_70_reg_4742_reg_n_107,mul_ln28_70_reg_4742_reg_n_108,mul_ln28_70_reg_4742_reg_n_109,mul_ln28_70_reg_4742_reg_n_110,mul_ln28_70_reg_4742_reg_n_111,mul_ln28_70_reg_4742_reg_n_112,mul_ln28_70_reg_4742_reg_n_113,mul_ln28_70_reg_4742_reg_n_114,mul_ln28_70_reg_4742_reg_n_115,mul_ln28_70_reg_4742_reg_n_116,mul_ln28_70_reg_4742_reg_n_117,mul_ln28_70_reg_4742_reg_n_118,mul_ln28_70_reg_4742_reg_n_119,mul_ln28_70_reg_4742_reg_n_120,mul_ln28_70_reg_4742_reg_n_121,mul_ln28_70_reg_4742_reg_n_122,mul_ln28_70_reg_4742_reg_n_123,mul_ln28_70_reg_4742_reg_n_124,mul_ln28_70_reg_4742_reg_n_125,mul_ln28_70_reg_4742_reg_n_126,mul_ln28_70_reg_4742_reg_n_127,mul_ln28_70_reg_4742_reg_n_128,mul_ln28_70_reg_4742_reg_n_129,mul_ln28_70_reg_4742_reg_n_130,mul_ln28_70_reg_4742_reg_n_131,mul_ln28_70_reg_4742_reg_n_132,mul_ln28_70_reg_4742_reg_n_133,mul_ln28_70_reg_4742_reg_n_134,mul_ln28_70_reg_4742_reg_n_135,mul_ln28_70_reg_4742_reg_n_136,mul_ln28_70_reg_4742_reg_n_137,mul_ln28_70_reg_4742_reg_n_138,mul_ln28_70_reg_4742_reg_n_139,mul_ln28_70_reg_4742_reg_n_140,mul_ln28_70_reg_4742_reg_n_141,mul_ln28_70_reg_4742_reg_n_142,mul_ln28_70_reg_4742_reg_n_143,mul_ln28_70_reg_4742_reg_n_144,mul_ln28_70_reg_4742_reg_n_145,mul_ln28_70_reg_4742_reg_n_146,mul_ln28_70_reg_4742_reg_n_147,mul_ln28_70_reg_4742_reg_n_148,mul_ln28_70_reg_4742_reg_n_149,mul_ln28_70_reg_4742_reg_n_150,mul_ln28_70_reg_4742_reg_n_151,mul_ln28_70_reg_4742_reg_n_152,mul_ln28_70_reg_4742_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage94,ap_CS_fsm_pp0_stage93,ap_CS_fsm_pp0_stage92,ap_CS_fsm_pp0_stage91,ap_CS_fsm_pp0_stage90}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_32 mac_muladd_9s_9s_18s_18_4_1_U96
       (.D({mac_muladd_9s_9s_18s_18_4_1_U96_n_0,mac_muladd_9s_9s_18s_18_4_1_U96_n_1,mac_muladd_9s_9s_18s_18_4_1_U96_n_2,mac_muladd_9s_9s_18s_18_4_1_U96_n_3,mac_muladd_9s_9s_18s_18_4_1_U96_n_4,mac_muladd_9s_9s_18s_18_4_1_U96_n_5,mac_muladd_9s_9s_18s_18_4_1_U96_n_6,mac_muladd_9s_9s_18s_18_4_1_U96_n_7,mac_muladd_9s_9s_18s_18_4_1_U96_n_8,mac_muladd_9s_9s_18s_18_4_1_U96_n_9,mac_muladd_9s_9s_18s_18_4_1_U96_n_10,mac_muladd_9s_9s_18s_18_4_1_U96_n_11,mac_muladd_9s_9s_18s_18_4_1_U96_n_12,mac_muladd_9s_9s_18s_18_4_1_U96_n_13,mac_muladd_9s_9s_18s_18_4_1_U96_n_14,mac_muladd_9s_9s_18s_18_4_1_U96_n_15,mac_muladd_9s_9s_18s_18_4_1_U96_n_16,mac_muladd_9s_9s_18s_18_4_1_U96_n_17}),
        .PCOUT({mul_ln28_57_reg_4795_reg_n_106,mul_ln28_57_reg_4795_reg_n_107,mul_ln28_57_reg_4795_reg_n_108,mul_ln28_57_reg_4795_reg_n_109,mul_ln28_57_reg_4795_reg_n_110,mul_ln28_57_reg_4795_reg_n_111,mul_ln28_57_reg_4795_reg_n_112,mul_ln28_57_reg_4795_reg_n_113,mul_ln28_57_reg_4795_reg_n_114,mul_ln28_57_reg_4795_reg_n_115,mul_ln28_57_reg_4795_reg_n_116,mul_ln28_57_reg_4795_reg_n_117,mul_ln28_57_reg_4795_reg_n_118,mul_ln28_57_reg_4795_reg_n_119,mul_ln28_57_reg_4795_reg_n_120,mul_ln28_57_reg_4795_reg_n_121,mul_ln28_57_reg_4795_reg_n_122,mul_ln28_57_reg_4795_reg_n_123,mul_ln28_57_reg_4795_reg_n_124,mul_ln28_57_reg_4795_reg_n_125,mul_ln28_57_reg_4795_reg_n_126,mul_ln28_57_reg_4795_reg_n_127,mul_ln28_57_reg_4795_reg_n_128,mul_ln28_57_reg_4795_reg_n_129,mul_ln28_57_reg_4795_reg_n_130,mul_ln28_57_reg_4795_reg_n_131,mul_ln28_57_reg_4795_reg_n_132,mul_ln28_57_reg_4795_reg_n_133,mul_ln28_57_reg_4795_reg_n_134,mul_ln28_57_reg_4795_reg_n_135,mul_ln28_57_reg_4795_reg_n_136,mul_ln28_57_reg_4795_reg_n_137,mul_ln28_57_reg_4795_reg_n_138,mul_ln28_57_reg_4795_reg_n_139,mul_ln28_57_reg_4795_reg_n_140,mul_ln28_57_reg_4795_reg_n_141,mul_ln28_57_reg_4795_reg_n_142,mul_ln28_57_reg_4795_reg_n_143,mul_ln28_57_reg_4795_reg_n_144,mul_ln28_57_reg_4795_reg_n_145,mul_ln28_57_reg_4795_reg_n_146,mul_ln28_57_reg_4795_reg_n_147,mul_ln28_57_reg_4795_reg_n_148,mul_ln28_57_reg_4795_reg_n_149,mul_ln28_57_reg_4795_reg_n_150,mul_ln28_57_reg_4795_reg_n_151,mul_ln28_57_reg_4795_reg_n_152,mul_ln28_57_reg_4795_reg_n_153}),
        .Q({ap_CS_fsm_pp0_stage97,ap_CS_fsm_pp0_stage96,ap_CS_fsm_pp0_stage95,ap_CS_fsm_pp0_stage94,ap_CS_fsm_pp0_stage93}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_33 mac_muladd_9s_9s_18s_18_4_1_U98
       (.P({mac_muladd_9s_9s_18s_18_4_1_U98_n_0,mac_muladd_9s_9s_18s_18_4_1_U98_n_1,mac_muladd_9s_9s_18s_18_4_1_U98_n_2,mac_muladd_9s_9s_18s_18_4_1_U98_n_3,mac_muladd_9s_9s_18s_18_4_1_U98_n_4,mac_muladd_9s_9s_18s_18_4_1_U98_n_5,mac_muladd_9s_9s_18s_18_4_1_U98_n_6,mac_muladd_9s_9s_18s_18_4_1_U98_n_7,mac_muladd_9s_9s_18s_18_4_1_U98_n_8,mac_muladd_9s_9s_18s_18_4_1_U98_n_9,mac_muladd_9s_9s_18s_18_4_1_U98_n_10,mac_muladd_9s_9s_18s_18_4_1_U98_n_11,mac_muladd_9s_9s_18s_18_4_1_U98_n_12,mac_muladd_9s_9s_18s_18_4_1_U98_n_13,mac_muladd_9s_9s_18s_18_4_1_U98_n_14,mac_muladd_9s_9s_18s_18_4_1_U98_n_15,mac_muladd_9s_9s_18s_18_4_1_U98_n_16,mac_muladd_9s_9s_18s_18_4_1_U98_n_17}),
        .PCOUT({mul_ln28_35_reg_4863_reg_n_106,mul_ln28_35_reg_4863_reg_n_107,mul_ln28_35_reg_4863_reg_n_108,mul_ln28_35_reg_4863_reg_n_109,mul_ln28_35_reg_4863_reg_n_110,mul_ln28_35_reg_4863_reg_n_111,mul_ln28_35_reg_4863_reg_n_112,mul_ln28_35_reg_4863_reg_n_113,mul_ln28_35_reg_4863_reg_n_114,mul_ln28_35_reg_4863_reg_n_115,mul_ln28_35_reg_4863_reg_n_116,mul_ln28_35_reg_4863_reg_n_117,mul_ln28_35_reg_4863_reg_n_118,mul_ln28_35_reg_4863_reg_n_119,mul_ln28_35_reg_4863_reg_n_120,mul_ln28_35_reg_4863_reg_n_121,mul_ln28_35_reg_4863_reg_n_122,mul_ln28_35_reg_4863_reg_n_123,mul_ln28_35_reg_4863_reg_n_124,mul_ln28_35_reg_4863_reg_n_125,mul_ln28_35_reg_4863_reg_n_126,mul_ln28_35_reg_4863_reg_n_127,mul_ln28_35_reg_4863_reg_n_128,mul_ln28_35_reg_4863_reg_n_129,mul_ln28_35_reg_4863_reg_n_130,mul_ln28_35_reg_4863_reg_n_131,mul_ln28_35_reg_4863_reg_n_132,mul_ln28_35_reg_4863_reg_n_133,mul_ln28_35_reg_4863_reg_n_134,mul_ln28_35_reg_4863_reg_n_135,mul_ln28_35_reg_4863_reg_n_136,mul_ln28_35_reg_4863_reg_n_137,mul_ln28_35_reg_4863_reg_n_138,mul_ln28_35_reg_4863_reg_n_139,mul_ln28_35_reg_4863_reg_n_140,mul_ln28_35_reg_4863_reg_n_141,mul_ln28_35_reg_4863_reg_n_142,mul_ln28_35_reg_4863_reg_n_143,mul_ln28_35_reg_4863_reg_n_144,mul_ln28_35_reg_4863_reg_n_145,mul_ln28_35_reg_4863_reg_n_146,mul_ln28_35_reg_4863_reg_n_147,mul_ln28_35_reg_4863_reg_n_148,mul_ln28_35_reg_4863_reg_n_149,mul_ln28_35_reg_4863_reg_n_150,mul_ln28_35_reg_4863_reg_n_151,mul_ln28_35_reg_4863_reg_n_152,mul_ln28_35_reg_4863_reg_n_153}),
        .Q(ap_CS_fsm_pp0_stage96),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .grp_fu_3043_ce(grp_fu_3043_ce),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_34 mac_muladd_9s_9s_18s_18_4_1_U99
       (.D({mac_muladd_9s_9s_18s_18_4_1_U99_n_0,mac_muladd_9s_9s_18s_18_4_1_U99_n_1,mac_muladd_9s_9s_18s_18_4_1_U99_n_2,mac_muladd_9s_9s_18s_18_4_1_U99_n_3,mac_muladd_9s_9s_18s_18_4_1_U99_n_4,mac_muladd_9s_9s_18s_18_4_1_U99_n_5,mac_muladd_9s_9s_18s_18_4_1_U99_n_6,mac_muladd_9s_9s_18s_18_4_1_U99_n_7,mac_muladd_9s_9s_18s_18_4_1_U99_n_8,mac_muladd_9s_9s_18s_18_4_1_U99_n_9,mac_muladd_9s_9s_18s_18_4_1_U99_n_10,mac_muladd_9s_9s_18s_18_4_1_U99_n_11,mac_muladd_9s_9s_18s_18_4_1_U99_n_12,mac_muladd_9s_9s_18s_18_4_1_U99_n_13,mac_muladd_9s_9s_18s_18_4_1_U99_n_14,mac_muladd_9s_9s_18s_18_4_1_U99_n_15,mac_muladd_9s_9s_18s_18_4_1_U99_n_16,mac_muladd_9s_9s_18s_18_4_1_U99_n_17}),
        .PCOUT({mul_ln28_45_reg_4905_reg_n_106,mul_ln28_45_reg_4905_reg_n_107,mul_ln28_45_reg_4905_reg_n_108,mul_ln28_45_reg_4905_reg_n_109,mul_ln28_45_reg_4905_reg_n_110,mul_ln28_45_reg_4905_reg_n_111,mul_ln28_45_reg_4905_reg_n_112,mul_ln28_45_reg_4905_reg_n_113,mul_ln28_45_reg_4905_reg_n_114,mul_ln28_45_reg_4905_reg_n_115,mul_ln28_45_reg_4905_reg_n_116,mul_ln28_45_reg_4905_reg_n_117,mul_ln28_45_reg_4905_reg_n_118,mul_ln28_45_reg_4905_reg_n_119,mul_ln28_45_reg_4905_reg_n_120,mul_ln28_45_reg_4905_reg_n_121,mul_ln28_45_reg_4905_reg_n_122,mul_ln28_45_reg_4905_reg_n_123,mul_ln28_45_reg_4905_reg_n_124,mul_ln28_45_reg_4905_reg_n_125,mul_ln28_45_reg_4905_reg_n_126,mul_ln28_45_reg_4905_reg_n_127,mul_ln28_45_reg_4905_reg_n_128,mul_ln28_45_reg_4905_reg_n_129,mul_ln28_45_reg_4905_reg_n_130,mul_ln28_45_reg_4905_reg_n_131,mul_ln28_45_reg_4905_reg_n_132,mul_ln28_45_reg_4905_reg_n_133,mul_ln28_45_reg_4905_reg_n_134,mul_ln28_45_reg_4905_reg_n_135,mul_ln28_45_reg_4905_reg_n_136,mul_ln28_45_reg_4905_reg_n_137,mul_ln28_45_reg_4905_reg_n_138,mul_ln28_45_reg_4905_reg_n_139,mul_ln28_45_reg_4905_reg_n_140,mul_ln28_45_reg_4905_reg_n_141,mul_ln28_45_reg_4905_reg_n_142,mul_ln28_45_reg_4905_reg_n_143,mul_ln28_45_reg_4905_reg_n_144,mul_ln28_45_reg_4905_reg_n_145,mul_ln28_45_reg_4905_reg_n_146,mul_ln28_45_reg_4905_reg_n_147,mul_ln28_45_reg_4905_reg_n_148,mul_ln28_45_reg_4905_reg_n_149,mul_ln28_45_reg_4905_reg_n_150,mul_ln28_45_reg_4905_reg_n_151,mul_ln28_45_reg_4905_reg_n_152,mul_ln28_45_reg_4905_reg_n_153}),
        .Q(ap_CS_fsm_pp0_stage98),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .grp_fu_3050_ce(grp_fu_3050_ce),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .p_reg_reg_0(reg_122),
        .p_reg_reg_1(reg_118));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1 mac_muladd_9s_9s_18s_19_4_1_U100
       (.D({mac_muladd_9s_9s_18s_19_4_1_U100_n_0,mac_muladd_9s_9s_18s_19_4_1_U100_n_1,mac_muladd_9s_9s_18s_19_4_1_U100_n_2,mac_muladd_9s_9s_18s_19_4_1_U100_n_3,mac_muladd_9s_9s_18s_19_4_1_U100_n_4,mac_muladd_9s_9s_18s_19_4_1_U100_n_5,mac_muladd_9s_9s_18s_19_4_1_U100_n_6,mac_muladd_9s_9s_18s_19_4_1_U100_n_7,mac_muladd_9s_9s_18s_19_4_1_U100_n_8,mac_muladd_9s_9s_18s_19_4_1_U100_n_9,mac_muladd_9s_9s_18s_19_4_1_U100_n_10,mac_muladd_9s_9s_18s_19_4_1_U100_n_11,mac_muladd_9s_9s_18s_19_4_1_U100_n_12,mac_muladd_9s_9s_18s_19_4_1_U100_n_13,mac_muladd_9s_9s_18s_19_4_1_U100_n_14,mac_muladd_9s_9s_18s_19_4_1_U100_n_15,mac_muladd_9s_9s_18s_19_4_1_U100_n_16,mac_muladd_9s_9s_18s_19_4_1_U100_n_17,mac_muladd_9s_9s_18s_19_4_1_U100_n_18}),
        .P({mac_muladd_9s_9s_18s_18_4_1_U98_n_0,mac_muladd_9s_9s_18s_18_4_1_U98_n_1,mac_muladd_9s_9s_18s_18_4_1_U98_n_2,mac_muladd_9s_9s_18s_18_4_1_U98_n_3,mac_muladd_9s_9s_18s_18_4_1_U98_n_4,mac_muladd_9s_9s_18s_18_4_1_U98_n_5,mac_muladd_9s_9s_18s_18_4_1_U98_n_6,mac_muladd_9s_9s_18s_18_4_1_U98_n_7,mac_muladd_9s_9s_18s_18_4_1_U98_n_8,mac_muladd_9s_9s_18s_18_4_1_U98_n_9,mac_muladd_9s_9s_18s_18_4_1_U98_n_10,mac_muladd_9s_9s_18s_18_4_1_U98_n_11,mac_muladd_9s_9s_18s_18_4_1_U98_n_12,mac_muladd_9s_9s_18s_18_4_1_U98_n_13,mac_muladd_9s_9s_18s_18_4_1_U98_n_14,mac_muladd_9s_9s_18s_18_4_1_U98_n_15,mac_muladd_9s_9s_18s_18_4_1_U98_n_16,mac_muladd_9s_9s_18s_18_4_1_U98_n_17}),
        .Q(ap_CS_fsm_pp0_stage99),
        .add_ln28_89_reg_49370(add_ln28_89_reg_49370),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .grp_fu_3057_ce(grp_fu_3057_ce),
        .p_4_in(p_4_in),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U42_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_35 mac_muladd_9s_9s_18s_19_4_1_U39
       (.D({mac_muladd_9s_9s_18s_19_4_1_U39_n_0,mac_muladd_9s_9s_18s_19_4_1_U39_n_1,mac_muladd_9s_9s_18s_19_4_1_U39_n_2,mac_muladd_9s_9s_18s_19_4_1_U39_n_3,mac_muladd_9s_9s_18s_19_4_1_U39_n_4,mac_muladd_9s_9s_18s_19_4_1_U39_n_5,mac_muladd_9s_9s_18s_19_4_1_U39_n_6,mac_muladd_9s_9s_18s_19_4_1_U39_n_7,mac_muladd_9s_9s_18s_19_4_1_U39_n_8,mac_muladd_9s_9s_18s_19_4_1_U39_n_9,mac_muladd_9s_9s_18s_19_4_1_U39_n_10,mac_muladd_9s_9s_18s_19_4_1_U39_n_11,mac_muladd_9s_9s_18s_19_4_1_U39_n_12,mac_muladd_9s_9s_18s_19_4_1_U39_n_13,mac_muladd_9s_9s_18s_19_4_1_U39_n_14,mac_muladd_9s_9s_18s_19_4_1_U39_n_15,mac_muladd_9s_9s_18s_19_4_1_U39_n_16,mac_muladd_9s_9s_18s_19_4_1_U39_n_17,mac_muladd_9s_9s_18s_19_4_1_U39_n_18}),
        .P({mac_muladd_9s_9s_18s_18_4_1_U38_n_0,mac_muladd_9s_9s_18s_18_4_1_U38_n_1,mac_muladd_9s_9s_18s_18_4_1_U38_n_2,mac_muladd_9s_9s_18s_18_4_1_U38_n_3,mac_muladd_9s_9s_18s_18_4_1_U38_n_4,mac_muladd_9s_9s_18s_18_4_1_U38_n_5,mac_muladd_9s_9s_18s_18_4_1_U38_n_6,mac_muladd_9s_9s_18s_18_4_1_U38_n_7,mac_muladd_9s_9s_18s_18_4_1_U38_n_8,mac_muladd_9s_9s_18s_18_4_1_U38_n_9,mac_muladd_9s_9s_18s_18_4_1_U38_n_10,mac_muladd_9s_9s_18s_18_4_1_U38_n_11,mac_muladd_9s_9s_18s_18_4_1_U38_n_12,mac_muladd_9s_9s_18s_18_4_1_U38_n_13,mac_muladd_9s_9s_18s_18_4_1_U38_n_14,mac_muladd_9s_9s_18s_18_4_1_U38_n_15,mac_muladd_9s_9s_18s_18_4_1_U38_n_16,mac_muladd_9s_9s_18s_18_4_1_U38_n_17}),
        .Q({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .img_template_data_empty_n(img_template_data_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_36 mac_muladd_9s_9s_18s_19_4_1_U41
       (.D({mac_muladd_9s_9s_18s_19_4_1_U41_n_0,mac_muladd_9s_9s_18s_19_4_1_U41_n_1,mac_muladd_9s_9s_18s_19_4_1_U41_n_2,mac_muladd_9s_9s_18s_19_4_1_U41_n_3,mac_muladd_9s_9s_18s_19_4_1_U41_n_4,mac_muladd_9s_9s_18s_19_4_1_U41_n_5,mac_muladd_9s_9s_18s_19_4_1_U41_n_6,mac_muladd_9s_9s_18s_19_4_1_U41_n_7,mac_muladd_9s_9s_18s_19_4_1_U41_n_8,mac_muladd_9s_9s_18s_19_4_1_U41_n_9,mac_muladd_9s_9s_18s_19_4_1_U41_n_10,mac_muladd_9s_9s_18s_19_4_1_U41_n_11,mac_muladd_9s_9s_18s_19_4_1_U41_n_12,mac_muladd_9s_9s_18s_19_4_1_U41_n_13,mac_muladd_9s_9s_18s_19_4_1_U41_n_14,mac_muladd_9s_9s_18s_19_4_1_U41_n_15,mac_muladd_9s_9s_18s_19_4_1_U41_n_16,mac_muladd_9s_9s_18s_19_4_1_U41_n_17,mac_muladd_9s_9s_18s_19_4_1_U41_n_18}),
        .P({mac_muladd_9s_9s_18s_18_4_1_U40_n_0,mac_muladd_9s_9s_18s_18_4_1_U40_n_1,mac_muladd_9s_9s_18s_18_4_1_U40_n_2,mac_muladd_9s_9s_18s_18_4_1_U40_n_3,mac_muladd_9s_9s_18s_18_4_1_U40_n_4,mac_muladd_9s_9s_18s_18_4_1_U40_n_5,mac_muladd_9s_9s_18s_18_4_1_U40_n_6,mac_muladd_9s_9s_18s_18_4_1_U40_n_7,mac_muladd_9s_9s_18s_18_4_1_U40_n_8,mac_muladd_9s_9s_18s_18_4_1_U40_n_9,mac_muladd_9s_9s_18s_18_4_1_U40_n_10,mac_muladd_9s_9s_18s_18_4_1_U40_n_11,mac_muladd_9s_9s_18s_18_4_1_U40_n_12,mac_muladd_9s_9s_18s_18_4_1_U40_n_13,mac_muladd_9s_9s_18s_18_4_1_U40_n_14,mac_muladd_9s_9s_18s_18_4_1_U40_n_15,mac_muladd_9s_9s_18s_18_4_1_U40_n_16,mac_muladd_9s_9s_18s_18_4_1_U40_n_17}),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8}),
        .ap_block_pp0_stage8_11001(ap_block_pp0_stage8_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_template_data_empty_n(img_template_data_empty_n),
        .p_reg_reg(mac_muladd_9s_9s_18s_19_4_1_U39_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_37 mac_muladd_9s_9s_18s_19_4_1_U43
       (.D({mac_muladd_9s_9s_18s_19_4_1_U43_n_0,mac_muladd_9s_9s_18s_19_4_1_U43_n_1,mac_muladd_9s_9s_18s_19_4_1_U43_n_2,mac_muladd_9s_9s_18s_19_4_1_U43_n_3,mac_muladd_9s_9s_18s_19_4_1_U43_n_4,mac_muladd_9s_9s_18s_19_4_1_U43_n_5,mac_muladd_9s_9s_18s_19_4_1_U43_n_6,mac_muladd_9s_9s_18s_19_4_1_U43_n_7,mac_muladd_9s_9s_18s_19_4_1_U43_n_8,mac_muladd_9s_9s_18s_19_4_1_U43_n_9,mac_muladd_9s_9s_18s_19_4_1_U43_n_10,mac_muladd_9s_9s_18s_19_4_1_U43_n_11,mac_muladd_9s_9s_18s_19_4_1_U43_n_12,mac_muladd_9s_9s_18s_19_4_1_U43_n_13,mac_muladd_9s_9s_18s_19_4_1_U43_n_14,mac_muladd_9s_9s_18s_19_4_1_U43_n_15,mac_muladd_9s_9s_18s_19_4_1_U43_n_16,mac_muladd_9s_9s_18s_19_4_1_U43_n_17,mac_muladd_9s_9s_18s_19_4_1_U43_n_18}),
        .P({mac_muladd_9s_9s_18s_18_4_1_U42_n_0,mac_muladd_9s_9s_18s_18_4_1_U42_n_1,mac_muladd_9s_9s_18s_18_4_1_U42_n_2,mac_muladd_9s_9s_18s_18_4_1_U42_n_3,mac_muladd_9s_9s_18s_18_4_1_U42_n_4,mac_muladd_9s_9s_18s_18_4_1_U42_n_5,mac_muladd_9s_9s_18s_18_4_1_U42_n_6,mac_muladd_9s_9s_18s_18_4_1_U42_n_7,mac_muladd_9s_9s_18s_18_4_1_U42_n_8,mac_muladd_9s_9s_18s_18_4_1_U42_n_9,mac_muladd_9s_9s_18s_18_4_1_U42_n_10,mac_muladd_9s_9s_18s_18_4_1_U42_n_11,mac_muladd_9s_9s_18s_18_4_1_U42_n_12,mac_muladd_9s_9s_18s_18_4_1_U42_n_13,mac_muladd_9s_9s_18s_18_4_1_U42_n_14,mac_muladd_9s_9s_18s_18_4_1_U42_n_15,mac_muladd_9s_9s_18s_18_4_1_U42_n_16,mac_muladd_9s_9s_18s_18_4_1_U42_n_17}),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11}),
        .ap_block_pp0_stage11_11001(ap_block_pp0_stage11_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_template_data_empty_n(img_template_data_empty_n),
        .p_reg_reg(mac_muladd_9s_9s_18s_18_4_1_U46_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_38 mac_muladd_9s_9s_18s_19_4_1_U45
       (.E(ap_block_pp0_stage14_11001),
        .Q({ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14}),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[-1111111111] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U45_n_1,mac_muladd_9s_9s_18s_19_4_1_U45_n_2,mac_muladd_9s_9s_18s_19_4_1_U45_n_3,mac_muladd_9s_9s_18s_19_4_1_U45_n_4,mac_muladd_9s_9s_18s_19_4_1_U45_n_5,mac_muladd_9s_9s_18s_19_4_1_U45_n_6,mac_muladd_9s_9s_18s_19_4_1_U45_n_7,mac_muladd_9s_9s_18s_19_4_1_U45_n_8,mac_muladd_9s_9s_18s_19_4_1_U45_n_9,mac_muladd_9s_9s_18s_19_4_1_U45_n_10,mac_muladd_9s_9s_18s_19_4_1_U45_n_11,mac_muladd_9s_9s_18s_19_4_1_U45_n_12,mac_muladd_9s_9s_18s_19_4_1_U45_n_13,mac_muladd_9s_9s_18s_19_4_1_U45_n_14,mac_muladd_9s_9s_18s_19_4_1_U45_n_15,mac_muladd_9s_9s_18s_19_4_1_U45_n_16,mac_muladd_9s_9s_18s_19_4_1_U45_n_17,mac_muladd_9s_9s_18s_19_4_1_U45_n_18,mac_muladd_9s_9s_18s_19_4_1_U45_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_7_reg_3317));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_39 mac_muladd_9s_9s_18s_19_4_1_U47
       (.E(ap_block_pp0_stage17_11001),
        .Q({ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage17}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U47_n_1,mac_muladd_9s_9s_18s_19_4_1_U47_n_2,mac_muladd_9s_9s_18s_19_4_1_U47_n_3,mac_muladd_9s_9s_18s_19_4_1_U47_n_4,mac_muladd_9s_9s_18s_19_4_1_U47_n_5,mac_muladd_9s_9s_18s_19_4_1_U47_n_6,mac_muladd_9s_9s_18s_19_4_1_U47_n_7,mac_muladd_9s_9s_18s_19_4_1_U47_n_8,mac_muladd_9s_9s_18s_19_4_1_U47_n_9,mac_muladd_9s_9s_18s_19_4_1_U47_n_10,mac_muladd_9s_9s_18s_19_4_1_U47_n_11,mac_muladd_9s_9s_18s_19_4_1_U47_n_12,mac_muladd_9s_9s_18s_19_4_1_U47_n_13,mac_muladd_9s_9s_18s_19_4_1_U47_n_14,mac_muladd_9s_9s_18s_19_4_1_U47_n_15,mac_muladd_9s_9s_18s_19_4_1_U47_n_16,mac_muladd_9s_9s_18s_19_4_1_U47_n_17,mac_muladd_9s_9s_18s_19_4_1_U47_n_18,mac_muladd_9s_9s_18s_19_4_1_U47_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_11_reg_3375));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_40 mac_muladd_9s_9s_18s_19_4_1_U49
       (.E(ap_block_pp0_stage20_11001),
        .Q({ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U49_n_1,mac_muladd_9s_9s_18s_19_4_1_U49_n_2,mac_muladd_9s_9s_18s_19_4_1_U49_n_3,mac_muladd_9s_9s_18s_19_4_1_U49_n_4,mac_muladd_9s_9s_18s_19_4_1_U49_n_5,mac_muladd_9s_9s_18s_19_4_1_U49_n_6,mac_muladd_9s_9s_18s_19_4_1_U49_n_7,mac_muladd_9s_9s_18s_19_4_1_U49_n_8,mac_muladd_9s_9s_18s_19_4_1_U49_n_9,mac_muladd_9s_9s_18s_19_4_1_U49_n_10,mac_muladd_9s_9s_18s_19_4_1_U49_n_11,mac_muladd_9s_9s_18s_19_4_1_U49_n_12,mac_muladd_9s_9s_18s_19_4_1_U49_n_13,mac_muladd_9s_9s_18s_19_4_1_U49_n_14,mac_muladd_9s_9s_18s_19_4_1_U49_n_15,mac_muladd_9s_9s_18s_19_4_1_U49_n_16,mac_muladd_9s_9s_18s_19_4_1_U49_n_17,mac_muladd_9s_9s_18s_19_4_1_U49_n_18,mac_muladd_9s_9s_18s_19_4_1_U49_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_13_reg_3438));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_41 mac_muladd_9s_9s_18s_19_4_1_U52
       (.E(ap_block_pp0_stage24_11001),
        .Q({ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U52_n_1,mac_muladd_9s_9s_18s_19_4_1_U52_n_2,mac_muladd_9s_9s_18s_19_4_1_U52_n_3,mac_muladd_9s_9s_18s_19_4_1_U52_n_4,mac_muladd_9s_9s_18s_19_4_1_U52_n_5,mac_muladd_9s_9s_18s_19_4_1_U52_n_6,mac_muladd_9s_9s_18s_19_4_1_U52_n_7,mac_muladd_9s_9s_18s_19_4_1_U52_n_8,mac_muladd_9s_9s_18s_19_4_1_U52_n_9,mac_muladd_9s_9s_18s_19_4_1_U52_n_10,mac_muladd_9s_9s_18s_19_4_1_U52_n_11,mac_muladd_9s_9s_18s_19_4_1_U52_n_12,mac_muladd_9s_9s_18s_19_4_1_U52_n_13,mac_muladd_9s_9s_18s_19_4_1_U52_n_14,mac_muladd_9s_9s_18s_19_4_1_U52_n_15,mac_muladd_9s_9s_18s_19_4_1_U52_n_16,mac_muladd_9s_9s_18s_19_4_1_U52_n_17,mac_muladd_9s_9s_18s_19_4_1_U52_n_18,mac_muladd_9s_9s_18s_19_4_1_U52_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_16_reg_3507));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_42 mac_muladd_9s_9s_18s_19_4_1_U55
       (.E(ap_block_pp0_stage30_11001),
        .Q({ap_CS_fsm_pp0_stage34,ap_CS_fsm_pp0_stage33,ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage30}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U55_n_1,mac_muladd_9s_9s_18s_19_4_1_U55_n_2,mac_muladd_9s_9s_18s_19_4_1_U55_n_3,mac_muladd_9s_9s_18s_19_4_1_U55_n_4,mac_muladd_9s_9s_18s_19_4_1_U55_n_5,mac_muladd_9s_9s_18s_19_4_1_U55_n_6,mac_muladd_9s_9s_18s_19_4_1_U55_n_7,mac_muladd_9s_9s_18s_19_4_1_U55_n_8,mac_muladd_9s_9s_18s_19_4_1_U55_n_9,mac_muladd_9s_9s_18s_19_4_1_U55_n_10,mac_muladd_9s_9s_18s_19_4_1_U55_n_11,mac_muladd_9s_9s_18s_19_4_1_U55_n_12,mac_muladd_9s_9s_18s_19_4_1_U55_n_13,mac_muladd_9s_9s_18s_19_4_1_U55_n_14,mac_muladd_9s_9s_18s_19_4_1_U55_n_15,mac_muladd_9s_9s_18s_19_4_1_U55_n_16,mac_muladd_9s_9s_18s_19_4_1_U55_n_17,mac_muladd_9s_9s_18s_19_4_1_U55_n_18,mac_muladd_9s_9s_18s_19_4_1_U55_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_24_reg_3623));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_43 mac_muladd_9s_9s_18s_19_4_1_U57
       (.E(ap_block_pp0_stage33_11001),
        .Q({ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage36,ap_CS_fsm_pp0_stage35,ap_CS_fsm_pp0_stage34,ap_CS_fsm_pp0_stage33}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U57_n_1,mac_muladd_9s_9s_18s_19_4_1_U57_n_2,mac_muladd_9s_9s_18s_19_4_1_U57_n_3,mac_muladd_9s_9s_18s_19_4_1_U57_n_4,mac_muladd_9s_9s_18s_19_4_1_U57_n_5,mac_muladd_9s_9s_18s_19_4_1_U57_n_6,mac_muladd_9s_9s_18s_19_4_1_U57_n_7,mac_muladd_9s_9s_18s_19_4_1_U57_n_8,mac_muladd_9s_9s_18s_19_4_1_U57_n_9,mac_muladd_9s_9s_18s_19_4_1_U57_n_10,mac_muladd_9s_9s_18s_19_4_1_U57_n_11,mac_muladd_9s_9s_18s_19_4_1_U57_n_12,mac_muladd_9s_9s_18s_19_4_1_U57_n_13,mac_muladd_9s_9s_18s_19_4_1_U57_n_14,mac_muladd_9s_9s_18s_19_4_1_U57_n_15,mac_muladd_9s_9s_18s_19_4_1_U57_n_16,mac_muladd_9s_9s_18s_19_4_1_U57_n_17,mac_muladd_9s_9s_18s_19_4_1_U57_n_18,mac_muladd_9s_9s_18s_19_4_1_U57_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_26_reg_3681));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_44 mac_muladd_9s_9s_18s_19_4_1_U59
       (.E(ap_block_pp0_stage36_11001),
        .Q({ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage36}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U59_n_1,mac_muladd_9s_9s_18s_19_4_1_U59_n_2,mac_muladd_9s_9s_18s_19_4_1_U59_n_3,mac_muladd_9s_9s_18s_19_4_1_U59_n_4,mac_muladd_9s_9s_18s_19_4_1_U59_n_5,mac_muladd_9s_9s_18s_19_4_1_U59_n_6,mac_muladd_9s_9s_18s_19_4_1_U59_n_7,mac_muladd_9s_9s_18s_19_4_1_U59_n_8,mac_muladd_9s_9s_18s_19_4_1_U59_n_9,mac_muladd_9s_9s_18s_19_4_1_U59_n_10,mac_muladd_9s_9s_18s_19_4_1_U59_n_11,mac_muladd_9s_9s_18s_19_4_1_U59_n_12,mac_muladd_9s_9s_18s_19_4_1_U59_n_13,mac_muladd_9s_9s_18s_19_4_1_U59_n_14,mac_muladd_9s_9s_18s_19_4_1_U59_n_15,mac_muladd_9s_9s_18s_19_4_1_U59_n_16,mac_muladd_9s_9s_18s_19_4_1_U59_n_17,mac_muladd_9s_9s_18s_19_4_1_U59_n_18,mac_muladd_9s_9s_18s_19_4_1_U59_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_29_reg_3739));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_45 mac_muladd_9s_9s_18s_19_4_1_U61
       (.E(ap_block_pp0_stage39_11001),
        .Q({ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U61_n_1,mac_muladd_9s_9s_18s_19_4_1_U61_n_2,mac_muladd_9s_9s_18s_19_4_1_U61_n_3,mac_muladd_9s_9s_18s_19_4_1_U61_n_4,mac_muladd_9s_9s_18s_19_4_1_U61_n_5,mac_muladd_9s_9s_18s_19_4_1_U61_n_6,mac_muladd_9s_9s_18s_19_4_1_U61_n_7,mac_muladd_9s_9s_18s_19_4_1_U61_n_8,mac_muladd_9s_9s_18s_19_4_1_U61_n_9,mac_muladd_9s_9s_18s_19_4_1_U61_n_10,mac_muladd_9s_9s_18s_19_4_1_U61_n_11,mac_muladd_9s_9s_18s_19_4_1_U61_n_12,mac_muladd_9s_9s_18s_19_4_1_U61_n_13,mac_muladd_9s_9s_18s_19_4_1_U61_n_14,mac_muladd_9s_9s_18s_19_4_1_U61_n_15,mac_muladd_9s_9s_18s_19_4_1_U61_n_16,mac_muladd_9s_9s_18s_19_4_1_U61_n_17,mac_muladd_9s_9s_18s_19_4_1_U61_n_18,mac_muladd_9s_9s_18s_19_4_1_U61_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_31_reg_3792));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_46 mac_muladd_9s_9s_18s_19_4_1_U63
       (.E(ap_block_pp0_stage42_11001),
        .Q({ap_CS_fsm_pp0_stage46,ap_CS_fsm_pp0_stage45,ap_CS_fsm_pp0_stage44,ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U63_n_1,mac_muladd_9s_9s_18s_19_4_1_U63_n_2,mac_muladd_9s_9s_18s_19_4_1_U63_n_3,mac_muladd_9s_9s_18s_19_4_1_U63_n_4,mac_muladd_9s_9s_18s_19_4_1_U63_n_5,mac_muladd_9s_9s_18s_19_4_1_U63_n_6,mac_muladd_9s_9s_18s_19_4_1_U63_n_7,mac_muladd_9s_9s_18s_19_4_1_U63_n_8,mac_muladd_9s_9s_18s_19_4_1_U63_n_9,mac_muladd_9s_9s_18s_19_4_1_U63_n_10,mac_muladd_9s_9s_18s_19_4_1_U63_n_11,mac_muladd_9s_9s_18s_19_4_1_U63_n_12,mac_muladd_9s_9s_18s_19_4_1_U63_n_13,mac_muladd_9s_9s_18s_19_4_1_U63_n_14,mac_muladd_9s_9s_18s_19_4_1_U63_n_15,mac_muladd_9s_9s_18s_19_4_1_U63_n_16,mac_muladd_9s_9s_18s_19_4_1_U63_n_17,mac_muladd_9s_9s_18s_19_4_1_U63_n_18,mac_muladd_9s_9s_18s_19_4_1_U63_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_35_reg_3850));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_47 mac_muladd_9s_9s_18s_19_4_1_U65
       (.E(ap_block_pp0_stage45_11001),
        .Q({ap_CS_fsm_pp0_stage49,ap_CS_fsm_pp0_stage48,ap_CS_fsm_pp0_stage47,ap_CS_fsm_pp0_stage46,ap_CS_fsm_pp0_stage45}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U65_n_1,mac_muladd_9s_9s_18s_19_4_1_U65_n_2,mac_muladd_9s_9s_18s_19_4_1_U65_n_3,mac_muladd_9s_9s_18s_19_4_1_U65_n_4,mac_muladd_9s_9s_18s_19_4_1_U65_n_5,mac_muladd_9s_9s_18s_19_4_1_U65_n_6,mac_muladd_9s_9s_18s_19_4_1_U65_n_7,mac_muladd_9s_9s_18s_19_4_1_U65_n_8,mac_muladd_9s_9s_18s_19_4_1_U65_n_9,mac_muladd_9s_9s_18s_19_4_1_U65_n_10,mac_muladd_9s_9s_18s_19_4_1_U65_n_11,mac_muladd_9s_9s_18s_19_4_1_U65_n_12,mac_muladd_9s_9s_18s_19_4_1_U65_n_13,mac_muladd_9s_9s_18s_19_4_1_U65_n_14,mac_muladd_9s_9s_18s_19_4_1_U65_n_15,mac_muladd_9s_9s_18s_19_4_1_U65_n_16,mac_muladd_9s_9s_18s_19_4_1_U65_n_17,mac_muladd_9s_9s_18s_19_4_1_U65_n_18,mac_muladd_9s_9s_18s_19_4_1_U65_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_37_reg_3913));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_48 mac_muladd_9s_9s_18s_19_4_1_U68
       (.E(ap_block_pp0_stage49_11001),
        .Q({ap_CS_fsm_pp0_stage53,ap_CS_fsm_pp0_stage52,ap_CS_fsm_pp0_stage51,ap_CS_fsm_pp0_stage50,ap_CS_fsm_pp0_stage49}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U68_n_1,mac_muladd_9s_9s_18s_19_4_1_U68_n_2,mac_muladd_9s_9s_18s_19_4_1_U68_n_3,mac_muladd_9s_9s_18s_19_4_1_U68_n_4,mac_muladd_9s_9s_18s_19_4_1_U68_n_5,mac_muladd_9s_9s_18s_19_4_1_U68_n_6,mac_muladd_9s_9s_18s_19_4_1_U68_n_7,mac_muladd_9s_9s_18s_19_4_1_U68_n_8,mac_muladd_9s_9s_18s_19_4_1_U68_n_9,mac_muladd_9s_9s_18s_19_4_1_U68_n_10,mac_muladd_9s_9s_18s_19_4_1_U68_n_11,mac_muladd_9s_9s_18s_19_4_1_U68_n_12,mac_muladd_9s_9s_18s_19_4_1_U68_n_13,mac_muladd_9s_9s_18s_19_4_1_U68_n_14,mac_muladd_9s_9s_18s_19_4_1_U68_n_15,mac_muladd_9s_9s_18s_19_4_1_U68_n_16,mac_muladd_9s_9s_18s_19_4_1_U68_n_17,mac_muladd_9s_9s_18s_19_4_1_U68_n_18,mac_muladd_9s_9s_18s_19_4_1_U68_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_40_reg_3982));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_49 mac_muladd_9s_9s_18s_19_4_1_U71
       (.E(ap_block_pp0_stage55_11001),
        .Q({ap_CS_fsm_pp0_stage59,ap_CS_fsm_pp0_stage58,ap_CS_fsm_pp0_stage57,ap_CS_fsm_pp0_stage56,ap_CS_fsm_pp0_stage55}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U71_n_1,mac_muladd_9s_9s_18s_19_4_1_U71_n_2,mac_muladd_9s_9s_18s_19_4_1_U71_n_3,mac_muladd_9s_9s_18s_19_4_1_U71_n_4,mac_muladd_9s_9s_18s_19_4_1_U71_n_5,mac_muladd_9s_9s_18s_19_4_1_U71_n_6,mac_muladd_9s_9s_18s_19_4_1_U71_n_7,mac_muladd_9s_9s_18s_19_4_1_U71_n_8,mac_muladd_9s_9s_18s_19_4_1_U71_n_9,mac_muladd_9s_9s_18s_19_4_1_U71_n_10,mac_muladd_9s_9s_18s_19_4_1_U71_n_11,mac_muladd_9s_9s_18s_19_4_1_U71_n_12,mac_muladd_9s_9s_18s_19_4_1_U71_n_13,mac_muladd_9s_9s_18s_19_4_1_U71_n_14,mac_muladd_9s_9s_18s_19_4_1_U71_n_15,mac_muladd_9s_9s_18s_19_4_1_U71_n_16,mac_muladd_9s_9s_18s_19_4_1_U71_n_17,mac_muladd_9s_9s_18s_19_4_1_U71_n_18,mac_muladd_9s_9s_18s_19_4_1_U71_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_49_reg_4098));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_50 mac_muladd_9s_9s_18s_19_4_1_U73
       (.E(ap_block_pp0_stage58_11001),
        .Q({ap_CS_fsm_pp0_stage62,ap_CS_fsm_pp0_stage61,ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage59,ap_CS_fsm_pp0_stage58}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U73_n_1,mac_muladd_9s_9s_18s_19_4_1_U73_n_2,mac_muladd_9s_9s_18s_19_4_1_U73_n_3,mac_muladd_9s_9s_18s_19_4_1_U73_n_4,mac_muladd_9s_9s_18s_19_4_1_U73_n_5,mac_muladd_9s_9s_18s_19_4_1_U73_n_6,mac_muladd_9s_9s_18s_19_4_1_U73_n_7,mac_muladd_9s_9s_18s_19_4_1_U73_n_8,mac_muladd_9s_9s_18s_19_4_1_U73_n_9,mac_muladd_9s_9s_18s_19_4_1_U73_n_10,mac_muladd_9s_9s_18s_19_4_1_U73_n_11,mac_muladd_9s_9s_18s_19_4_1_U73_n_12,mac_muladd_9s_9s_18s_19_4_1_U73_n_13,mac_muladd_9s_9s_18s_19_4_1_U73_n_14,mac_muladd_9s_9s_18s_19_4_1_U73_n_15,mac_muladd_9s_9s_18s_19_4_1_U73_n_16,mac_muladd_9s_9s_18s_19_4_1_U73_n_17,mac_muladd_9s_9s_18s_19_4_1_U73_n_18,mac_muladd_9s_9s_18s_19_4_1_U73_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_51_reg_4161));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_51 mac_muladd_9s_9s_18s_19_4_1_U75
       (.E(ap_block_pp0_stage61_11001),
        .Q({ap_CS_fsm_pp0_stage65,ap_CS_fsm_pp0_stage64,ap_CS_fsm_pp0_stage63,ap_CS_fsm_pp0_stage62,ap_CS_fsm_pp0_stage61}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U75_n_1,mac_muladd_9s_9s_18s_19_4_1_U75_n_2,mac_muladd_9s_9s_18s_19_4_1_U75_n_3,mac_muladd_9s_9s_18s_19_4_1_U75_n_4,mac_muladd_9s_9s_18s_19_4_1_U75_n_5,mac_muladd_9s_9s_18s_19_4_1_U75_n_6,mac_muladd_9s_9s_18s_19_4_1_U75_n_7,mac_muladd_9s_9s_18s_19_4_1_U75_n_8,mac_muladd_9s_9s_18s_19_4_1_U75_n_9,mac_muladd_9s_9s_18s_19_4_1_U75_n_10,mac_muladd_9s_9s_18s_19_4_1_U75_n_11,mac_muladd_9s_9s_18s_19_4_1_U75_n_12,mac_muladd_9s_9s_18s_19_4_1_U75_n_13,mac_muladd_9s_9s_18s_19_4_1_U75_n_14,mac_muladd_9s_9s_18s_19_4_1_U75_n_15,mac_muladd_9s_9s_18s_19_4_1_U75_n_16,mac_muladd_9s_9s_18s_19_4_1_U75_n_17,mac_muladd_9s_9s_18s_19_4_1_U75_n_18,mac_muladd_9s_9s_18s_19_4_1_U75_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_54_reg_4219));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_52 mac_muladd_9s_9s_18s_19_4_1_U77
       (.E(ap_block_pp0_stage64_11001),
        .Q({ap_CS_fsm_pp0_stage68,ap_CS_fsm_pp0_stage67,ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage65,ap_CS_fsm_pp0_stage64}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U77_n_1,mac_muladd_9s_9s_18s_19_4_1_U77_n_2,mac_muladd_9s_9s_18s_19_4_1_U77_n_3,mac_muladd_9s_9s_18s_19_4_1_U77_n_4,mac_muladd_9s_9s_18s_19_4_1_U77_n_5,mac_muladd_9s_9s_18s_19_4_1_U77_n_6,mac_muladd_9s_9s_18s_19_4_1_U77_n_7,mac_muladd_9s_9s_18s_19_4_1_U77_n_8,mac_muladd_9s_9s_18s_19_4_1_U77_n_9,mac_muladd_9s_9s_18s_19_4_1_U77_n_10,mac_muladd_9s_9s_18s_19_4_1_U77_n_11,mac_muladd_9s_9s_18s_19_4_1_U77_n_12,mac_muladd_9s_9s_18s_19_4_1_U77_n_13,mac_muladd_9s_9s_18s_19_4_1_U77_n_14,mac_muladd_9s_9s_18s_19_4_1_U77_n_15,mac_muladd_9s_9s_18s_19_4_1_U77_n_16,mac_muladd_9s_9s_18s_19_4_1_U77_n_17,mac_muladd_9s_9s_18s_19_4_1_U77_n_18,mac_muladd_9s_9s_18s_19_4_1_U77_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_56_reg_4272));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_53 mac_muladd_9s_9s_18s_19_4_1_U79
       (.E(ap_block_pp0_stage67_11001),
        .Q({ap_CS_fsm_pp0_stage71,ap_CS_fsm_pp0_stage70,ap_CS_fsm_pp0_stage69,ap_CS_fsm_pp0_stage68,ap_CS_fsm_pp0_stage67}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U79_n_1,mac_muladd_9s_9s_18s_19_4_1_U79_n_2,mac_muladd_9s_9s_18s_19_4_1_U79_n_3,mac_muladd_9s_9s_18s_19_4_1_U79_n_4,mac_muladd_9s_9s_18s_19_4_1_U79_n_5,mac_muladd_9s_9s_18s_19_4_1_U79_n_6,mac_muladd_9s_9s_18s_19_4_1_U79_n_7,mac_muladd_9s_9s_18s_19_4_1_U79_n_8,mac_muladd_9s_9s_18s_19_4_1_U79_n_9,mac_muladd_9s_9s_18s_19_4_1_U79_n_10,mac_muladd_9s_9s_18s_19_4_1_U79_n_11,mac_muladd_9s_9s_18s_19_4_1_U79_n_12,mac_muladd_9s_9s_18s_19_4_1_U79_n_13,mac_muladd_9s_9s_18s_19_4_1_U79_n_14,mac_muladd_9s_9s_18s_19_4_1_U79_n_15,mac_muladd_9s_9s_18s_19_4_1_U79_n_16,mac_muladd_9s_9s_18s_19_4_1_U79_n_17,mac_muladd_9s_9s_18s_19_4_1_U79_n_18,mac_muladd_9s_9s_18s_19_4_1_U79_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_60_reg_4330));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_54 mac_muladd_9s_9s_18s_19_4_1_U81
       (.E(ap_block_pp0_stage70_11001),
        .Q({ap_CS_fsm_pp0_stage74,ap_CS_fsm_pp0_stage73,ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage71,ap_CS_fsm_pp0_stage70}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U81_n_1,mac_muladd_9s_9s_18s_19_4_1_U81_n_2,mac_muladd_9s_9s_18s_19_4_1_U81_n_3,mac_muladd_9s_9s_18s_19_4_1_U81_n_4,mac_muladd_9s_9s_18s_19_4_1_U81_n_5,mac_muladd_9s_9s_18s_19_4_1_U81_n_6,mac_muladd_9s_9s_18s_19_4_1_U81_n_7,mac_muladd_9s_9s_18s_19_4_1_U81_n_8,mac_muladd_9s_9s_18s_19_4_1_U81_n_9,mac_muladd_9s_9s_18s_19_4_1_U81_n_10,mac_muladd_9s_9s_18s_19_4_1_U81_n_11,mac_muladd_9s_9s_18s_19_4_1_U81_n_12,mac_muladd_9s_9s_18s_19_4_1_U81_n_13,mac_muladd_9s_9s_18s_19_4_1_U81_n_14,mac_muladd_9s_9s_18s_19_4_1_U81_n_15,mac_muladd_9s_9s_18s_19_4_1_U81_n_16,mac_muladd_9s_9s_18s_19_4_1_U81_n_17,mac_muladd_9s_9s_18s_19_4_1_U81_n_18,mac_muladd_9s_9s_18s_19_4_1_U81_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_62_reg_4393));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_55 mac_muladd_9s_9s_18s_19_4_1_U84
       (.E(ap_block_pp0_stage74_11001),
        .Q({ap_CS_fsm_pp0_stage78,ap_CS_fsm_pp0_stage77,ap_CS_fsm_pp0_stage76,ap_CS_fsm_pp0_stage75,ap_CS_fsm_pp0_stage74}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U84_n_1,mac_muladd_9s_9s_18s_19_4_1_U84_n_2,mac_muladd_9s_9s_18s_19_4_1_U84_n_3,mac_muladd_9s_9s_18s_19_4_1_U84_n_4,mac_muladd_9s_9s_18s_19_4_1_U84_n_5,mac_muladd_9s_9s_18s_19_4_1_U84_n_6,mac_muladd_9s_9s_18s_19_4_1_U84_n_7,mac_muladd_9s_9s_18s_19_4_1_U84_n_8,mac_muladd_9s_9s_18s_19_4_1_U84_n_9,mac_muladd_9s_9s_18s_19_4_1_U84_n_10,mac_muladd_9s_9s_18s_19_4_1_U84_n_11,mac_muladd_9s_9s_18s_19_4_1_U84_n_12,mac_muladd_9s_9s_18s_19_4_1_U84_n_13,mac_muladd_9s_9s_18s_19_4_1_U84_n_14,mac_muladd_9s_9s_18s_19_4_1_U84_n_15,mac_muladd_9s_9s_18s_19_4_1_U84_n_16,mac_muladd_9s_9s_18s_19_4_1_U84_n_17,mac_muladd_9s_9s_18s_19_4_1_U84_n_18,mac_muladd_9s_9s_18s_19_4_1_U84_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_65_reg_4462));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_56 mac_muladd_9s_9s_18s_19_4_1_U87
       (.E(ap_block_pp0_stage80_11001),
        .Q({ap_CS_fsm_pp0_stage84,ap_CS_fsm_pp0_stage83,ap_CS_fsm_pp0_stage82,ap_CS_fsm_pp0_stage81,ap_CS_fsm_pp0_stage80}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U87_n_1,mac_muladd_9s_9s_18s_19_4_1_U87_n_2,mac_muladd_9s_9s_18s_19_4_1_U87_n_3,mac_muladd_9s_9s_18s_19_4_1_U87_n_4,mac_muladd_9s_9s_18s_19_4_1_U87_n_5,mac_muladd_9s_9s_18s_19_4_1_U87_n_6,mac_muladd_9s_9s_18s_19_4_1_U87_n_7,mac_muladd_9s_9s_18s_19_4_1_U87_n_8,mac_muladd_9s_9s_18s_19_4_1_U87_n_9,mac_muladd_9s_9s_18s_19_4_1_U87_n_10,mac_muladd_9s_9s_18s_19_4_1_U87_n_11,mac_muladd_9s_9s_18s_19_4_1_U87_n_12,mac_muladd_9s_9s_18s_19_4_1_U87_n_13,mac_muladd_9s_9s_18s_19_4_1_U87_n_14,mac_muladd_9s_9s_18s_19_4_1_U87_n_15,mac_muladd_9s_9s_18s_19_4_1_U87_n_16,mac_muladd_9s_9s_18s_19_4_1_U87_n_17,mac_muladd_9s_9s_18s_19_4_1_U87_n_18,mac_muladd_9s_9s_18s_19_4_1_U87_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_73_reg_4578));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_57 mac_muladd_9s_9s_18s_19_4_1_U89
       (.E(ap_block_pp0_stage83_11001),
        .Q({ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage86,ap_CS_fsm_pp0_stage85,ap_CS_fsm_pp0_stage84,ap_CS_fsm_pp0_stage83}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U89_n_1,mac_muladd_9s_9s_18s_19_4_1_U89_n_2,mac_muladd_9s_9s_18s_19_4_1_U89_n_3,mac_muladd_9s_9s_18s_19_4_1_U89_n_4,mac_muladd_9s_9s_18s_19_4_1_U89_n_5,mac_muladd_9s_9s_18s_19_4_1_U89_n_6,mac_muladd_9s_9s_18s_19_4_1_U89_n_7,mac_muladd_9s_9s_18s_19_4_1_U89_n_8,mac_muladd_9s_9s_18s_19_4_1_U89_n_9,mac_muladd_9s_9s_18s_19_4_1_U89_n_10,mac_muladd_9s_9s_18s_19_4_1_U89_n_11,mac_muladd_9s_9s_18s_19_4_1_U89_n_12,mac_muladd_9s_9s_18s_19_4_1_U89_n_13,mac_muladd_9s_9s_18s_19_4_1_U89_n_14,mac_muladd_9s_9s_18s_19_4_1_U89_n_15,mac_muladd_9s_9s_18s_19_4_1_U89_n_16,mac_muladd_9s_9s_18s_19_4_1_U89_n_17,mac_muladd_9s_9s_18s_19_4_1_U89_n_18,mac_muladd_9s_9s_18s_19_4_1_U89_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_75_reg_4636));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_58 mac_muladd_9s_9s_18s_19_4_1_U91
       (.E(ap_block_pp0_stage86_11001),
        .Q({ap_CS_fsm_pp0_stage90,ap_CS_fsm_pp0_stage89,ap_CS_fsm_pp0_stage88,ap_CS_fsm_pp0_stage87,ap_CS_fsm_pp0_stage86}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U91_n_1,mac_muladd_9s_9s_18s_19_4_1_U91_n_2,mac_muladd_9s_9s_18s_19_4_1_U91_n_3,mac_muladd_9s_9s_18s_19_4_1_U91_n_4,mac_muladd_9s_9s_18s_19_4_1_U91_n_5,mac_muladd_9s_9s_18s_19_4_1_U91_n_6,mac_muladd_9s_9s_18s_19_4_1_U91_n_7,mac_muladd_9s_9s_18s_19_4_1_U91_n_8,mac_muladd_9s_9s_18s_19_4_1_U91_n_9,mac_muladd_9s_9s_18s_19_4_1_U91_n_10,mac_muladd_9s_9s_18s_19_4_1_U91_n_11,mac_muladd_9s_9s_18s_19_4_1_U91_n_12,mac_muladd_9s_9s_18s_19_4_1_U91_n_13,mac_muladd_9s_9s_18s_19_4_1_U91_n_14,mac_muladd_9s_9s_18s_19_4_1_U91_n_15,mac_muladd_9s_9s_18s_19_4_1_U91_n_16,mac_muladd_9s_9s_18s_19_4_1_U91_n_17,mac_muladd_9s_9s_18s_19_4_1_U91_n_18,mac_muladd_9s_9s_18s_19_4_1_U91_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_78_reg_4694));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_59 mac_muladd_9s_9s_18s_19_4_1_U93
       (.E(ap_block_pp0_stage89_11001),
        .Q({ap_CS_fsm_pp0_stage93,ap_CS_fsm_pp0_stage92,ap_CS_fsm_pp0_stage91,ap_CS_fsm_pp0_stage90,ap_CS_fsm_pp0_stage89}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U93_n_1,mac_muladd_9s_9s_18s_19_4_1_U93_n_2,mac_muladd_9s_9s_18s_19_4_1_U93_n_3,mac_muladd_9s_9s_18s_19_4_1_U93_n_4,mac_muladd_9s_9s_18s_19_4_1_U93_n_5,mac_muladd_9s_9s_18s_19_4_1_U93_n_6,mac_muladd_9s_9s_18s_19_4_1_U93_n_7,mac_muladd_9s_9s_18s_19_4_1_U93_n_8,mac_muladd_9s_9s_18s_19_4_1_U93_n_9,mac_muladd_9s_9s_18s_19_4_1_U93_n_10,mac_muladd_9s_9s_18s_19_4_1_U93_n_11,mac_muladd_9s_9s_18s_19_4_1_U93_n_12,mac_muladd_9s_9s_18s_19_4_1_U93_n_13,mac_muladd_9s_9s_18s_19_4_1_U93_n_14,mac_muladd_9s_9s_18s_19_4_1_U93_n_15,mac_muladd_9s_9s_18s_19_4_1_U93_n_16,mac_muladd_9s_9s_18s_19_4_1_U93_n_17,mac_muladd_9s_9s_18s_19_4_1_U93_n_18,mac_muladd_9s_9s_18s_19_4_1_U93_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_80_reg_4747));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_60 mac_muladd_9s_9s_18s_19_4_1_U95
       (.E(ap_block_pp0_stage92_11001),
        .Q({ap_CS_fsm_pp0_stage96,ap_CS_fsm_pp0_stage95,ap_CS_fsm_pp0_stage94,ap_CS_fsm_pp0_stage93,ap_CS_fsm_pp0_stage92}),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U95_n_1,mac_muladd_9s_9s_18s_19_4_1_U95_n_2,mac_muladd_9s_9s_18s_19_4_1_U95_n_3,mac_muladd_9s_9s_18s_19_4_1_U95_n_4,mac_muladd_9s_9s_18s_19_4_1_U95_n_5,mac_muladd_9s_9s_18s_19_4_1_U95_n_6,mac_muladd_9s_9s_18s_19_4_1_U95_n_7,mac_muladd_9s_9s_18s_19_4_1_U95_n_8,mac_muladd_9s_9s_18s_19_4_1_U95_n_9,mac_muladd_9s_9s_18s_19_4_1_U95_n_10,mac_muladd_9s_9s_18s_19_4_1_U95_n_11,mac_muladd_9s_9s_18s_19_4_1_U95_n_12,mac_muladd_9s_9s_18s_19_4_1_U95_n_13,mac_muladd_9s_9s_18s_19_4_1_U95_n_14,mac_muladd_9s_9s_18s_19_4_1_U95_n_15,mac_muladd_9s_9s_18s_19_4_1_U95_n_16,mac_muladd_9s_9s_18s_19_4_1_U95_n_17,mac_muladd_9s_9s_18s_19_4_1_U95_n_18,mac_muladd_9s_9s_18s_19_4_1_U95_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_84_reg_4805));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_61 mac_muladd_9s_9s_18s_19_4_1_U97
       (.E(ap_block_pp0_stage95_11001),
        .Q({ap_CS_fsm_pp0_stage99,ap_CS_fsm_pp0_stage98,ap_CS_fsm_pp0_stage97,ap_CS_fsm_pp0_stage96,ap_CS_fsm_pp0_stage95}),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0] (mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .\p_reg_reg[18] ({mac_muladd_9s_9s_18s_19_4_1_U97_n_1,mac_muladd_9s_9s_18s_19_4_1_U97_n_2,mac_muladd_9s_9s_18s_19_4_1_U97_n_3,mac_muladd_9s_9s_18s_19_4_1_U97_n_4,mac_muladd_9s_9s_18s_19_4_1_U97_n_5,mac_muladd_9s_9s_18s_19_4_1_U97_n_6,mac_muladd_9s_9s_18s_19_4_1_U97_n_7,mac_muladd_9s_9s_18s_19_4_1_U97_n_8,mac_muladd_9s_9s_18s_19_4_1_U97_n_9,mac_muladd_9s_9s_18s_19_4_1_U97_n_10,mac_muladd_9s_9s_18s_19_4_1_U97_n_11,mac_muladd_9s_9s_18s_19_4_1_U97_n_12,mac_muladd_9s_9s_18s_19_4_1_U97_n_13,mac_muladd_9s_9s_18s_19_4_1_U97_n_14,mac_muladd_9s_9s_18s_19_4_1_U97_n_15,mac_muladd_9s_9s_18s_19_4_1_U97_n_16,mac_muladd_9s_9s_18s_19_4_1_U97_n_17,mac_muladd_9s_9s_18s_19_4_1_U97_n_18,mac_muladd_9s_9s_18s_19_4_1_U97_n_19}),
        .\p_reg_reg[18]_0 (add_ln28_86_reg_4868));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mul_32ns_34ns_55_5_1 mul_32ns_34ns_55_5_1_U1
       (.CO(mul_32ns_34ns_55_5_1_U1_n_20),
        .D(rsum_fu_2572_p2[19:17]),
        .Q(rsum_reg_4998),
        .ap_block_pp0_stage10_11001(ap_block_pp0_stage10_11001),
        .ap_clk(ap_clk),
        .buff0_reg_0({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10}),
        .buff0_reg_1(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .buff2_reg_0(buff2_reg__0),
        .\rsum_reg_4998_reg[19] (add_ln28_97_reg_4993[19:0]),
        .\rsum_reg_4998_reg[19]_0 (add_ln28_48_reg_4140[19:0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_14_reg_3254_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_14_reg_3254_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_14_reg_3254_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_14_reg_3254_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_14_reg_3254_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage11_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage11_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_366_ce),
        .CEP(ap_block_pp0_stage13_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_14_reg_3254_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_14_reg_3254_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_14_reg_3254_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_14_reg_3254_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_14_reg_3254_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_14_reg_3254_reg_n_106,mul_ln28_14_reg_3254_reg_n_107,mul_ln28_14_reg_3254_reg_n_108,mul_ln28_14_reg_3254_reg_n_109,mul_ln28_14_reg_3254_reg_n_110,mul_ln28_14_reg_3254_reg_n_111,mul_ln28_14_reg_3254_reg_n_112,mul_ln28_14_reg_3254_reg_n_113,mul_ln28_14_reg_3254_reg_n_114,mul_ln28_14_reg_3254_reg_n_115,mul_ln28_14_reg_3254_reg_n_116,mul_ln28_14_reg_3254_reg_n_117,mul_ln28_14_reg_3254_reg_n_118,mul_ln28_14_reg_3254_reg_n_119,mul_ln28_14_reg_3254_reg_n_120,mul_ln28_14_reg_3254_reg_n_121,mul_ln28_14_reg_3254_reg_n_122,mul_ln28_14_reg_3254_reg_n_123,mul_ln28_14_reg_3254_reg_n_124,mul_ln28_14_reg_3254_reg_n_125,mul_ln28_14_reg_3254_reg_n_126,mul_ln28_14_reg_3254_reg_n_127,mul_ln28_14_reg_3254_reg_n_128,mul_ln28_14_reg_3254_reg_n_129,mul_ln28_14_reg_3254_reg_n_130,mul_ln28_14_reg_3254_reg_n_131,mul_ln28_14_reg_3254_reg_n_132,mul_ln28_14_reg_3254_reg_n_133,mul_ln28_14_reg_3254_reg_n_134,mul_ln28_14_reg_3254_reg_n_135,mul_ln28_14_reg_3254_reg_n_136,mul_ln28_14_reg_3254_reg_n_137,mul_ln28_14_reg_3254_reg_n_138,mul_ln28_14_reg_3254_reg_n_139,mul_ln28_14_reg_3254_reg_n_140,mul_ln28_14_reg_3254_reg_n_141,mul_ln28_14_reg_3254_reg_n_142,mul_ln28_14_reg_3254_reg_n_143,mul_ln28_14_reg_3254_reg_n_144,mul_ln28_14_reg_3254_reg_n_145,mul_ln28_14_reg_3254_reg_n_146,mul_ln28_14_reg_3254_reg_n_147,mul_ln28_14_reg_3254_reg_n_148,mul_ln28_14_reg_3254_reg_n_149,mul_ln28_14_reg_3254_reg_n_150,mul_ln28_14_reg_3254_reg_n_151,mul_ln28_14_reg_3254_reg_n_152,mul_ln28_14_reg_3254_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_14_reg_3254_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_14_reg_3254_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_366_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_15_reg_3518_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_15_reg_3518_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_15_reg_3518_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_15_reg_3518_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_15_reg_3518_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage24_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage24_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_682_ce),
        .CEP(ap_block_pp0_stage26_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_15_reg_3518_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_15_reg_3518_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_15_reg_3518_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_15_reg_3518_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_15_reg_3518_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_15_reg_3518_reg_n_106,mul_ln28_15_reg_3518_reg_n_107,mul_ln28_15_reg_3518_reg_n_108,mul_ln28_15_reg_3518_reg_n_109,mul_ln28_15_reg_3518_reg_n_110,mul_ln28_15_reg_3518_reg_n_111,mul_ln28_15_reg_3518_reg_n_112,mul_ln28_15_reg_3518_reg_n_113,mul_ln28_15_reg_3518_reg_n_114,mul_ln28_15_reg_3518_reg_n_115,mul_ln28_15_reg_3518_reg_n_116,mul_ln28_15_reg_3518_reg_n_117,mul_ln28_15_reg_3518_reg_n_118,mul_ln28_15_reg_3518_reg_n_119,mul_ln28_15_reg_3518_reg_n_120,mul_ln28_15_reg_3518_reg_n_121,mul_ln28_15_reg_3518_reg_n_122,mul_ln28_15_reg_3518_reg_n_123,mul_ln28_15_reg_3518_reg_n_124,mul_ln28_15_reg_3518_reg_n_125,mul_ln28_15_reg_3518_reg_n_126,mul_ln28_15_reg_3518_reg_n_127,mul_ln28_15_reg_3518_reg_n_128,mul_ln28_15_reg_3518_reg_n_129,mul_ln28_15_reg_3518_reg_n_130,mul_ln28_15_reg_3518_reg_n_131,mul_ln28_15_reg_3518_reg_n_132,mul_ln28_15_reg_3518_reg_n_133,mul_ln28_15_reg_3518_reg_n_134,mul_ln28_15_reg_3518_reg_n_135,mul_ln28_15_reg_3518_reg_n_136,mul_ln28_15_reg_3518_reg_n_137,mul_ln28_15_reg_3518_reg_n_138,mul_ln28_15_reg_3518_reg_n_139,mul_ln28_15_reg_3518_reg_n_140,mul_ln28_15_reg_3518_reg_n_141,mul_ln28_15_reg_3518_reg_n_142,mul_ln28_15_reg_3518_reg_n_143,mul_ln28_15_reg_3518_reg_n_144,mul_ln28_15_reg_3518_reg_n_145,mul_ln28_15_reg_3518_reg_n_146,mul_ln28_15_reg_3518_reg_n_147,mul_ln28_15_reg_3518_reg_n_148,mul_ln28_15_reg_3518_reg_n_149,mul_ln28_15_reg_3518_reg_n_150,mul_ln28_15_reg_3518_reg_n_151,mul_ln28_15_reg_3518_reg_n_152,mul_ln28_15_reg_3518_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_15_reg_3518_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_15_reg_3518_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_682_ce));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_15_reg_3518_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage26),
        .O(ap_block_pp0_stage26_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_16_reg_4430_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_16_reg_4430_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_16_reg_4430_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_16_reg_4430_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_16_reg_4430_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage72_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage72_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_16_in),
        .CEP(ap_block_pp0_stage74_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_16_reg_4430_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_16_reg_4430_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_16_reg_4430_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_16_reg_4430_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_16_reg_4430_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_16_reg_4430_reg_n_106,mul_ln28_16_reg_4430_reg_n_107,mul_ln28_16_reg_4430_reg_n_108,mul_ln28_16_reg_4430_reg_n_109,mul_ln28_16_reg_4430_reg_n_110,mul_ln28_16_reg_4430_reg_n_111,mul_ln28_16_reg_4430_reg_n_112,mul_ln28_16_reg_4430_reg_n_113,mul_ln28_16_reg_4430_reg_n_114,mul_ln28_16_reg_4430_reg_n_115,mul_ln28_16_reg_4430_reg_n_116,mul_ln28_16_reg_4430_reg_n_117,mul_ln28_16_reg_4430_reg_n_118,mul_ln28_16_reg_4430_reg_n_119,mul_ln28_16_reg_4430_reg_n_120,mul_ln28_16_reg_4430_reg_n_121,mul_ln28_16_reg_4430_reg_n_122,mul_ln28_16_reg_4430_reg_n_123,mul_ln28_16_reg_4430_reg_n_124,mul_ln28_16_reg_4430_reg_n_125,mul_ln28_16_reg_4430_reg_n_126,mul_ln28_16_reg_4430_reg_n_127,mul_ln28_16_reg_4430_reg_n_128,mul_ln28_16_reg_4430_reg_n_129,mul_ln28_16_reg_4430_reg_n_130,mul_ln28_16_reg_4430_reg_n_131,mul_ln28_16_reg_4430_reg_n_132,mul_ln28_16_reg_4430_reg_n_133,mul_ln28_16_reg_4430_reg_n_134,mul_ln28_16_reg_4430_reg_n_135,mul_ln28_16_reg_4430_reg_n_136,mul_ln28_16_reg_4430_reg_n_137,mul_ln28_16_reg_4430_reg_n_138,mul_ln28_16_reg_4430_reg_n_139,mul_ln28_16_reg_4430_reg_n_140,mul_ln28_16_reg_4430_reg_n_141,mul_ln28_16_reg_4430_reg_n_142,mul_ln28_16_reg_4430_reg_n_143,mul_ln28_16_reg_4430_reg_n_144,mul_ln28_16_reg_4430_reg_n_145,mul_ln28_16_reg_4430_reg_n_146,mul_ln28_16_reg_4430_reg_n_147,mul_ln28_16_reg_4430_reg_n_148,mul_ln28_16_reg_4430_reg_n_149,mul_ln28_16_reg_4430_reg_n_150,mul_ln28_16_reg_4430_reg_n_151,mul_ln28_16_reg_4430_reg_n_152,mul_ln28_16_reg_4430_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_16_reg_4430_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_16_reg_4430_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage74),
        .I1(ap_CS_fsm_pp0_stage73),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_16_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_20_reg_4684_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_20_reg_4684_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_20_reg_4684_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_20_reg_4684_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_20_reg_4684_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage86_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage86_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2166_ce),
        .CEP(ap_block_pp0_stage88_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_20_reg_4684_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_20_reg_4684_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_20_reg_4684_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_20_reg_4684_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_20_reg_4684_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_20_reg_4684_reg_n_106,mul_ln28_20_reg_4684_reg_n_107,mul_ln28_20_reg_4684_reg_n_108,mul_ln28_20_reg_4684_reg_n_109,mul_ln28_20_reg_4684_reg_n_110,mul_ln28_20_reg_4684_reg_n_111,mul_ln28_20_reg_4684_reg_n_112,mul_ln28_20_reg_4684_reg_n_113,mul_ln28_20_reg_4684_reg_n_114,mul_ln28_20_reg_4684_reg_n_115,mul_ln28_20_reg_4684_reg_n_116,mul_ln28_20_reg_4684_reg_n_117,mul_ln28_20_reg_4684_reg_n_118,mul_ln28_20_reg_4684_reg_n_119,mul_ln28_20_reg_4684_reg_n_120,mul_ln28_20_reg_4684_reg_n_121,mul_ln28_20_reg_4684_reg_n_122,mul_ln28_20_reg_4684_reg_n_123,mul_ln28_20_reg_4684_reg_n_124,mul_ln28_20_reg_4684_reg_n_125,mul_ln28_20_reg_4684_reg_n_126,mul_ln28_20_reg_4684_reg_n_127,mul_ln28_20_reg_4684_reg_n_128,mul_ln28_20_reg_4684_reg_n_129,mul_ln28_20_reg_4684_reg_n_130,mul_ln28_20_reg_4684_reg_n_131,mul_ln28_20_reg_4684_reg_n_132,mul_ln28_20_reg_4684_reg_n_133,mul_ln28_20_reg_4684_reg_n_134,mul_ln28_20_reg_4684_reg_n_135,mul_ln28_20_reg_4684_reg_n_136,mul_ln28_20_reg_4684_reg_n_137,mul_ln28_20_reg_4684_reg_n_138,mul_ln28_20_reg_4684_reg_n_139,mul_ln28_20_reg_4684_reg_n_140,mul_ln28_20_reg_4684_reg_n_141,mul_ln28_20_reg_4684_reg_n_142,mul_ln28_20_reg_4684_reg_n_143,mul_ln28_20_reg_4684_reg_n_144,mul_ln28_20_reg_4684_reg_n_145,mul_ln28_20_reg_4684_reg_n_146,mul_ln28_20_reg_4684_reg_n_147,mul_ln28_20_reg_4684_reg_n_148,mul_ln28_20_reg_4684_reg_n_149,mul_ln28_20_reg_4684_reg_n_150,mul_ln28_20_reg_4684_reg_n_151,mul_ln28_20_reg_4684_reg_n_152,mul_ln28_20_reg_4684_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_20_reg_4684_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_20_reg_4684_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage88),
        .I1(ap_CS_fsm_pp0_stage87),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_2166_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_22_reg_3433_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_22_reg_3433_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_22_reg_3433_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_22_reg_3433_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_22_reg_3433_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage20_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage20_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_37_in),
        .CEP(ap_block_pp0_stage22_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_22_reg_3433_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_22_reg_3433_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_22_reg_3433_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_22_reg_3433_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_22_reg_3433_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_22_reg_3433_reg_n_106,mul_ln28_22_reg_3433_reg_n_107,mul_ln28_22_reg_3433_reg_n_108,mul_ln28_22_reg_3433_reg_n_109,mul_ln28_22_reg_3433_reg_n_110,mul_ln28_22_reg_3433_reg_n_111,mul_ln28_22_reg_3433_reg_n_112,mul_ln28_22_reg_3433_reg_n_113,mul_ln28_22_reg_3433_reg_n_114,mul_ln28_22_reg_3433_reg_n_115,mul_ln28_22_reg_3433_reg_n_116,mul_ln28_22_reg_3433_reg_n_117,mul_ln28_22_reg_3433_reg_n_118,mul_ln28_22_reg_3433_reg_n_119,mul_ln28_22_reg_3433_reg_n_120,mul_ln28_22_reg_3433_reg_n_121,mul_ln28_22_reg_3433_reg_n_122,mul_ln28_22_reg_3433_reg_n_123,mul_ln28_22_reg_3433_reg_n_124,mul_ln28_22_reg_3433_reg_n_125,mul_ln28_22_reg_3433_reg_n_126,mul_ln28_22_reg_3433_reg_n_127,mul_ln28_22_reg_3433_reg_n_128,mul_ln28_22_reg_3433_reg_n_129,mul_ln28_22_reg_3433_reg_n_130,mul_ln28_22_reg_3433_reg_n_131,mul_ln28_22_reg_3433_reg_n_132,mul_ln28_22_reg_3433_reg_n_133,mul_ln28_22_reg_3433_reg_n_134,mul_ln28_22_reg_3433_reg_n_135,mul_ln28_22_reg_3433_reg_n_136,mul_ln28_22_reg_3433_reg_n_137,mul_ln28_22_reg_3433_reg_n_138,mul_ln28_22_reg_3433_reg_n_139,mul_ln28_22_reg_3433_reg_n_140,mul_ln28_22_reg_3433_reg_n_141,mul_ln28_22_reg_3433_reg_n_142,mul_ln28_22_reg_3433_reg_n_143,mul_ln28_22_reg_3433_reg_n_144,mul_ln28_22_reg_3433_reg_n_145,mul_ln28_22_reg_3433_reg_n_146,mul_ln28_22_reg_3433_reg_n_147,mul_ln28_22_reg_3433_reg_n_148,mul_ln28_22_reg_3433_reg_n_149,mul_ln28_22_reg_3433_reg_n_150,mul_ln28_22_reg_3433_reg_n_151,mul_ln28_22_reg_3433_reg_n_152,mul_ln28_22_reg_3433_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_22_reg_3433_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_22_reg_3433_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_CS_fsm_pp0_stage21),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_37_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_22_reg_3433_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage22),
        .O(ap_block_pp0_stage22_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_24_reg_3560_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_24_reg_3560_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_24_reg_3560_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_24_reg_3560_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_24_reg_3560_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage27_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage27_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_35_in),
        .CEP(ap_block_pp0_stage29_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_24_reg_3560_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_24_reg_3560_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_24_reg_3560_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_24_reg_3560_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_24_reg_3560_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_24_reg_3560_reg_n_106,mul_ln28_24_reg_3560_reg_n_107,mul_ln28_24_reg_3560_reg_n_108,mul_ln28_24_reg_3560_reg_n_109,mul_ln28_24_reg_3560_reg_n_110,mul_ln28_24_reg_3560_reg_n_111,mul_ln28_24_reg_3560_reg_n_112,mul_ln28_24_reg_3560_reg_n_113,mul_ln28_24_reg_3560_reg_n_114,mul_ln28_24_reg_3560_reg_n_115,mul_ln28_24_reg_3560_reg_n_116,mul_ln28_24_reg_3560_reg_n_117,mul_ln28_24_reg_3560_reg_n_118,mul_ln28_24_reg_3560_reg_n_119,mul_ln28_24_reg_3560_reg_n_120,mul_ln28_24_reg_3560_reg_n_121,mul_ln28_24_reg_3560_reg_n_122,mul_ln28_24_reg_3560_reg_n_123,mul_ln28_24_reg_3560_reg_n_124,mul_ln28_24_reg_3560_reg_n_125,mul_ln28_24_reg_3560_reg_n_126,mul_ln28_24_reg_3560_reg_n_127,mul_ln28_24_reg_3560_reg_n_128,mul_ln28_24_reg_3560_reg_n_129,mul_ln28_24_reg_3560_reg_n_130,mul_ln28_24_reg_3560_reg_n_131,mul_ln28_24_reg_3560_reg_n_132,mul_ln28_24_reg_3560_reg_n_133,mul_ln28_24_reg_3560_reg_n_134,mul_ln28_24_reg_3560_reg_n_135,mul_ln28_24_reg_3560_reg_n_136,mul_ln28_24_reg_3560_reg_n_137,mul_ln28_24_reg_3560_reg_n_138,mul_ln28_24_reg_3560_reg_n_139,mul_ln28_24_reg_3560_reg_n_140,mul_ln28_24_reg_3560_reg_n_141,mul_ln28_24_reg_3560_reg_n_142,mul_ln28_24_reg_3560_reg_n_143,mul_ln28_24_reg_3560_reg_n_144,mul_ln28_24_reg_3560_reg_n_145,mul_ln28_24_reg_3560_reg_n_146,mul_ln28_24_reg_3560_reg_n_147,mul_ln28_24_reg_3560_reg_n_148,mul_ln28_24_reg_3560_reg_n_149,mul_ln28_24_reg_3560_reg_n_150,mul_ln28_24_reg_3560_reg_n_151,mul_ln28_24_reg_3560_reg_n_152,mul_ln28_24_reg_3560_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_24_reg_3560_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_24_reg_3560_reg_i_1
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage27),
        .O(ap_block_pp0_stage27_11001));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_24_reg_3560_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage28),
        .I1(ap_CS_fsm_pp0_stage29),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_35_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_24_reg_3560_reg_i_3
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage29),
        .O(ap_block_pp0_stage29_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_27_reg_4088_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_27_reg_4088_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_27_reg_4088_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_27_reg_4088_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_27_reg_4088_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage55_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage55_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1402_ce),
        .CEP(ap_block_pp0_stage57_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_27_reg_4088_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_27_reg_4088_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_27_reg_4088_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_27_reg_4088_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_27_reg_4088_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_27_reg_4088_reg_n_106,mul_ln28_27_reg_4088_reg_n_107,mul_ln28_27_reg_4088_reg_n_108,mul_ln28_27_reg_4088_reg_n_109,mul_ln28_27_reg_4088_reg_n_110,mul_ln28_27_reg_4088_reg_n_111,mul_ln28_27_reg_4088_reg_n_112,mul_ln28_27_reg_4088_reg_n_113,mul_ln28_27_reg_4088_reg_n_114,mul_ln28_27_reg_4088_reg_n_115,mul_ln28_27_reg_4088_reg_n_116,mul_ln28_27_reg_4088_reg_n_117,mul_ln28_27_reg_4088_reg_n_118,mul_ln28_27_reg_4088_reg_n_119,mul_ln28_27_reg_4088_reg_n_120,mul_ln28_27_reg_4088_reg_n_121,mul_ln28_27_reg_4088_reg_n_122,mul_ln28_27_reg_4088_reg_n_123,mul_ln28_27_reg_4088_reg_n_124,mul_ln28_27_reg_4088_reg_n_125,mul_ln28_27_reg_4088_reg_n_126,mul_ln28_27_reg_4088_reg_n_127,mul_ln28_27_reg_4088_reg_n_128,mul_ln28_27_reg_4088_reg_n_129,mul_ln28_27_reg_4088_reg_n_130,mul_ln28_27_reg_4088_reg_n_131,mul_ln28_27_reg_4088_reg_n_132,mul_ln28_27_reg_4088_reg_n_133,mul_ln28_27_reg_4088_reg_n_134,mul_ln28_27_reg_4088_reg_n_135,mul_ln28_27_reg_4088_reg_n_136,mul_ln28_27_reg_4088_reg_n_137,mul_ln28_27_reg_4088_reg_n_138,mul_ln28_27_reg_4088_reg_n_139,mul_ln28_27_reg_4088_reg_n_140,mul_ln28_27_reg_4088_reg_n_141,mul_ln28_27_reg_4088_reg_n_142,mul_ln28_27_reg_4088_reg_n_143,mul_ln28_27_reg_4088_reg_n_144,mul_ln28_27_reg_4088_reg_n_145,mul_ln28_27_reg_4088_reg_n_146,mul_ln28_27_reg_4088_reg_n_147,mul_ln28_27_reg_4088_reg_n_148,mul_ln28_27_reg_4088_reg_n_149,mul_ln28_27_reg_4088_reg_n_150,mul_ln28_27_reg_4088_reg_n_151,mul_ln28_27_reg_4088_reg_n_152,mul_ln28_27_reg_4088_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_27_reg_4088_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_27_reg_4088_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage57),
        .I1(ap_CS_fsm_pp0_stage56),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_1402_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_2_reg_4948_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_2_reg_4948_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_2_reg_4948_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_2_reg_4948_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_2_reg_4948_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_4_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2482_ce),
        .CEP(ap_block_pp0_stage1_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_2_reg_4948_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_2_reg_4948_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_2_reg_4948_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_2_reg_4948_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_2_reg_4948_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_2_reg_4948_reg_n_106,mul_ln28_2_reg_4948_reg_n_107,mul_ln28_2_reg_4948_reg_n_108,mul_ln28_2_reg_4948_reg_n_109,mul_ln28_2_reg_4948_reg_n_110,mul_ln28_2_reg_4948_reg_n_111,mul_ln28_2_reg_4948_reg_n_112,mul_ln28_2_reg_4948_reg_n_113,mul_ln28_2_reg_4948_reg_n_114,mul_ln28_2_reg_4948_reg_n_115,mul_ln28_2_reg_4948_reg_n_116,mul_ln28_2_reg_4948_reg_n_117,mul_ln28_2_reg_4948_reg_n_118,mul_ln28_2_reg_4948_reg_n_119,mul_ln28_2_reg_4948_reg_n_120,mul_ln28_2_reg_4948_reg_n_121,mul_ln28_2_reg_4948_reg_n_122,mul_ln28_2_reg_4948_reg_n_123,mul_ln28_2_reg_4948_reg_n_124,mul_ln28_2_reg_4948_reg_n_125,mul_ln28_2_reg_4948_reg_n_126,mul_ln28_2_reg_4948_reg_n_127,mul_ln28_2_reg_4948_reg_n_128,mul_ln28_2_reg_4948_reg_n_129,mul_ln28_2_reg_4948_reg_n_130,mul_ln28_2_reg_4948_reg_n_131,mul_ln28_2_reg_4948_reg_n_132,mul_ln28_2_reg_4948_reg_n_133,mul_ln28_2_reg_4948_reg_n_134,mul_ln28_2_reg_4948_reg_n_135,mul_ln28_2_reg_4948_reg_n_136,mul_ln28_2_reg_4948_reg_n_137,mul_ln28_2_reg_4948_reg_n_138,mul_ln28_2_reg_4948_reg_n_139,mul_ln28_2_reg_4948_reg_n_140,mul_ln28_2_reg_4948_reg_n_141,mul_ln28_2_reg_4948_reg_n_142,mul_ln28_2_reg_4948_reg_n_143,mul_ln28_2_reg_4948_reg_n_144,mul_ln28_2_reg_4948_reg_n_145,mul_ln28_2_reg_4948_reg_n_146,mul_ln28_2_reg_4948_reg_n_147,mul_ln28_2_reg_4948_reg_n_148,mul_ln28_2_reg_4948_reg_n_149,mul_ln28_2_reg_4948_reg_n_150,mul_ln28_2_reg_4948_reg_n_151,mul_ln28_2_reg_4948_reg_n_152,mul_ln28_2_reg_4948_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_2_reg_4948_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_31_reg_3908_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_31_reg_3908_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_31_reg_3908_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_31_reg_3908_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_31_reg_3908_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage45_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage45_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_28_in),
        .CEP(ap_block_pp0_stage47_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_31_reg_3908_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_31_reg_3908_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_31_reg_3908_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_31_reg_3908_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_31_reg_3908_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_31_reg_3908_reg_n_106,mul_ln28_31_reg_3908_reg_n_107,mul_ln28_31_reg_3908_reg_n_108,mul_ln28_31_reg_3908_reg_n_109,mul_ln28_31_reg_3908_reg_n_110,mul_ln28_31_reg_3908_reg_n_111,mul_ln28_31_reg_3908_reg_n_112,mul_ln28_31_reg_3908_reg_n_113,mul_ln28_31_reg_3908_reg_n_114,mul_ln28_31_reg_3908_reg_n_115,mul_ln28_31_reg_3908_reg_n_116,mul_ln28_31_reg_3908_reg_n_117,mul_ln28_31_reg_3908_reg_n_118,mul_ln28_31_reg_3908_reg_n_119,mul_ln28_31_reg_3908_reg_n_120,mul_ln28_31_reg_3908_reg_n_121,mul_ln28_31_reg_3908_reg_n_122,mul_ln28_31_reg_3908_reg_n_123,mul_ln28_31_reg_3908_reg_n_124,mul_ln28_31_reg_3908_reg_n_125,mul_ln28_31_reg_3908_reg_n_126,mul_ln28_31_reg_3908_reg_n_127,mul_ln28_31_reg_3908_reg_n_128,mul_ln28_31_reg_3908_reg_n_129,mul_ln28_31_reg_3908_reg_n_130,mul_ln28_31_reg_3908_reg_n_131,mul_ln28_31_reg_3908_reg_n_132,mul_ln28_31_reg_3908_reg_n_133,mul_ln28_31_reg_3908_reg_n_134,mul_ln28_31_reg_3908_reg_n_135,mul_ln28_31_reg_3908_reg_n_136,mul_ln28_31_reg_3908_reg_n_137,mul_ln28_31_reg_3908_reg_n_138,mul_ln28_31_reg_3908_reg_n_139,mul_ln28_31_reg_3908_reg_n_140,mul_ln28_31_reg_3908_reg_n_141,mul_ln28_31_reg_3908_reg_n_142,mul_ln28_31_reg_3908_reg_n_143,mul_ln28_31_reg_3908_reg_n_144,mul_ln28_31_reg_3908_reg_n_145,mul_ln28_31_reg_3908_reg_n_146,mul_ln28_31_reg_3908_reg_n_147,mul_ln28_31_reg_3908_reg_n_148,mul_ln28_31_reg_3908_reg_n_149,mul_ln28_31_reg_3908_reg_n_150,mul_ln28_31_reg_3908_reg_n_151,mul_ln28_31_reg_3908_reg_n_152,mul_ln28_31_reg_3908_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_31_reg_3908_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_31_reg_3908_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_28_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_31_reg_3908_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage47),
        .O(ap_block_pp0_stage47_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_35_reg_4863_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_35_reg_4863_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_35_reg_4863_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_35_reg_4863_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_35_reg_4863_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage95_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage95_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_35_reg_4863_reg_i_1_n_0),
        .CEP(ap_block_pp0_stage97_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_35_reg_4863_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_35_reg_4863_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_35_reg_4863_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_35_reg_4863_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_35_reg_4863_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_35_reg_4863_reg_n_106,mul_ln28_35_reg_4863_reg_n_107,mul_ln28_35_reg_4863_reg_n_108,mul_ln28_35_reg_4863_reg_n_109,mul_ln28_35_reg_4863_reg_n_110,mul_ln28_35_reg_4863_reg_n_111,mul_ln28_35_reg_4863_reg_n_112,mul_ln28_35_reg_4863_reg_n_113,mul_ln28_35_reg_4863_reg_n_114,mul_ln28_35_reg_4863_reg_n_115,mul_ln28_35_reg_4863_reg_n_116,mul_ln28_35_reg_4863_reg_n_117,mul_ln28_35_reg_4863_reg_n_118,mul_ln28_35_reg_4863_reg_n_119,mul_ln28_35_reg_4863_reg_n_120,mul_ln28_35_reg_4863_reg_n_121,mul_ln28_35_reg_4863_reg_n_122,mul_ln28_35_reg_4863_reg_n_123,mul_ln28_35_reg_4863_reg_n_124,mul_ln28_35_reg_4863_reg_n_125,mul_ln28_35_reg_4863_reg_n_126,mul_ln28_35_reg_4863_reg_n_127,mul_ln28_35_reg_4863_reg_n_128,mul_ln28_35_reg_4863_reg_n_129,mul_ln28_35_reg_4863_reg_n_130,mul_ln28_35_reg_4863_reg_n_131,mul_ln28_35_reg_4863_reg_n_132,mul_ln28_35_reg_4863_reg_n_133,mul_ln28_35_reg_4863_reg_n_134,mul_ln28_35_reg_4863_reg_n_135,mul_ln28_35_reg_4863_reg_n_136,mul_ln28_35_reg_4863_reg_n_137,mul_ln28_35_reg_4863_reg_n_138,mul_ln28_35_reg_4863_reg_n_139,mul_ln28_35_reg_4863_reg_n_140,mul_ln28_35_reg_4863_reg_n_141,mul_ln28_35_reg_4863_reg_n_142,mul_ln28_35_reg_4863_reg_n_143,mul_ln28_35_reg_4863_reg_n_144,mul_ln28_35_reg_4863_reg_n_145,mul_ln28_35_reg_4863_reg_n_146,mul_ln28_35_reg_4863_reg_n_147,mul_ln28_35_reg_4863_reg_n_148,mul_ln28_35_reg_4863_reg_n_149,mul_ln28_35_reg_4863_reg_n_150,mul_ln28_35_reg_4863_reg_n_151,mul_ln28_35_reg_4863_reg_n_152,mul_ln28_35_reg_4863_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_35_reg_4863_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_35_reg_4863_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage97),
        .I1(ap_CS_fsm_pp0_stage96),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(mul_ln28_35_reg_4863_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_35_reg_4863_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage97),
        .O(ap_block_pp0_stage97_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_43_reg_4267_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_43_reg_4267_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_43_reg_4267_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_43_reg_4267_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_43_reg_4267_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage64_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage64_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_22_in),
        .CEP(ap_block_pp0_stage66_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_43_reg_4267_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_43_reg_4267_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_43_reg_4267_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_43_reg_4267_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_43_reg_4267_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_43_reg_4267_reg_n_106,mul_ln28_43_reg_4267_reg_n_107,mul_ln28_43_reg_4267_reg_n_108,mul_ln28_43_reg_4267_reg_n_109,mul_ln28_43_reg_4267_reg_n_110,mul_ln28_43_reg_4267_reg_n_111,mul_ln28_43_reg_4267_reg_n_112,mul_ln28_43_reg_4267_reg_n_113,mul_ln28_43_reg_4267_reg_n_114,mul_ln28_43_reg_4267_reg_n_115,mul_ln28_43_reg_4267_reg_n_116,mul_ln28_43_reg_4267_reg_n_117,mul_ln28_43_reg_4267_reg_n_118,mul_ln28_43_reg_4267_reg_n_119,mul_ln28_43_reg_4267_reg_n_120,mul_ln28_43_reg_4267_reg_n_121,mul_ln28_43_reg_4267_reg_n_122,mul_ln28_43_reg_4267_reg_n_123,mul_ln28_43_reg_4267_reg_n_124,mul_ln28_43_reg_4267_reg_n_125,mul_ln28_43_reg_4267_reg_n_126,mul_ln28_43_reg_4267_reg_n_127,mul_ln28_43_reg_4267_reg_n_128,mul_ln28_43_reg_4267_reg_n_129,mul_ln28_43_reg_4267_reg_n_130,mul_ln28_43_reg_4267_reg_n_131,mul_ln28_43_reg_4267_reg_n_132,mul_ln28_43_reg_4267_reg_n_133,mul_ln28_43_reg_4267_reg_n_134,mul_ln28_43_reg_4267_reg_n_135,mul_ln28_43_reg_4267_reg_n_136,mul_ln28_43_reg_4267_reg_n_137,mul_ln28_43_reg_4267_reg_n_138,mul_ln28_43_reg_4267_reg_n_139,mul_ln28_43_reg_4267_reg_n_140,mul_ln28_43_reg_4267_reg_n_141,mul_ln28_43_reg_4267_reg_n_142,mul_ln28_43_reg_4267_reg_n_143,mul_ln28_43_reg_4267_reg_n_144,mul_ln28_43_reg_4267_reg_n_145,mul_ln28_43_reg_4267_reg_n_146,mul_ln28_43_reg_4267_reg_n_147,mul_ln28_43_reg_4267_reg_n_148,mul_ln28_43_reg_4267_reg_n_149,mul_ln28_43_reg_4267_reg_n_150,mul_ln28_43_reg_4267_reg_n_151,mul_ln28_43_reg_4267_reg_n_152,mul_ln28_43_reg_4267_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_43_reg_4267_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_43_reg_4267_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage66),
        .I1(ap_CS_fsm_pp0_stage65),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_22_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_43_reg_4267_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage66),
        .O(ap_block_pp0_stage66_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_45_reg_4905_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_45_reg_4905_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_45_reg_4905_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_45_reg_4905_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_45_reg_4905_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage97_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage97_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_45_reg_4905_reg_i_1_n_0),
        .CEP(p_4_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_45_reg_4905_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_45_reg_4905_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_45_reg_4905_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_45_reg_4905_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_45_reg_4905_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_45_reg_4905_reg_n_106,mul_ln28_45_reg_4905_reg_n_107,mul_ln28_45_reg_4905_reg_n_108,mul_ln28_45_reg_4905_reg_n_109,mul_ln28_45_reg_4905_reg_n_110,mul_ln28_45_reg_4905_reg_n_111,mul_ln28_45_reg_4905_reg_n_112,mul_ln28_45_reg_4905_reg_n_113,mul_ln28_45_reg_4905_reg_n_114,mul_ln28_45_reg_4905_reg_n_115,mul_ln28_45_reg_4905_reg_n_116,mul_ln28_45_reg_4905_reg_n_117,mul_ln28_45_reg_4905_reg_n_118,mul_ln28_45_reg_4905_reg_n_119,mul_ln28_45_reg_4905_reg_n_120,mul_ln28_45_reg_4905_reg_n_121,mul_ln28_45_reg_4905_reg_n_122,mul_ln28_45_reg_4905_reg_n_123,mul_ln28_45_reg_4905_reg_n_124,mul_ln28_45_reg_4905_reg_n_125,mul_ln28_45_reg_4905_reg_n_126,mul_ln28_45_reg_4905_reg_n_127,mul_ln28_45_reg_4905_reg_n_128,mul_ln28_45_reg_4905_reg_n_129,mul_ln28_45_reg_4905_reg_n_130,mul_ln28_45_reg_4905_reg_n_131,mul_ln28_45_reg_4905_reg_n_132,mul_ln28_45_reg_4905_reg_n_133,mul_ln28_45_reg_4905_reg_n_134,mul_ln28_45_reg_4905_reg_n_135,mul_ln28_45_reg_4905_reg_n_136,mul_ln28_45_reg_4905_reg_n_137,mul_ln28_45_reg_4905_reg_n_138,mul_ln28_45_reg_4905_reg_n_139,mul_ln28_45_reg_4905_reg_n_140,mul_ln28_45_reg_4905_reg_n_141,mul_ln28_45_reg_4905_reg_n_142,mul_ln28_45_reg_4905_reg_n_143,mul_ln28_45_reg_4905_reg_n_144,mul_ln28_45_reg_4905_reg_n_145,mul_ln28_45_reg_4905_reg_n_146,mul_ln28_45_reg_4905_reg_n_147,mul_ln28_45_reg_4905_reg_n_148,mul_ln28_45_reg_4905_reg_n_149,mul_ln28_45_reg_4905_reg_n_150,mul_ln28_45_reg_4905_reg_n_151,mul_ln28_45_reg_4905_reg_n_152,mul_ln28_45_reg_4905_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_45_reg_4905_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_45_reg_4905_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage98),
        .I1(ap_CS_fsm_pp0_stage99),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(mul_ln28_45_reg_4905_reg_i_1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_56_reg_4320_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_56_reg_4320_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_56_reg_4320_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_56_reg_4320_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_56_reg_4320_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage67_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage67_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1702_ce),
        .CEP(ap_block_pp0_stage69_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_56_reg_4320_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_56_reg_4320_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_56_reg_4320_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_56_reg_4320_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_56_reg_4320_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_56_reg_4320_reg_n_106,mul_ln28_56_reg_4320_reg_n_107,mul_ln28_56_reg_4320_reg_n_108,mul_ln28_56_reg_4320_reg_n_109,mul_ln28_56_reg_4320_reg_n_110,mul_ln28_56_reg_4320_reg_n_111,mul_ln28_56_reg_4320_reg_n_112,mul_ln28_56_reg_4320_reg_n_113,mul_ln28_56_reg_4320_reg_n_114,mul_ln28_56_reg_4320_reg_n_115,mul_ln28_56_reg_4320_reg_n_116,mul_ln28_56_reg_4320_reg_n_117,mul_ln28_56_reg_4320_reg_n_118,mul_ln28_56_reg_4320_reg_n_119,mul_ln28_56_reg_4320_reg_n_120,mul_ln28_56_reg_4320_reg_n_121,mul_ln28_56_reg_4320_reg_n_122,mul_ln28_56_reg_4320_reg_n_123,mul_ln28_56_reg_4320_reg_n_124,mul_ln28_56_reg_4320_reg_n_125,mul_ln28_56_reg_4320_reg_n_126,mul_ln28_56_reg_4320_reg_n_127,mul_ln28_56_reg_4320_reg_n_128,mul_ln28_56_reg_4320_reg_n_129,mul_ln28_56_reg_4320_reg_n_130,mul_ln28_56_reg_4320_reg_n_131,mul_ln28_56_reg_4320_reg_n_132,mul_ln28_56_reg_4320_reg_n_133,mul_ln28_56_reg_4320_reg_n_134,mul_ln28_56_reg_4320_reg_n_135,mul_ln28_56_reg_4320_reg_n_136,mul_ln28_56_reg_4320_reg_n_137,mul_ln28_56_reg_4320_reg_n_138,mul_ln28_56_reg_4320_reg_n_139,mul_ln28_56_reg_4320_reg_n_140,mul_ln28_56_reg_4320_reg_n_141,mul_ln28_56_reg_4320_reg_n_142,mul_ln28_56_reg_4320_reg_n_143,mul_ln28_56_reg_4320_reg_n_144,mul_ln28_56_reg_4320_reg_n_145,mul_ln28_56_reg_4320_reg_n_146,mul_ln28_56_reg_4320_reg_n_147,mul_ln28_56_reg_4320_reg_n_148,mul_ln28_56_reg_4320_reg_n_149,mul_ln28_56_reg_4320_reg_n_150,mul_ln28_56_reg_4320_reg_n_151,mul_ln28_56_reg_4320_reg_n_152,mul_ln28_56_reg_4320_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_56_reg_4320_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_56_reg_4320_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage69),
        .I1(ap_CS_fsm_pp0_stage68),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_1702_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_57_reg_4795_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_57_reg_4795_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_57_reg_4795_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_57_reg_4795_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_57_reg_4795_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage92_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage92_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2298_ce),
        .CEP(ap_block_pp0_stage94_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_57_reg_4795_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_57_reg_4795_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_57_reg_4795_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_57_reg_4795_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_57_reg_4795_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_57_reg_4795_reg_n_106,mul_ln28_57_reg_4795_reg_n_107,mul_ln28_57_reg_4795_reg_n_108,mul_ln28_57_reg_4795_reg_n_109,mul_ln28_57_reg_4795_reg_n_110,mul_ln28_57_reg_4795_reg_n_111,mul_ln28_57_reg_4795_reg_n_112,mul_ln28_57_reg_4795_reg_n_113,mul_ln28_57_reg_4795_reg_n_114,mul_ln28_57_reg_4795_reg_n_115,mul_ln28_57_reg_4795_reg_n_116,mul_ln28_57_reg_4795_reg_n_117,mul_ln28_57_reg_4795_reg_n_118,mul_ln28_57_reg_4795_reg_n_119,mul_ln28_57_reg_4795_reg_n_120,mul_ln28_57_reg_4795_reg_n_121,mul_ln28_57_reg_4795_reg_n_122,mul_ln28_57_reg_4795_reg_n_123,mul_ln28_57_reg_4795_reg_n_124,mul_ln28_57_reg_4795_reg_n_125,mul_ln28_57_reg_4795_reg_n_126,mul_ln28_57_reg_4795_reg_n_127,mul_ln28_57_reg_4795_reg_n_128,mul_ln28_57_reg_4795_reg_n_129,mul_ln28_57_reg_4795_reg_n_130,mul_ln28_57_reg_4795_reg_n_131,mul_ln28_57_reg_4795_reg_n_132,mul_ln28_57_reg_4795_reg_n_133,mul_ln28_57_reg_4795_reg_n_134,mul_ln28_57_reg_4795_reg_n_135,mul_ln28_57_reg_4795_reg_n_136,mul_ln28_57_reg_4795_reg_n_137,mul_ln28_57_reg_4795_reg_n_138,mul_ln28_57_reg_4795_reg_n_139,mul_ln28_57_reg_4795_reg_n_140,mul_ln28_57_reg_4795_reg_n_141,mul_ln28_57_reg_4795_reg_n_142,mul_ln28_57_reg_4795_reg_n_143,mul_ln28_57_reg_4795_reg_n_144,mul_ln28_57_reg_4795_reg_n_145,mul_ln28_57_reg_4795_reg_n_146,mul_ln28_57_reg_4795_reg_n_147,mul_ln28_57_reg_4795_reg_n_148,mul_ln28_57_reg_4795_reg_n_149,mul_ln28_57_reg_4795_reg_n_150,mul_ln28_57_reg_4795_reg_n_151,mul_ln28_57_reg_4795_reg_n_152,mul_ln28_57_reg_4795_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_57_reg_4795_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_57_reg_4795_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage94),
        .I1(ap_CS_fsm_pp0_stage93),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_2298_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_58_reg_4515_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_58_reg_4515_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_58_reg_4515_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_58_reg_4515_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_58_reg_4515_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage77_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage77_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_14_in),
        .CEP(ap_block_pp0_stage79_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_58_reg_4515_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_58_reg_4515_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_58_reg_4515_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_58_reg_4515_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_58_reg_4515_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_58_reg_4515_reg_n_106,mul_ln28_58_reg_4515_reg_n_107,mul_ln28_58_reg_4515_reg_n_108,mul_ln28_58_reg_4515_reg_n_109,mul_ln28_58_reg_4515_reg_n_110,mul_ln28_58_reg_4515_reg_n_111,mul_ln28_58_reg_4515_reg_n_112,mul_ln28_58_reg_4515_reg_n_113,mul_ln28_58_reg_4515_reg_n_114,mul_ln28_58_reg_4515_reg_n_115,mul_ln28_58_reg_4515_reg_n_116,mul_ln28_58_reg_4515_reg_n_117,mul_ln28_58_reg_4515_reg_n_118,mul_ln28_58_reg_4515_reg_n_119,mul_ln28_58_reg_4515_reg_n_120,mul_ln28_58_reg_4515_reg_n_121,mul_ln28_58_reg_4515_reg_n_122,mul_ln28_58_reg_4515_reg_n_123,mul_ln28_58_reg_4515_reg_n_124,mul_ln28_58_reg_4515_reg_n_125,mul_ln28_58_reg_4515_reg_n_126,mul_ln28_58_reg_4515_reg_n_127,mul_ln28_58_reg_4515_reg_n_128,mul_ln28_58_reg_4515_reg_n_129,mul_ln28_58_reg_4515_reg_n_130,mul_ln28_58_reg_4515_reg_n_131,mul_ln28_58_reg_4515_reg_n_132,mul_ln28_58_reg_4515_reg_n_133,mul_ln28_58_reg_4515_reg_n_134,mul_ln28_58_reg_4515_reg_n_135,mul_ln28_58_reg_4515_reg_n_136,mul_ln28_58_reg_4515_reg_n_137,mul_ln28_58_reg_4515_reg_n_138,mul_ln28_58_reg_4515_reg_n_139,mul_ln28_58_reg_4515_reg_n_140,mul_ln28_58_reg_4515_reg_n_141,mul_ln28_58_reg_4515_reg_n_142,mul_ln28_58_reg_4515_reg_n_143,mul_ln28_58_reg_4515_reg_n_144,mul_ln28_58_reg_4515_reg_n_145,mul_ln28_58_reg_4515_reg_n_146,mul_ln28_58_reg_4515_reg_n_147,mul_ln28_58_reg_4515_reg_n_148,mul_ln28_58_reg_4515_reg_n_149,mul_ln28_58_reg_4515_reg_n_150,mul_ln28_58_reg_4515_reg_n_151,mul_ln28_58_reg_4515_reg_n_152,mul_ln28_58_reg_4515_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_58_reg_4515_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_58_reg_4515_reg_i_1
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage77),
        .O(ap_block_pp0_stage77_11001));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_58_reg_4515_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage78),
        .I1(ap_CS_fsm_pp0_stage79),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_14_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_58_reg_4515_reg_i_3
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage79),
        .O(ap_block_pp0_stage79_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_5_reg_3312_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_5_reg_3312_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_5_reg_3312_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_5_reg_3312_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_5_reg_3312_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage14_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage14_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_10_in),
        .CEP(ap_block_pp0_stage16_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_5_reg_3312_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_5_reg_3312_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_5_reg_3312_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_5_reg_3312_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_5_reg_3312_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_5_reg_3312_reg_n_106,mul_ln28_5_reg_3312_reg_n_107,mul_ln28_5_reg_3312_reg_n_108,mul_ln28_5_reg_3312_reg_n_109,mul_ln28_5_reg_3312_reg_n_110,mul_ln28_5_reg_3312_reg_n_111,mul_ln28_5_reg_3312_reg_n_112,mul_ln28_5_reg_3312_reg_n_113,mul_ln28_5_reg_3312_reg_n_114,mul_ln28_5_reg_3312_reg_n_115,mul_ln28_5_reg_3312_reg_n_116,mul_ln28_5_reg_3312_reg_n_117,mul_ln28_5_reg_3312_reg_n_118,mul_ln28_5_reg_3312_reg_n_119,mul_ln28_5_reg_3312_reg_n_120,mul_ln28_5_reg_3312_reg_n_121,mul_ln28_5_reg_3312_reg_n_122,mul_ln28_5_reg_3312_reg_n_123,mul_ln28_5_reg_3312_reg_n_124,mul_ln28_5_reg_3312_reg_n_125,mul_ln28_5_reg_3312_reg_n_126,mul_ln28_5_reg_3312_reg_n_127,mul_ln28_5_reg_3312_reg_n_128,mul_ln28_5_reg_3312_reg_n_129,mul_ln28_5_reg_3312_reg_n_130,mul_ln28_5_reg_3312_reg_n_131,mul_ln28_5_reg_3312_reg_n_132,mul_ln28_5_reg_3312_reg_n_133,mul_ln28_5_reg_3312_reg_n_134,mul_ln28_5_reg_3312_reg_n_135,mul_ln28_5_reg_3312_reg_n_136,mul_ln28_5_reg_3312_reg_n_137,mul_ln28_5_reg_3312_reg_n_138,mul_ln28_5_reg_3312_reg_n_139,mul_ln28_5_reg_3312_reg_n_140,mul_ln28_5_reg_3312_reg_n_141,mul_ln28_5_reg_3312_reg_n_142,mul_ln28_5_reg_3312_reg_n_143,mul_ln28_5_reg_3312_reg_n_144,mul_ln28_5_reg_3312_reg_n_145,mul_ln28_5_reg_3312_reg_n_146,mul_ln28_5_reg_3312_reg_n_147,mul_ln28_5_reg_3312_reg_n_148,mul_ln28_5_reg_3312_reg_n_149,mul_ln28_5_reg_3312_reg_n_150,mul_ln28_5_reg_3312_reg_n_151,mul_ln28_5_reg_3312_reg_n_152,mul_ln28_5_reg_3312_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_5_reg_3312_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hEF00AA00)) 
    mul_ln28_5_reg_3312_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(img_out_data_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I4(ap_CS_fsm_pp0_stage16),
        .O(p_10_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_61_reg_3201_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_61_reg_3201_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_61_reg_3201_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_61_reg_3201_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_61_reg_3201_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage8_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage8_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_31_in),
        .CEP(ap_block_pp0_stage10_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_61_reg_3201_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_61_reg_3201_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_61_reg_3201_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_61_reg_3201_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_61_reg_3201_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_61_reg_3201_reg_n_106,mul_ln28_61_reg_3201_reg_n_107,mul_ln28_61_reg_3201_reg_n_108,mul_ln28_61_reg_3201_reg_n_109,mul_ln28_61_reg_3201_reg_n_110,mul_ln28_61_reg_3201_reg_n_111,mul_ln28_61_reg_3201_reg_n_112,mul_ln28_61_reg_3201_reg_n_113,mul_ln28_61_reg_3201_reg_n_114,mul_ln28_61_reg_3201_reg_n_115,mul_ln28_61_reg_3201_reg_n_116,mul_ln28_61_reg_3201_reg_n_117,mul_ln28_61_reg_3201_reg_n_118,mul_ln28_61_reg_3201_reg_n_119,mul_ln28_61_reg_3201_reg_n_120,mul_ln28_61_reg_3201_reg_n_121,mul_ln28_61_reg_3201_reg_n_122,mul_ln28_61_reg_3201_reg_n_123,mul_ln28_61_reg_3201_reg_n_124,mul_ln28_61_reg_3201_reg_n_125,mul_ln28_61_reg_3201_reg_n_126,mul_ln28_61_reg_3201_reg_n_127,mul_ln28_61_reg_3201_reg_n_128,mul_ln28_61_reg_3201_reg_n_129,mul_ln28_61_reg_3201_reg_n_130,mul_ln28_61_reg_3201_reg_n_131,mul_ln28_61_reg_3201_reg_n_132,mul_ln28_61_reg_3201_reg_n_133,mul_ln28_61_reg_3201_reg_n_134,mul_ln28_61_reg_3201_reg_n_135,mul_ln28_61_reg_3201_reg_n_136,mul_ln28_61_reg_3201_reg_n_137,mul_ln28_61_reg_3201_reg_n_138,mul_ln28_61_reg_3201_reg_n_139,mul_ln28_61_reg_3201_reg_n_140,mul_ln28_61_reg_3201_reg_n_141,mul_ln28_61_reg_3201_reg_n_142,mul_ln28_61_reg_3201_reg_n_143,mul_ln28_61_reg_3201_reg_n_144,mul_ln28_61_reg_3201_reg_n_145,mul_ln28_61_reg_3201_reg_n_146,mul_ln28_61_reg_3201_reg_n_147,mul_ln28_61_reg_3201_reg_n_148,mul_ln28_61_reg_3201_reg_n_149,mul_ln28_61_reg_3201_reg_n_150,mul_ln28_61_reg_3201_reg_n_151,mul_ln28_61_reg_3201_reg_n_152,mul_ln28_61_reg_3201_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_61_reg_3201_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_61_reg_3201_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(p_31_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_62_reg_3950_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_62_reg_3950_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_62_reg_3950_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_62_reg_3950_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_62_reg_3950_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage47_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage47_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_27_in),
        .CEP(ap_block_pp0_stage49_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_62_reg_3950_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_62_reg_3950_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_62_reg_3950_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_62_reg_3950_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_62_reg_3950_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_62_reg_3950_reg_n_106,mul_ln28_62_reg_3950_reg_n_107,mul_ln28_62_reg_3950_reg_n_108,mul_ln28_62_reg_3950_reg_n_109,mul_ln28_62_reg_3950_reg_n_110,mul_ln28_62_reg_3950_reg_n_111,mul_ln28_62_reg_3950_reg_n_112,mul_ln28_62_reg_3950_reg_n_113,mul_ln28_62_reg_3950_reg_n_114,mul_ln28_62_reg_3950_reg_n_115,mul_ln28_62_reg_3950_reg_n_116,mul_ln28_62_reg_3950_reg_n_117,mul_ln28_62_reg_3950_reg_n_118,mul_ln28_62_reg_3950_reg_n_119,mul_ln28_62_reg_3950_reg_n_120,mul_ln28_62_reg_3950_reg_n_121,mul_ln28_62_reg_3950_reg_n_122,mul_ln28_62_reg_3950_reg_n_123,mul_ln28_62_reg_3950_reg_n_124,mul_ln28_62_reg_3950_reg_n_125,mul_ln28_62_reg_3950_reg_n_126,mul_ln28_62_reg_3950_reg_n_127,mul_ln28_62_reg_3950_reg_n_128,mul_ln28_62_reg_3950_reg_n_129,mul_ln28_62_reg_3950_reg_n_130,mul_ln28_62_reg_3950_reg_n_131,mul_ln28_62_reg_3950_reg_n_132,mul_ln28_62_reg_3950_reg_n_133,mul_ln28_62_reg_3950_reg_n_134,mul_ln28_62_reg_3950_reg_n_135,mul_ln28_62_reg_3950_reg_n_136,mul_ln28_62_reg_3950_reg_n_137,mul_ln28_62_reg_3950_reg_n_138,mul_ln28_62_reg_3950_reg_n_139,mul_ln28_62_reg_3950_reg_n_140,mul_ln28_62_reg_3950_reg_n_141,mul_ln28_62_reg_3950_reg_n_142,mul_ln28_62_reg_3950_reg_n_143,mul_ln28_62_reg_3950_reg_n_144,mul_ln28_62_reg_3950_reg_n_145,mul_ln28_62_reg_3950_reg_n_146,mul_ln28_62_reg_3950_reg_n_147,mul_ln28_62_reg_3950_reg_n_148,mul_ln28_62_reg_3950_reg_n_149,mul_ln28_62_reg_3950_reg_n_150,mul_ln28_62_reg_3950_reg_n_151,mul_ln28_62_reg_3950_reg_n_152,mul_ln28_62_reg_3950_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_62_reg_3950_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_62_reg_3950_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage49),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_27_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_63_reg_4568_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_63_reg_4568_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_63_reg_4568_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_63_reg_4568_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_63_reg_4568_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage80_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage80_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2010_ce),
        .CEP(ap_block_pp0_stage82_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_63_reg_4568_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_63_reg_4568_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_63_reg_4568_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_63_reg_4568_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_63_reg_4568_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_63_reg_4568_reg_n_106,mul_ln28_63_reg_4568_reg_n_107,mul_ln28_63_reg_4568_reg_n_108,mul_ln28_63_reg_4568_reg_n_109,mul_ln28_63_reg_4568_reg_n_110,mul_ln28_63_reg_4568_reg_n_111,mul_ln28_63_reg_4568_reg_n_112,mul_ln28_63_reg_4568_reg_n_113,mul_ln28_63_reg_4568_reg_n_114,mul_ln28_63_reg_4568_reg_n_115,mul_ln28_63_reg_4568_reg_n_116,mul_ln28_63_reg_4568_reg_n_117,mul_ln28_63_reg_4568_reg_n_118,mul_ln28_63_reg_4568_reg_n_119,mul_ln28_63_reg_4568_reg_n_120,mul_ln28_63_reg_4568_reg_n_121,mul_ln28_63_reg_4568_reg_n_122,mul_ln28_63_reg_4568_reg_n_123,mul_ln28_63_reg_4568_reg_n_124,mul_ln28_63_reg_4568_reg_n_125,mul_ln28_63_reg_4568_reg_n_126,mul_ln28_63_reg_4568_reg_n_127,mul_ln28_63_reg_4568_reg_n_128,mul_ln28_63_reg_4568_reg_n_129,mul_ln28_63_reg_4568_reg_n_130,mul_ln28_63_reg_4568_reg_n_131,mul_ln28_63_reg_4568_reg_n_132,mul_ln28_63_reg_4568_reg_n_133,mul_ln28_63_reg_4568_reg_n_134,mul_ln28_63_reg_4568_reg_n_135,mul_ln28_63_reg_4568_reg_n_136,mul_ln28_63_reg_4568_reg_n_137,mul_ln28_63_reg_4568_reg_n_138,mul_ln28_63_reg_4568_reg_n_139,mul_ln28_63_reg_4568_reg_n_140,mul_ln28_63_reg_4568_reg_n_141,mul_ln28_63_reg_4568_reg_n_142,mul_ln28_63_reg_4568_reg_n_143,mul_ln28_63_reg_4568_reg_n_144,mul_ln28_63_reg_4568_reg_n_145,mul_ln28_63_reg_4568_reg_n_146,mul_ln28_63_reg_4568_reg_n_147,mul_ln28_63_reg_4568_reg_n_148,mul_ln28_63_reg_4568_reg_n_149,mul_ln28_63_reg_4568_reg_n_150,mul_ln28_63_reg_4568_reg_n_151,mul_ln28_63_reg_4568_reg_n_152,mul_ln28_63_reg_4568_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_63_reg_4568_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_63_reg_4568_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage82),
        .I1(ap_CS_fsm_pp0_stage81),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_2010_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_66_reg_4209_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_66_reg_4209_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_66_reg_4209_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_66_reg_4209_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_66_reg_4209_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage61_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage61_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1570_ce),
        .CEP(ap_block_pp0_stage63_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_66_reg_4209_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_66_reg_4209_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_66_reg_4209_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_66_reg_4209_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_66_reg_4209_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_66_reg_4209_reg_n_106,mul_ln28_66_reg_4209_reg_n_107,mul_ln28_66_reg_4209_reg_n_108,mul_ln28_66_reg_4209_reg_n_109,mul_ln28_66_reg_4209_reg_n_110,mul_ln28_66_reg_4209_reg_n_111,mul_ln28_66_reg_4209_reg_n_112,mul_ln28_66_reg_4209_reg_n_113,mul_ln28_66_reg_4209_reg_n_114,mul_ln28_66_reg_4209_reg_n_115,mul_ln28_66_reg_4209_reg_n_116,mul_ln28_66_reg_4209_reg_n_117,mul_ln28_66_reg_4209_reg_n_118,mul_ln28_66_reg_4209_reg_n_119,mul_ln28_66_reg_4209_reg_n_120,mul_ln28_66_reg_4209_reg_n_121,mul_ln28_66_reg_4209_reg_n_122,mul_ln28_66_reg_4209_reg_n_123,mul_ln28_66_reg_4209_reg_n_124,mul_ln28_66_reg_4209_reg_n_125,mul_ln28_66_reg_4209_reg_n_126,mul_ln28_66_reg_4209_reg_n_127,mul_ln28_66_reg_4209_reg_n_128,mul_ln28_66_reg_4209_reg_n_129,mul_ln28_66_reg_4209_reg_n_130,mul_ln28_66_reg_4209_reg_n_131,mul_ln28_66_reg_4209_reg_n_132,mul_ln28_66_reg_4209_reg_n_133,mul_ln28_66_reg_4209_reg_n_134,mul_ln28_66_reg_4209_reg_n_135,mul_ln28_66_reg_4209_reg_n_136,mul_ln28_66_reg_4209_reg_n_137,mul_ln28_66_reg_4209_reg_n_138,mul_ln28_66_reg_4209_reg_n_139,mul_ln28_66_reg_4209_reg_n_140,mul_ln28_66_reg_4209_reg_n_141,mul_ln28_66_reg_4209_reg_n_142,mul_ln28_66_reg_4209_reg_n_143,mul_ln28_66_reg_4209_reg_n_144,mul_ln28_66_reg_4209_reg_n_145,mul_ln28_66_reg_4209_reg_n_146,mul_ln28_66_reg_4209_reg_n_147,mul_ln28_66_reg_4209_reg_n_148,mul_ln28_66_reg_4209_reg_n_149,mul_ln28_66_reg_4209_reg_n_150,mul_ln28_66_reg_4209_reg_n_151,mul_ln28_66_reg_4209_reg_n_152,mul_ln28_66_reg_4209_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_66_reg_4209_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_66_reg_4209_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage63),
        .I1(ap_CS_fsm_pp0_stage62),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_1570_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_70_reg_4742_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_70_reg_4742_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_70_reg_4742_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_70_reg_4742_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_70_reg_4742_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage89_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage89_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_9_in),
        .CEP(ap_block_pp0_stage91_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_70_reg_4742_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_70_reg_4742_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_70_reg_4742_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_70_reg_4742_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_70_reg_4742_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_70_reg_4742_reg_n_106,mul_ln28_70_reg_4742_reg_n_107,mul_ln28_70_reg_4742_reg_n_108,mul_ln28_70_reg_4742_reg_n_109,mul_ln28_70_reg_4742_reg_n_110,mul_ln28_70_reg_4742_reg_n_111,mul_ln28_70_reg_4742_reg_n_112,mul_ln28_70_reg_4742_reg_n_113,mul_ln28_70_reg_4742_reg_n_114,mul_ln28_70_reg_4742_reg_n_115,mul_ln28_70_reg_4742_reg_n_116,mul_ln28_70_reg_4742_reg_n_117,mul_ln28_70_reg_4742_reg_n_118,mul_ln28_70_reg_4742_reg_n_119,mul_ln28_70_reg_4742_reg_n_120,mul_ln28_70_reg_4742_reg_n_121,mul_ln28_70_reg_4742_reg_n_122,mul_ln28_70_reg_4742_reg_n_123,mul_ln28_70_reg_4742_reg_n_124,mul_ln28_70_reg_4742_reg_n_125,mul_ln28_70_reg_4742_reg_n_126,mul_ln28_70_reg_4742_reg_n_127,mul_ln28_70_reg_4742_reg_n_128,mul_ln28_70_reg_4742_reg_n_129,mul_ln28_70_reg_4742_reg_n_130,mul_ln28_70_reg_4742_reg_n_131,mul_ln28_70_reg_4742_reg_n_132,mul_ln28_70_reg_4742_reg_n_133,mul_ln28_70_reg_4742_reg_n_134,mul_ln28_70_reg_4742_reg_n_135,mul_ln28_70_reg_4742_reg_n_136,mul_ln28_70_reg_4742_reg_n_137,mul_ln28_70_reg_4742_reg_n_138,mul_ln28_70_reg_4742_reg_n_139,mul_ln28_70_reg_4742_reg_n_140,mul_ln28_70_reg_4742_reg_n_141,mul_ln28_70_reg_4742_reg_n_142,mul_ln28_70_reg_4742_reg_n_143,mul_ln28_70_reg_4742_reg_n_144,mul_ln28_70_reg_4742_reg_n_145,mul_ln28_70_reg_4742_reg_n_146,mul_ln28_70_reg_4742_reg_n_147,mul_ln28_70_reg_4742_reg_n_148,mul_ln28_70_reg_4742_reg_n_149,mul_ln28_70_reg_4742_reg_n_150,mul_ln28_70_reg_4742_reg_n_151,mul_ln28_70_reg_4742_reg_n_152,mul_ln28_70_reg_4742_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_70_reg_4742_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_70_reg_4742_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage91),
        .I1(ap_CS_fsm_pp0_stage90),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_9_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_70_reg_4742_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage91),
        .O(ap_block_pp0_stage91_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_73_reg_3787_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_73_reg_3787_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_73_reg_3787_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_73_reg_3787_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_73_reg_3787_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage39_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage39_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_30_in),
        .CEP(ap_block_pp0_stage41_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_73_reg_3787_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_73_reg_3787_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_73_reg_3787_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_73_reg_3787_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_73_reg_3787_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_73_reg_3787_reg_n_106,mul_ln28_73_reg_3787_reg_n_107,mul_ln28_73_reg_3787_reg_n_108,mul_ln28_73_reg_3787_reg_n_109,mul_ln28_73_reg_3787_reg_n_110,mul_ln28_73_reg_3787_reg_n_111,mul_ln28_73_reg_3787_reg_n_112,mul_ln28_73_reg_3787_reg_n_113,mul_ln28_73_reg_3787_reg_n_114,mul_ln28_73_reg_3787_reg_n_115,mul_ln28_73_reg_3787_reg_n_116,mul_ln28_73_reg_3787_reg_n_117,mul_ln28_73_reg_3787_reg_n_118,mul_ln28_73_reg_3787_reg_n_119,mul_ln28_73_reg_3787_reg_n_120,mul_ln28_73_reg_3787_reg_n_121,mul_ln28_73_reg_3787_reg_n_122,mul_ln28_73_reg_3787_reg_n_123,mul_ln28_73_reg_3787_reg_n_124,mul_ln28_73_reg_3787_reg_n_125,mul_ln28_73_reg_3787_reg_n_126,mul_ln28_73_reg_3787_reg_n_127,mul_ln28_73_reg_3787_reg_n_128,mul_ln28_73_reg_3787_reg_n_129,mul_ln28_73_reg_3787_reg_n_130,mul_ln28_73_reg_3787_reg_n_131,mul_ln28_73_reg_3787_reg_n_132,mul_ln28_73_reg_3787_reg_n_133,mul_ln28_73_reg_3787_reg_n_134,mul_ln28_73_reg_3787_reg_n_135,mul_ln28_73_reg_3787_reg_n_136,mul_ln28_73_reg_3787_reg_n_137,mul_ln28_73_reg_3787_reg_n_138,mul_ln28_73_reg_3787_reg_n_139,mul_ln28_73_reg_3787_reg_n_140,mul_ln28_73_reg_3787_reg_n_141,mul_ln28_73_reg_3787_reg_n_142,mul_ln28_73_reg_3787_reg_n_143,mul_ln28_73_reg_3787_reg_n_144,mul_ln28_73_reg_3787_reg_n_145,mul_ln28_73_reg_3787_reg_n_146,mul_ln28_73_reg_3787_reg_n_147,mul_ln28_73_reg_3787_reg_n_148,mul_ln28_73_reg_3787_reg_n_149,mul_ln28_73_reg_3787_reg_n_150,mul_ln28_73_reg_3787_reg_n_151,mul_ln28_73_reg_3787_reg_n_152,mul_ln28_73_reg_3787_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_73_reg_3787_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_73_reg_3787_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_30_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_73_reg_3787_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage41),
        .O(ap_block_pp0_stage41_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_76_reg_3365_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_76_reg_3365_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_76_reg_3365_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_76_reg_3365_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_76_reg_3365_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage17_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage17_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_38_in),
        .CEP(ap_block_pp0_stage19_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_76_reg_3365_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_76_reg_3365_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_76_reg_3365_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_76_reg_3365_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_76_reg_3365_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_76_reg_3365_reg_n_106,mul_ln28_76_reg_3365_reg_n_107,mul_ln28_76_reg_3365_reg_n_108,mul_ln28_76_reg_3365_reg_n_109,mul_ln28_76_reg_3365_reg_n_110,mul_ln28_76_reg_3365_reg_n_111,mul_ln28_76_reg_3365_reg_n_112,mul_ln28_76_reg_3365_reg_n_113,mul_ln28_76_reg_3365_reg_n_114,mul_ln28_76_reg_3365_reg_n_115,mul_ln28_76_reg_3365_reg_n_116,mul_ln28_76_reg_3365_reg_n_117,mul_ln28_76_reg_3365_reg_n_118,mul_ln28_76_reg_3365_reg_n_119,mul_ln28_76_reg_3365_reg_n_120,mul_ln28_76_reg_3365_reg_n_121,mul_ln28_76_reg_3365_reg_n_122,mul_ln28_76_reg_3365_reg_n_123,mul_ln28_76_reg_3365_reg_n_124,mul_ln28_76_reg_3365_reg_n_125,mul_ln28_76_reg_3365_reg_n_126,mul_ln28_76_reg_3365_reg_n_127,mul_ln28_76_reg_3365_reg_n_128,mul_ln28_76_reg_3365_reg_n_129,mul_ln28_76_reg_3365_reg_n_130,mul_ln28_76_reg_3365_reg_n_131,mul_ln28_76_reg_3365_reg_n_132,mul_ln28_76_reg_3365_reg_n_133,mul_ln28_76_reg_3365_reg_n_134,mul_ln28_76_reg_3365_reg_n_135,mul_ln28_76_reg_3365_reg_n_136,mul_ln28_76_reg_3365_reg_n_137,mul_ln28_76_reg_3365_reg_n_138,mul_ln28_76_reg_3365_reg_n_139,mul_ln28_76_reg_3365_reg_n_140,mul_ln28_76_reg_3365_reg_n_141,mul_ln28_76_reg_3365_reg_n_142,mul_ln28_76_reg_3365_reg_n_143,mul_ln28_76_reg_3365_reg_n_144,mul_ln28_76_reg_3365_reg_n_145,mul_ln28_76_reg_3365_reg_n_146,mul_ln28_76_reg_3365_reg_n_147,mul_ln28_76_reg_3365_reg_n_148,mul_ln28_76_reg_3365_reg_n_149,mul_ln28_76_reg_3365_reg_n_150,mul_ln28_76_reg_3365_reg_n_151,mul_ln28_76_reg_3365_reg_n_152,mul_ln28_76_reg_3365_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_76_reg_3365_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_76_reg_3365_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_38_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_77_reg_3676_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_77_reg_3676_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_77_reg_3676_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_77_reg_3676_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_77_reg_3676_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage33_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage33_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_33_in),
        .CEP(ap_block_pp0_stage35_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_77_reg_3676_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_77_reg_3676_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_77_reg_3676_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_77_reg_3676_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_77_reg_3676_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_77_reg_3676_reg_n_106,mul_ln28_77_reg_3676_reg_n_107,mul_ln28_77_reg_3676_reg_n_108,mul_ln28_77_reg_3676_reg_n_109,mul_ln28_77_reg_3676_reg_n_110,mul_ln28_77_reg_3676_reg_n_111,mul_ln28_77_reg_3676_reg_n_112,mul_ln28_77_reg_3676_reg_n_113,mul_ln28_77_reg_3676_reg_n_114,mul_ln28_77_reg_3676_reg_n_115,mul_ln28_77_reg_3676_reg_n_116,mul_ln28_77_reg_3676_reg_n_117,mul_ln28_77_reg_3676_reg_n_118,mul_ln28_77_reg_3676_reg_n_119,mul_ln28_77_reg_3676_reg_n_120,mul_ln28_77_reg_3676_reg_n_121,mul_ln28_77_reg_3676_reg_n_122,mul_ln28_77_reg_3676_reg_n_123,mul_ln28_77_reg_3676_reg_n_124,mul_ln28_77_reg_3676_reg_n_125,mul_ln28_77_reg_3676_reg_n_126,mul_ln28_77_reg_3676_reg_n_127,mul_ln28_77_reg_3676_reg_n_128,mul_ln28_77_reg_3676_reg_n_129,mul_ln28_77_reg_3676_reg_n_130,mul_ln28_77_reg_3676_reg_n_131,mul_ln28_77_reg_3676_reg_n_132,mul_ln28_77_reg_3676_reg_n_133,mul_ln28_77_reg_3676_reg_n_134,mul_ln28_77_reg_3676_reg_n_135,mul_ln28_77_reg_3676_reg_n_136,mul_ln28_77_reg_3676_reg_n_137,mul_ln28_77_reg_3676_reg_n_138,mul_ln28_77_reg_3676_reg_n_139,mul_ln28_77_reg_3676_reg_n_140,mul_ln28_77_reg_3676_reg_n_141,mul_ln28_77_reg_3676_reg_n_142,mul_ln28_77_reg_3676_reg_n_143,mul_ln28_77_reg_3676_reg_n_144,mul_ln28_77_reg_3676_reg_n_145,mul_ln28_77_reg_3676_reg_n_146,mul_ln28_77_reg_3676_reg_n_147,mul_ln28_77_reg_3676_reg_n_148,mul_ln28_77_reg_3676_reg_n_149,mul_ln28_77_reg_3676_reg_n_150,mul_ln28_77_reg_3676_reg_n_151,mul_ln28_77_reg_3676_reg_n_152,mul_ln28_77_reg_3676_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_77_reg_3676_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_77_reg_3676_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage35),
        .I1(ap_CS_fsm_pp0_stage34),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_33_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_77_reg_3676_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage35),
        .O(ap_block_pp0_stage35_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_78_reg_4473_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_78_reg_4473_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_78_reg_4473_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_78_reg_4473_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_78_reg_4473_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage74_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage74_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1886_ce),
        .CEP(ap_block_pp0_stage76_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_78_reg_4473_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_78_reg_4473_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_78_reg_4473_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_78_reg_4473_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_78_reg_4473_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_78_reg_4473_reg_n_106,mul_ln28_78_reg_4473_reg_n_107,mul_ln28_78_reg_4473_reg_n_108,mul_ln28_78_reg_4473_reg_n_109,mul_ln28_78_reg_4473_reg_n_110,mul_ln28_78_reg_4473_reg_n_111,mul_ln28_78_reg_4473_reg_n_112,mul_ln28_78_reg_4473_reg_n_113,mul_ln28_78_reg_4473_reg_n_114,mul_ln28_78_reg_4473_reg_n_115,mul_ln28_78_reg_4473_reg_n_116,mul_ln28_78_reg_4473_reg_n_117,mul_ln28_78_reg_4473_reg_n_118,mul_ln28_78_reg_4473_reg_n_119,mul_ln28_78_reg_4473_reg_n_120,mul_ln28_78_reg_4473_reg_n_121,mul_ln28_78_reg_4473_reg_n_122,mul_ln28_78_reg_4473_reg_n_123,mul_ln28_78_reg_4473_reg_n_124,mul_ln28_78_reg_4473_reg_n_125,mul_ln28_78_reg_4473_reg_n_126,mul_ln28_78_reg_4473_reg_n_127,mul_ln28_78_reg_4473_reg_n_128,mul_ln28_78_reg_4473_reg_n_129,mul_ln28_78_reg_4473_reg_n_130,mul_ln28_78_reg_4473_reg_n_131,mul_ln28_78_reg_4473_reg_n_132,mul_ln28_78_reg_4473_reg_n_133,mul_ln28_78_reg_4473_reg_n_134,mul_ln28_78_reg_4473_reg_n_135,mul_ln28_78_reg_4473_reg_n_136,mul_ln28_78_reg_4473_reg_n_137,mul_ln28_78_reg_4473_reg_n_138,mul_ln28_78_reg_4473_reg_n_139,mul_ln28_78_reg_4473_reg_n_140,mul_ln28_78_reg_4473_reg_n_141,mul_ln28_78_reg_4473_reg_n_142,mul_ln28_78_reg_4473_reg_n_143,mul_ln28_78_reg_4473_reg_n_144,mul_ln28_78_reg_4473_reg_n_145,mul_ln28_78_reg_4473_reg_n_146,mul_ln28_78_reg_4473_reg_n_147,mul_ln28_78_reg_4473_reg_n_148,mul_ln28_78_reg_4473_reg_n_149,mul_ln28_78_reg_4473_reg_n_150,mul_ln28_78_reg_4473_reg_n_151,mul_ln28_78_reg_4473_reg_n_152,mul_ln28_78_reg_4473_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_78_reg_4473_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_78_reg_4473_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage76),
        .I1(ap_CS_fsm_pp0_stage75),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(grp_fu_1886_ce));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_78_reg_4473_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage76),
        .O(ap_block_pp0_stage76_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_7_reg_3475_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_7_reg_3475_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_7_reg_3475_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_7_reg_3475_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_7_reg_3475_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage22_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage22_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_36_in),
        .CEP(ap_block_pp0_stage24_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_7_reg_3475_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_7_reg_3475_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_7_reg_3475_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_7_reg_3475_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_7_reg_3475_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_7_reg_3475_reg_n_106,mul_ln28_7_reg_3475_reg_n_107,mul_ln28_7_reg_3475_reg_n_108,mul_ln28_7_reg_3475_reg_n_109,mul_ln28_7_reg_3475_reg_n_110,mul_ln28_7_reg_3475_reg_n_111,mul_ln28_7_reg_3475_reg_n_112,mul_ln28_7_reg_3475_reg_n_113,mul_ln28_7_reg_3475_reg_n_114,mul_ln28_7_reg_3475_reg_n_115,mul_ln28_7_reg_3475_reg_n_116,mul_ln28_7_reg_3475_reg_n_117,mul_ln28_7_reg_3475_reg_n_118,mul_ln28_7_reg_3475_reg_n_119,mul_ln28_7_reg_3475_reg_n_120,mul_ln28_7_reg_3475_reg_n_121,mul_ln28_7_reg_3475_reg_n_122,mul_ln28_7_reg_3475_reg_n_123,mul_ln28_7_reg_3475_reg_n_124,mul_ln28_7_reg_3475_reg_n_125,mul_ln28_7_reg_3475_reg_n_126,mul_ln28_7_reg_3475_reg_n_127,mul_ln28_7_reg_3475_reg_n_128,mul_ln28_7_reg_3475_reg_n_129,mul_ln28_7_reg_3475_reg_n_130,mul_ln28_7_reg_3475_reg_n_131,mul_ln28_7_reg_3475_reg_n_132,mul_ln28_7_reg_3475_reg_n_133,mul_ln28_7_reg_3475_reg_n_134,mul_ln28_7_reg_3475_reg_n_135,mul_ln28_7_reg_3475_reg_n_136,mul_ln28_7_reg_3475_reg_n_137,mul_ln28_7_reg_3475_reg_n_138,mul_ln28_7_reg_3475_reg_n_139,mul_ln28_7_reg_3475_reg_n_140,mul_ln28_7_reg_3475_reg_n_141,mul_ln28_7_reg_3475_reg_n_142,mul_ln28_7_reg_3475_reg_n_143,mul_ln28_7_reg_3475_reg_n_144,mul_ln28_7_reg_3475_reg_n_145,mul_ln28_7_reg_3475_reg_n_146,mul_ln28_7_reg_3475_reg_n_147,mul_ln28_7_reg_3475_reg_n_148,mul_ln28_7_reg_3475_reg_n_149,mul_ln28_7_reg_3475_reg_n_150,mul_ln28_7_reg_3475_reg_n_151,mul_ln28_7_reg_3475_reg_n_152,mul_ln28_7_reg_3475_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_7_reg_3475_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_7_reg_3475_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage23),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_36_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_81_reg_4631_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_81_reg_4631_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_81_reg_4631_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_81_reg_4631_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_81_reg_4631_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage83_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage83_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_12_in),
        .CEP(ap_block_pp0_stage85_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_81_reg_4631_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_81_reg_4631_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_81_reg_4631_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_81_reg_4631_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_81_reg_4631_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_81_reg_4631_reg_n_106,mul_ln28_81_reg_4631_reg_n_107,mul_ln28_81_reg_4631_reg_n_108,mul_ln28_81_reg_4631_reg_n_109,mul_ln28_81_reg_4631_reg_n_110,mul_ln28_81_reg_4631_reg_n_111,mul_ln28_81_reg_4631_reg_n_112,mul_ln28_81_reg_4631_reg_n_113,mul_ln28_81_reg_4631_reg_n_114,mul_ln28_81_reg_4631_reg_n_115,mul_ln28_81_reg_4631_reg_n_116,mul_ln28_81_reg_4631_reg_n_117,mul_ln28_81_reg_4631_reg_n_118,mul_ln28_81_reg_4631_reg_n_119,mul_ln28_81_reg_4631_reg_n_120,mul_ln28_81_reg_4631_reg_n_121,mul_ln28_81_reg_4631_reg_n_122,mul_ln28_81_reg_4631_reg_n_123,mul_ln28_81_reg_4631_reg_n_124,mul_ln28_81_reg_4631_reg_n_125,mul_ln28_81_reg_4631_reg_n_126,mul_ln28_81_reg_4631_reg_n_127,mul_ln28_81_reg_4631_reg_n_128,mul_ln28_81_reg_4631_reg_n_129,mul_ln28_81_reg_4631_reg_n_130,mul_ln28_81_reg_4631_reg_n_131,mul_ln28_81_reg_4631_reg_n_132,mul_ln28_81_reg_4631_reg_n_133,mul_ln28_81_reg_4631_reg_n_134,mul_ln28_81_reg_4631_reg_n_135,mul_ln28_81_reg_4631_reg_n_136,mul_ln28_81_reg_4631_reg_n_137,mul_ln28_81_reg_4631_reg_n_138,mul_ln28_81_reg_4631_reg_n_139,mul_ln28_81_reg_4631_reg_n_140,mul_ln28_81_reg_4631_reg_n_141,mul_ln28_81_reg_4631_reg_n_142,mul_ln28_81_reg_4631_reg_n_143,mul_ln28_81_reg_4631_reg_n_144,mul_ln28_81_reg_4631_reg_n_145,mul_ln28_81_reg_4631_reg_n_146,mul_ln28_81_reg_4631_reg_n_147,mul_ln28_81_reg_4631_reg_n_148,mul_ln28_81_reg_4631_reg_n_149,mul_ln28_81_reg_4631_reg_n_150,mul_ln28_81_reg_4631_reg_n_151,mul_ln28_81_reg_4631_reg_n_152,mul_ln28_81_reg_4631_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_81_reg_4631_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_81_reg_4631_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage85),
        .I1(ap_CS_fsm_pp0_stage84),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_12_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_81_reg_4631_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage85),
        .O(ap_block_pp0_stage85_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_82_reg_3613_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_82_reg_3613_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_82_reg_3613_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_82_reg_3613_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_82_reg_3613_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage30_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage30_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_806_ce),
        .CEP(ap_block_pp0_stage32_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_82_reg_3613_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_82_reg_3613_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_82_reg_3613_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_82_reg_3613_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_82_reg_3613_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_82_reg_3613_reg_n_106,mul_ln28_82_reg_3613_reg_n_107,mul_ln28_82_reg_3613_reg_n_108,mul_ln28_82_reg_3613_reg_n_109,mul_ln28_82_reg_3613_reg_n_110,mul_ln28_82_reg_3613_reg_n_111,mul_ln28_82_reg_3613_reg_n_112,mul_ln28_82_reg_3613_reg_n_113,mul_ln28_82_reg_3613_reg_n_114,mul_ln28_82_reg_3613_reg_n_115,mul_ln28_82_reg_3613_reg_n_116,mul_ln28_82_reg_3613_reg_n_117,mul_ln28_82_reg_3613_reg_n_118,mul_ln28_82_reg_3613_reg_n_119,mul_ln28_82_reg_3613_reg_n_120,mul_ln28_82_reg_3613_reg_n_121,mul_ln28_82_reg_3613_reg_n_122,mul_ln28_82_reg_3613_reg_n_123,mul_ln28_82_reg_3613_reg_n_124,mul_ln28_82_reg_3613_reg_n_125,mul_ln28_82_reg_3613_reg_n_126,mul_ln28_82_reg_3613_reg_n_127,mul_ln28_82_reg_3613_reg_n_128,mul_ln28_82_reg_3613_reg_n_129,mul_ln28_82_reg_3613_reg_n_130,mul_ln28_82_reg_3613_reg_n_131,mul_ln28_82_reg_3613_reg_n_132,mul_ln28_82_reg_3613_reg_n_133,mul_ln28_82_reg_3613_reg_n_134,mul_ln28_82_reg_3613_reg_n_135,mul_ln28_82_reg_3613_reg_n_136,mul_ln28_82_reg_3613_reg_n_137,mul_ln28_82_reg_3613_reg_n_138,mul_ln28_82_reg_3613_reg_n_139,mul_ln28_82_reg_3613_reg_n_140,mul_ln28_82_reg_3613_reg_n_141,mul_ln28_82_reg_3613_reg_n_142,mul_ln28_82_reg_3613_reg_n_143,mul_ln28_82_reg_3613_reg_n_144,mul_ln28_82_reg_3613_reg_n_145,mul_ln28_82_reg_3613_reg_n_146,mul_ln28_82_reg_3613_reg_n_147,mul_ln28_82_reg_3613_reg_n_148,mul_ln28_82_reg_3613_reg_n_149,mul_ln28_82_reg_3613_reg_n_150,mul_ln28_82_reg_3613_reg_n_151,mul_ln28_82_reg_3613_reg_n_152,mul_ln28_82_reg_3613_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_82_reg_3613_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_82_reg_3613_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(ap_CS_fsm_pp0_stage31),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_806_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_83_reg_4388_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_83_reg_4388_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_83_reg_4388_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_83_reg_4388_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_83_reg_4388_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage70_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage70_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_19_in),
        .CEP(ap_block_pp0_stage72_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_83_reg_4388_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_83_reg_4388_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_83_reg_4388_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_83_reg_4388_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_83_reg_4388_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_83_reg_4388_reg_n_106,mul_ln28_83_reg_4388_reg_n_107,mul_ln28_83_reg_4388_reg_n_108,mul_ln28_83_reg_4388_reg_n_109,mul_ln28_83_reg_4388_reg_n_110,mul_ln28_83_reg_4388_reg_n_111,mul_ln28_83_reg_4388_reg_n_112,mul_ln28_83_reg_4388_reg_n_113,mul_ln28_83_reg_4388_reg_n_114,mul_ln28_83_reg_4388_reg_n_115,mul_ln28_83_reg_4388_reg_n_116,mul_ln28_83_reg_4388_reg_n_117,mul_ln28_83_reg_4388_reg_n_118,mul_ln28_83_reg_4388_reg_n_119,mul_ln28_83_reg_4388_reg_n_120,mul_ln28_83_reg_4388_reg_n_121,mul_ln28_83_reg_4388_reg_n_122,mul_ln28_83_reg_4388_reg_n_123,mul_ln28_83_reg_4388_reg_n_124,mul_ln28_83_reg_4388_reg_n_125,mul_ln28_83_reg_4388_reg_n_126,mul_ln28_83_reg_4388_reg_n_127,mul_ln28_83_reg_4388_reg_n_128,mul_ln28_83_reg_4388_reg_n_129,mul_ln28_83_reg_4388_reg_n_130,mul_ln28_83_reg_4388_reg_n_131,mul_ln28_83_reg_4388_reg_n_132,mul_ln28_83_reg_4388_reg_n_133,mul_ln28_83_reg_4388_reg_n_134,mul_ln28_83_reg_4388_reg_n_135,mul_ln28_83_reg_4388_reg_n_136,mul_ln28_83_reg_4388_reg_n_137,mul_ln28_83_reg_4388_reg_n_138,mul_ln28_83_reg_4388_reg_n_139,mul_ln28_83_reg_4388_reg_n_140,mul_ln28_83_reg_4388_reg_n_141,mul_ln28_83_reg_4388_reg_n_142,mul_ln28_83_reg_4388_reg_n_143,mul_ln28_83_reg_4388_reg_n_144,mul_ln28_83_reg_4388_reg_n_145,mul_ln28_83_reg_4388_reg_n_146,mul_ln28_83_reg_4388_reg_n_147,mul_ln28_83_reg_4388_reg_n_148,mul_ln28_83_reg_4388_reg_n_149,mul_ln28_83_reg_4388_reg_n_150,mul_ln28_83_reg_4388_reg_n_151,mul_ln28_83_reg_4388_reg_n_152,mul_ln28_83_reg_4388_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_83_reg_4388_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_83_reg_4388_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage72),
        .I1(ap_CS_fsm_pp0_stage71),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_19_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_83_reg_4388_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .I1(ap_CS_fsm_pp0_stage72),
        .O(ap_block_pp0_stage72_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_85_reg_3993_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_85_reg_3993_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_85_reg_3993_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_85_reg_3993_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_85_reg_3993_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage49_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage49_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1278_ce),
        .CEP(ap_block_pp0_stage51_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_85_reg_3993_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_85_reg_3993_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_85_reg_3993_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_85_reg_3993_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_85_reg_3993_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_85_reg_3993_reg_n_106,mul_ln28_85_reg_3993_reg_n_107,mul_ln28_85_reg_3993_reg_n_108,mul_ln28_85_reg_3993_reg_n_109,mul_ln28_85_reg_3993_reg_n_110,mul_ln28_85_reg_3993_reg_n_111,mul_ln28_85_reg_3993_reg_n_112,mul_ln28_85_reg_3993_reg_n_113,mul_ln28_85_reg_3993_reg_n_114,mul_ln28_85_reg_3993_reg_n_115,mul_ln28_85_reg_3993_reg_n_116,mul_ln28_85_reg_3993_reg_n_117,mul_ln28_85_reg_3993_reg_n_118,mul_ln28_85_reg_3993_reg_n_119,mul_ln28_85_reg_3993_reg_n_120,mul_ln28_85_reg_3993_reg_n_121,mul_ln28_85_reg_3993_reg_n_122,mul_ln28_85_reg_3993_reg_n_123,mul_ln28_85_reg_3993_reg_n_124,mul_ln28_85_reg_3993_reg_n_125,mul_ln28_85_reg_3993_reg_n_126,mul_ln28_85_reg_3993_reg_n_127,mul_ln28_85_reg_3993_reg_n_128,mul_ln28_85_reg_3993_reg_n_129,mul_ln28_85_reg_3993_reg_n_130,mul_ln28_85_reg_3993_reg_n_131,mul_ln28_85_reg_3993_reg_n_132,mul_ln28_85_reg_3993_reg_n_133,mul_ln28_85_reg_3993_reg_n_134,mul_ln28_85_reg_3993_reg_n_135,mul_ln28_85_reg_3993_reg_n_136,mul_ln28_85_reg_3993_reg_n_137,mul_ln28_85_reg_3993_reg_n_138,mul_ln28_85_reg_3993_reg_n_139,mul_ln28_85_reg_3993_reg_n_140,mul_ln28_85_reg_3993_reg_n_141,mul_ln28_85_reg_3993_reg_n_142,mul_ln28_85_reg_3993_reg_n_143,mul_ln28_85_reg_3993_reg_n_144,mul_ln28_85_reg_3993_reg_n_145,mul_ln28_85_reg_3993_reg_n_146,mul_ln28_85_reg_3993_reg_n_147,mul_ln28_85_reg_3993_reg_n_148,mul_ln28_85_reg_3993_reg_n_149,mul_ln28_85_reg_3993_reg_n_150,mul_ln28_85_reg_3993_reg_n_151,mul_ln28_85_reg_3993_reg_n_152,mul_ln28_85_reg_3993_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_85_reg_3993_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_85_reg_3993_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_1278_ce));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_85_reg_3993_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage51),
        .O(ap_block_pp0_stage51_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_87_reg_4156_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_87_reg_4156_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_87_reg_4156_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_87_reg_4156_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_87_reg_4156_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage58_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage58_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_24_in),
        .CEP(ap_block_pp0_stage60_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_87_reg_4156_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_87_reg_4156_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_87_reg_4156_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_87_reg_4156_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_87_reg_4156_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_87_reg_4156_reg_n_106,mul_ln28_87_reg_4156_reg_n_107,mul_ln28_87_reg_4156_reg_n_108,mul_ln28_87_reg_4156_reg_n_109,mul_ln28_87_reg_4156_reg_n_110,mul_ln28_87_reg_4156_reg_n_111,mul_ln28_87_reg_4156_reg_n_112,mul_ln28_87_reg_4156_reg_n_113,mul_ln28_87_reg_4156_reg_n_114,mul_ln28_87_reg_4156_reg_n_115,mul_ln28_87_reg_4156_reg_n_116,mul_ln28_87_reg_4156_reg_n_117,mul_ln28_87_reg_4156_reg_n_118,mul_ln28_87_reg_4156_reg_n_119,mul_ln28_87_reg_4156_reg_n_120,mul_ln28_87_reg_4156_reg_n_121,mul_ln28_87_reg_4156_reg_n_122,mul_ln28_87_reg_4156_reg_n_123,mul_ln28_87_reg_4156_reg_n_124,mul_ln28_87_reg_4156_reg_n_125,mul_ln28_87_reg_4156_reg_n_126,mul_ln28_87_reg_4156_reg_n_127,mul_ln28_87_reg_4156_reg_n_128,mul_ln28_87_reg_4156_reg_n_129,mul_ln28_87_reg_4156_reg_n_130,mul_ln28_87_reg_4156_reg_n_131,mul_ln28_87_reg_4156_reg_n_132,mul_ln28_87_reg_4156_reg_n_133,mul_ln28_87_reg_4156_reg_n_134,mul_ln28_87_reg_4156_reg_n_135,mul_ln28_87_reg_4156_reg_n_136,mul_ln28_87_reg_4156_reg_n_137,mul_ln28_87_reg_4156_reg_n_138,mul_ln28_87_reg_4156_reg_n_139,mul_ln28_87_reg_4156_reg_n_140,mul_ln28_87_reg_4156_reg_n_141,mul_ln28_87_reg_4156_reg_n_142,mul_ln28_87_reg_4156_reg_n_143,mul_ln28_87_reg_4156_reg_n_144,mul_ln28_87_reg_4156_reg_n_145,mul_ln28_87_reg_4156_reg_n_146,mul_ln28_87_reg_4156_reg_n_147,mul_ln28_87_reg_4156_reg_n_148,mul_ln28_87_reg_4156_reg_n_149,mul_ln28_87_reg_4156_reg_n_150,mul_ln28_87_reg_4156_reg_n_151,mul_ln28_87_reg_4156_reg_n_152,mul_ln28_87_reg_4156_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_87_reg_4156_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_87_reg_4156_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage60),
        .I1(ap_CS_fsm_pp0_stage59),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_24_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_87_reg_4156_reg_i_2
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage60),
        .O(ap_block_pp0_stage60_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_89_reg_3840_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_89_reg_3840_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_89_reg_3840_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_89_reg_3840_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_89_reg_3840_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage42_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage42_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1094_ce),
        .CEP(ap_block_pp0_stage44_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_89_reg_3840_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_89_reg_3840_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_89_reg_3840_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_89_reg_3840_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_89_reg_3840_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_89_reg_3840_reg_n_106,mul_ln28_89_reg_3840_reg_n_107,mul_ln28_89_reg_3840_reg_n_108,mul_ln28_89_reg_3840_reg_n_109,mul_ln28_89_reg_3840_reg_n_110,mul_ln28_89_reg_3840_reg_n_111,mul_ln28_89_reg_3840_reg_n_112,mul_ln28_89_reg_3840_reg_n_113,mul_ln28_89_reg_3840_reg_n_114,mul_ln28_89_reg_3840_reg_n_115,mul_ln28_89_reg_3840_reg_n_116,mul_ln28_89_reg_3840_reg_n_117,mul_ln28_89_reg_3840_reg_n_118,mul_ln28_89_reg_3840_reg_n_119,mul_ln28_89_reg_3840_reg_n_120,mul_ln28_89_reg_3840_reg_n_121,mul_ln28_89_reg_3840_reg_n_122,mul_ln28_89_reg_3840_reg_n_123,mul_ln28_89_reg_3840_reg_n_124,mul_ln28_89_reg_3840_reg_n_125,mul_ln28_89_reg_3840_reg_n_126,mul_ln28_89_reg_3840_reg_n_127,mul_ln28_89_reg_3840_reg_n_128,mul_ln28_89_reg_3840_reg_n_129,mul_ln28_89_reg_3840_reg_n_130,mul_ln28_89_reg_3840_reg_n_131,mul_ln28_89_reg_3840_reg_n_132,mul_ln28_89_reg_3840_reg_n_133,mul_ln28_89_reg_3840_reg_n_134,mul_ln28_89_reg_3840_reg_n_135,mul_ln28_89_reg_3840_reg_n_136,mul_ln28_89_reg_3840_reg_n_137,mul_ln28_89_reg_3840_reg_n_138,mul_ln28_89_reg_3840_reg_n_139,mul_ln28_89_reg_3840_reg_n_140,mul_ln28_89_reg_3840_reg_n_141,mul_ln28_89_reg_3840_reg_n_142,mul_ln28_89_reg_3840_reg_n_143,mul_ln28_89_reg_3840_reg_n_144,mul_ln28_89_reg_3840_reg_n_145,mul_ln28_89_reg_3840_reg_n_146,mul_ln28_89_reg_3840_reg_n_147,mul_ln28_89_reg_3840_reg_n_148,mul_ln28_89_reg_3840_reg_n_149,mul_ln28_89_reg_3840_reg_n_150,mul_ln28_89_reg_3840_reg_n_151,mul_ln28_89_reg_3840_reg_n_152,mul_ln28_89_reg_3840_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_89_reg_3840_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_89_reg_3840_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_1094_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_93_reg_3104_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_93_reg_3104_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_93_reg_3104_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_93_reg_3104_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_93_reg_3104_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage1_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage1_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_2_in),
        .CEP(ap_block_pp0_stage3_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_93_reg_3104_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_93_reg_3104_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_93_reg_3104_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_93_reg_3104_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_93_reg_3104_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_93_reg_3104_reg_n_106,mul_ln28_93_reg_3104_reg_n_107,mul_ln28_93_reg_3104_reg_n_108,mul_ln28_93_reg_3104_reg_n_109,mul_ln28_93_reg_3104_reg_n_110,mul_ln28_93_reg_3104_reg_n_111,mul_ln28_93_reg_3104_reg_n_112,mul_ln28_93_reg_3104_reg_n_113,mul_ln28_93_reg_3104_reg_n_114,mul_ln28_93_reg_3104_reg_n_115,mul_ln28_93_reg_3104_reg_n_116,mul_ln28_93_reg_3104_reg_n_117,mul_ln28_93_reg_3104_reg_n_118,mul_ln28_93_reg_3104_reg_n_119,mul_ln28_93_reg_3104_reg_n_120,mul_ln28_93_reg_3104_reg_n_121,mul_ln28_93_reg_3104_reg_n_122,mul_ln28_93_reg_3104_reg_n_123,mul_ln28_93_reg_3104_reg_n_124,mul_ln28_93_reg_3104_reg_n_125,mul_ln28_93_reg_3104_reg_n_126,mul_ln28_93_reg_3104_reg_n_127,mul_ln28_93_reg_3104_reg_n_128,mul_ln28_93_reg_3104_reg_n_129,mul_ln28_93_reg_3104_reg_n_130,mul_ln28_93_reg_3104_reg_n_131,mul_ln28_93_reg_3104_reg_n_132,mul_ln28_93_reg_3104_reg_n_133,mul_ln28_93_reg_3104_reg_n_134,mul_ln28_93_reg_3104_reg_n_135,mul_ln28_93_reg_3104_reg_n_136,mul_ln28_93_reg_3104_reg_n_137,mul_ln28_93_reg_3104_reg_n_138,mul_ln28_93_reg_3104_reg_n_139,mul_ln28_93_reg_3104_reg_n_140,mul_ln28_93_reg_3104_reg_n_141,mul_ln28_93_reg_3104_reg_n_142,mul_ln28_93_reg_3104_reg_n_143,mul_ln28_93_reg_3104_reg_n_144,mul_ln28_93_reg_3104_reg_n_145,mul_ln28_93_reg_3104_reg_n_146,mul_ln28_93_reg_3104_reg_n_147,mul_ln28_93_reg_3104_reg_n_148,mul_ln28_93_reg_3104_reg_n_149,mul_ln28_93_reg_3104_reg_n_150,mul_ln28_93_reg_3104_reg_n_151,mul_ln28_93_reg_3104_reg_n_152,mul_ln28_93_reg_3104_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_93_reg_3104_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_93_reg_3104_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U42_n_19),
        .O(p_2_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_96_reg_4035_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_96_reg_4035_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_96_reg_4035_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_96_reg_4035_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_96_reg_4035_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage52_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage52_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_26_in),
        .CEP(ap_block_pp0_stage54_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_96_reg_4035_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_96_reg_4035_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_96_reg_4035_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_96_reg_4035_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_96_reg_4035_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_96_reg_4035_reg_n_106,mul_ln28_96_reg_4035_reg_n_107,mul_ln28_96_reg_4035_reg_n_108,mul_ln28_96_reg_4035_reg_n_109,mul_ln28_96_reg_4035_reg_n_110,mul_ln28_96_reg_4035_reg_n_111,mul_ln28_96_reg_4035_reg_n_112,mul_ln28_96_reg_4035_reg_n_113,mul_ln28_96_reg_4035_reg_n_114,mul_ln28_96_reg_4035_reg_n_115,mul_ln28_96_reg_4035_reg_n_116,mul_ln28_96_reg_4035_reg_n_117,mul_ln28_96_reg_4035_reg_n_118,mul_ln28_96_reg_4035_reg_n_119,mul_ln28_96_reg_4035_reg_n_120,mul_ln28_96_reg_4035_reg_n_121,mul_ln28_96_reg_4035_reg_n_122,mul_ln28_96_reg_4035_reg_n_123,mul_ln28_96_reg_4035_reg_n_124,mul_ln28_96_reg_4035_reg_n_125,mul_ln28_96_reg_4035_reg_n_126,mul_ln28_96_reg_4035_reg_n_127,mul_ln28_96_reg_4035_reg_n_128,mul_ln28_96_reg_4035_reg_n_129,mul_ln28_96_reg_4035_reg_n_130,mul_ln28_96_reg_4035_reg_n_131,mul_ln28_96_reg_4035_reg_n_132,mul_ln28_96_reg_4035_reg_n_133,mul_ln28_96_reg_4035_reg_n_134,mul_ln28_96_reg_4035_reg_n_135,mul_ln28_96_reg_4035_reg_n_136,mul_ln28_96_reg_4035_reg_n_137,mul_ln28_96_reg_4035_reg_n_138,mul_ln28_96_reg_4035_reg_n_139,mul_ln28_96_reg_4035_reg_n_140,mul_ln28_96_reg_4035_reg_n_141,mul_ln28_96_reg_4035_reg_n_142,mul_ln28_96_reg_4035_reg_n_143,mul_ln28_96_reg_4035_reg_n_144,mul_ln28_96_reg_4035_reg_n_145,mul_ln28_96_reg_4035_reg_n_146,mul_ln28_96_reg_4035_reg_n_147,mul_ln28_96_reg_4035_reg_n_148,mul_ln28_96_reg_4035_reg_n_149,mul_ln28_96_reg_4035_reg_n_150,mul_ln28_96_reg_4035_reg_n_151,mul_ln28_96_reg_4035_reg_n_152,mul_ln28_96_reg_4035_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_96_reg_4035_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_96_reg_4035_reg_i_1
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage52),
        .O(ap_block_pp0_stage52_11001));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_96_reg_4035_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage53),
        .I1(ap_CS_fsm_pp0_stage54),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(p_26_in));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_96_reg_4035_reg_i_3
       (.I0(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .I1(ap_CS_fsm_pp0_stage54),
        .O(ap_block_pp0_stage54_11001));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_97_reg_3729_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_97_reg_3729_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_97_reg_3729_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_97_reg_3729_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_97_reg_3729_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage36_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage36_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_962_ce),
        .CEP(ap_block_pp0_stage38_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_97_reg_3729_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_97_reg_3729_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_97_reg_3729_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_97_reg_3729_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_97_reg_3729_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_97_reg_3729_reg_n_106,mul_ln28_97_reg_3729_reg_n_107,mul_ln28_97_reg_3729_reg_n_108,mul_ln28_97_reg_3729_reg_n_109,mul_ln28_97_reg_3729_reg_n_110,mul_ln28_97_reg_3729_reg_n_111,mul_ln28_97_reg_3729_reg_n_112,mul_ln28_97_reg_3729_reg_n_113,mul_ln28_97_reg_3729_reg_n_114,mul_ln28_97_reg_3729_reg_n_115,mul_ln28_97_reg_3729_reg_n_116,mul_ln28_97_reg_3729_reg_n_117,mul_ln28_97_reg_3729_reg_n_118,mul_ln28_97_reg_3729_reg_n_119,mul_ln28_97_reg_3729_reg_n_120,mul_ln28_97_reg_3729_reg_n_121,mul_ln28_97_reg_3729_reg_n_122,mul_ln28_97_reg_3729_reg_n_123,mul_ln28_97_reg_3729_reg_n_124,mul_ln28_97_reg_3729_reg_n_125,mul_ln28_97_reg_3729_reg_n_126,mul_ln28_97_reg_3729_reg_n_127,mul_ln28_97_reg_3729_reg_n_128,mul_ln28_97_reg_3729_reg_n_129,mul_ln28_97_reg_3729_reg_n_130,mul_ln28_97_reg_3729_reg_n_131,mul_ln28_97_reg_3729_reg_n_132,mul_ln28_97_reg_3729_reg_n_133,mul_ln28_97_reg_3729_reg_n_134,mul_ln28_97_reg_3729_reg_n_135,mul_ln28_97_reg_3729_reg_n_136,mul_ln28_97_reg_3729_reg_n_137,mul_ln28_97_reg_3729_reg_n_138,mul_ln28_97_reg_3729_reg_n_139,mul_ln28_97_reg_3729_reg_n_140,mul_ln28_97_reg_3729_reg_n_141,mul_ln28_97_reg_3729_reg_n_142,mul_ln28_97_reg_3729_reg_n_143,mul_ln28_97_reg_3729_reg_n_144,mul_ln28_97_reg_3729_reg_n_145,mul_ln28_97_reg_3729_reg_n_146,mul_ln28_97_reg_3729_reg_n_147,mul_ln28_97_reg_3729_reg_n_148,mul_ln28_97_reg_3729_reg_n_149,mul_ln28_97_reg_3729_reg_n_150,mul_ln28_97_reg_3729_reg_n_151,mul_ln28_97_reg_3729_reg_n_152,mul_ln28_97_reg_3729_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_97_reg_3729_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_97_reg_3729_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(ap_CS_fsm_pp0_stage37),
        .I2(mac_muladd_9s_9s_18s_18_4_1_U46_n_20),
        .O(grp_fu_962_ce));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln28_9_reg_3148_reg
       (.A({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln28_9_reg_3148_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2[8],diff_10_fu_337_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln28_9_reg_3148_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln28_9_reg_3148_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln28_9_reg_3148_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage5_11001),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage5_11001),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_246_ce),
        .CEP(ap_block_pp0_stage7_11001),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln28_9_reg_3148_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln28_9_reg_3148_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln28_9_reg_3148_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln28_9_reg_3148_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln28_9_reg_3148_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln28_9_reg_3148_reg_n_106,mul_ln28_9_reg_3148_reg_n_107,mul_ln28_9_reg_3148_reg_n_108,mul_ln28_9_reg_3148_reg_n_109,mul_ln28_9_reg_3148_reg_n_110,mul_ln28_9_reg_3148_reg_n_111,mul_ln28_9_reg_3148_reg_n_112,mul_ln28_9_reg_3148_reg_n_113,mul_ln28_9_reg_3148_reg_n_114,mul_ln28_9_reg_3148_reg_n_115,mul_ln28_9_reg_3148_reg_n_116,mul_ln28_9_reg_3148_reg_n_117,mul_ln28_9_reg_3148_reg_n_118,mul_ln28_9_reg_3148_reg_n_119,mul_ln28_9_reg_3148_reg_n_120,mul_ln28_9_reg_3148_reg_n_121,mul_ln28_9_reg_3148_reg_n_122,mul_ln28_9_reg_3148_reg_n_123,mul_ln28_9_reg_3148_reg_n_124,mul_ln28_9_reg_3148_reg_n_125,mul_ln28_9_reg_3148_reg_n_126,mul_ln28_9_reg_3148_reg_n_127,mul_ln28_9_reg_3148_reg_n_128,mul_ln28_9_reg_3148_reg_n_129,mul_ln28_9_reg_3148_reg_n_130,mul_ln28_9_reg_3148_reg_n_131,mul_ln28_9_reg_3148_reg_n_132,mul_ln28_9_reg_3148_reg_n_133,mul_ln28_9_reg_3148_reg_n_134,mul_ln28_9_reg_3148_reg_n_135,mul_ln28_9_reg_3148_reg_n_136,mul_ln28_9_reg_3148_reg_n_137,mul_ln28_9_reg_3148_reg_n_138,mul_ln28_9_reg_3148_reg_n_139,mul_ln28_9_reg_3148_reg_n_140,mul_ln28_9_reg_3148_reg_n_141,mul_ln28_9_reg_3148_reg_n_142,mul_ln28_9_reg_3148_reg_n_143,mul_ln28_9_reg_3148_reg_n_144,mul_ln28_9_reg_3148_reg_n_145,mul_ln28_9_reg_3148_reg_n_146,mul_ln28_9_reg_3148_reg_n_147,mul_ln28_9_reg_3148_reg_n_148,mul_ln28_9_reg_3148_reg_n_149,mul_ln28_9_reg_3148_reg_n_150,mul_ln28_9_reg_3148_reg_n_151,mul_ln28_9_reg_3148_reg_n_152,mul_ln28_9_reg_3148_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln28_9_reg_3148_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    mul_ln28_9_reg_3148_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(mac_muladd_9s_9s_18s_19_4_1_U39_n_20),
        .O(grp_fu_246_ce));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_10
       (.I0(reg_130[2]),
        .I1(reg_126[2]),
        .O(mul_ln28_9_reg_3148_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_11
       (.I0(reg_130[1]),
        .I1(reg_126[1]),
        .O(mul_ln28_9_reg_3148_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_12
       (.I0(reg_130[0]),
        .I1(reg_126[0]),
        .O(mul_ln28_9_reg_3148_reg_i_12_n_0));
  CARRY4 mul_ln28_9_reg_3148_reg_i_2
       (.CI(mul_ln28_9_reg_3148_reg_i_3_n_0),
        .CO(NLW_mul_ln28_9_reg_3148_reg_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln28_9_reg_3148_reg_i_2_O_UNCONNECTED[3:1],diff_10_fu_337_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 mul_ln28_9_reg_3148_reg_i_3
       (.CI(mul_ln28_9_reg_3148_reg_i_4_n_0),
        .CO({mul_ln28_9_reg_3148_reg_i_3_n_0,mul_ln28_9_reg_3148_reg_i_3_n_1,mul_ln28_9_reg_3148_reg_i_3_n_2,mul_ln28_9_reg_3148_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_130[7:4]),
        .O(diff_10_fu_337_p2[7:4]),
        .S({mul_ln28_9_reg_3148_reg_i_5_n_0,mul_ln28_9_reg_3148_reg_i_6_n_0,mul_ln28_9_reg_3148_reg_i_7_n_0,mul_ln28_9_reg_3148_reg_i_8_n_0}));
  CARRY4 mul_ln28_9_reg_3148_reg_i_4
       (.CI(1'b0),
        .CO({mul_ln28_9_reg_3148_reg_i_4_n_0,mul_ln28_9_reg_3148_reg_i_4_n_1,mul_ln28_9_reg_3148_reg_i_4_n_2,mul_ln28_9_reg_3148_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI(reg_130[3:0]),
        .O(diff_10_fu_337_p2[3:0]),
        .S({mul_ln28_9_reg_3148_reg_i_9_n_0,mul_ln28_9_reg_3148_reg_i_10_n_0,mul_ln28_9_reg_3148_reg_i_11_n_0,mul_ln28_9_reg_3148_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_5
       (.I0(reg_130[7]),
        .I1(reg_126[7]),
        .O(mul_ln28_9_reg_3148_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_6
       (.I0(reg_130[6]),
        .I1(reg_126[6]),
        .O(mul_ln28_9_reg_3148_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_7
       (.I0(reg_130[5]),
        .I1(reg_126[5]),
        .O(mul_ln28_9_reg_3148_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_8
       (.I0(reg_130[4]),
        .I1(reg_126[4]),
        .O(mul_ln28_9_reg_3148_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_9_reg_3148_reg_i_9
       (.I0(reg_130[3]),
        .I1(reg_126[3]),
        .O(mul_ln28_9_reg_3148_reg_i_9_n_0));
  FDRE \reg_110_reg[0] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[0]),
        .Q(reg_110[0]),
        .R(1'b0));
  FDRE \reg_110_reg[1] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[1]),
        .Q(reg_110[1]),
        .R(1'b0));
  FDRE \reg_110_reg[2] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[2]),
        .Q(reg_110[2]),
        .R(1'b0));
  FDRE \reg_110_reg[3] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[3]),
        .Q(reg_110[3]),
        .R(1'b0));
  FDRE \reg_110_reg[4] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[4]),
        .Q(reg_110[4]),
        .R(1'b0));
  FDRE \reg_110_reg[5] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[5]),
        .Q(reg_110[5]),
        .R(1'b0));
  FDRE \reg_110_reg[6] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[6]),
        .Q(reg_110[6]),
        .R(1'b0));
  FDRE \reg_110_reg[7] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_in_data_dout[7]),
        .Q(reg_110[7]),
        .R(1'b0));
  FDRE \reg_114_reg[0] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[0]),
        .Q(reg_114[0]),
        .R(1'b0));
  FDRE \reg_114_reg[1] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[1]),
        .Q(reg_114[1]),
        .R(1'b0));
  FDRE \reg_114_reg[2] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[2]),
        .Q(reg_114[2]),
        .R(1'b0));
  FDRE \reg_114_reg[3] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[3]),
        .Q(reg_114[3]),
        .R(1'b0));
  FDRE \reg_114_reg[4] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[4]),
        .Q(reg_114[4]),
        .R(1'b0));
  FDRE \reg_114_reg[5] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[5]),
        .Q(reg_114[5]),
        .R(1'b0));
  FDRE \reg_114_reg[6] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[6]),
        .Q(reg_114[6]),
        .R(1'b0));
  FDRE \reg_114_reg[7] 
       (.C(ap_clk),
        .CE(reg_1100),
        .D(img_template_data_dout[7]),
        .Q(reg_114[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFEFFFEFEFE)) 
    \reg_118[7]_i_1 
       (.I0(\reg_118[7]_i_2_n_0 ),
        .I1(\reg_118[7]_i_3_n_0 ),
        .I2(control_s_axi_U_n_20),
        .I3(ap_CS_fsm_pp0_stage65),
        .I4(flow_control_loop_pipe_U_n_1),
        .I5(ap_CS_fsm_pp0_stage40),
        .O(reg_1180));
  LUT6 #(
    .INIT(64'hC000C000C0008000)) 
    \reg_118[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(img_in_data_empty_n),
        .I3(img_template_data_empty_n),
        .I4(ap_CS_fsm_pp0_stage33),
        .I5(ap_CS_fsm_pp0_stage34),
        .O(\reg_118[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \reg_118[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage84),
        .I2(ap_CS_fsm_pp0_stage83),
        .I3(flow_control_loop_pipe_U_n_1),
        .I4(ap_CS_fsm_pp0_stage58),
        .I5(ap_CS_fsm_pp0_stage59),
        .O(\reg_118[7]_i_3_n_0 ));
  FDRE \reg_118_reg[0] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[0]),
        .Q(reg_118[0]),
        .R(1'b0));
  FDRE \reg_118_reg[1] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[1]),
        .Q(reg_118[1]),
        .R(1'b0));
  FDRE \reg_118_reg[2] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[2]),
        .Q(reg_118[2]),
        .R(1'b0));
  FDRE \reg_118_reg[3] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[3]),
        .Q(reg_118[3]),
        .R(1'b0));
  FDRE \reg_118_reg[4] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[4]),
        .Q(reg_118[4]),
        .R(1'b0));
  FDRE \reg_118_reg[5] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[5]),
        .Q(reg_118[5]),
        .R(1'b0));
  FDRE \reg_118_reg[6] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[6]),
        .Q(reg_118[6]),
        .R(1'b0));
  FDRE \reg_118_reg[7] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_in_data_dout[7]),
        .Q(reg_118[7]),
        .R(1'b0));
  FDRE \reg_122_reg[0] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[0]),
        .Q(reg_122[0]),
        .R(1'b0));
  FDRE \reg_122_reg[1] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[1]),
        .Q(reg_122[1]),
        .R(1'b0));
  FDRE \reg_122_reg[2] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[2]),
        .Q(reg_122[2]),
        .R(1'b0));
  FDRE \reg_122_reg[3] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[3]),
        .Q(reg_122[3]),
        .R(1'b0));
  FDRE \reg_122_reg[4] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[4]),
        .Q(reg_122[4]),
        .R(1'b0));
  FDRE \reg_122_reg[5] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[5]),
        .Q(reg_122[5]),
        .R(1'b0));
  FDRE \reg_122_reg[6] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[6]),
        .Q(reg_122[6]),
        .R(1'b0));
  FDRE \reg_122_reg[7] 
       (.C(ap_clk),
        .CE(reg_1180),
        .D(img_template_data_dout[7]),
        .Q(reg_122[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_126[7]_i_1 
       (.I0(\reg_126[7]_i_2_n_0 ),
        .I1(\reg_126[7]_i_3_n_0 ),
        .I2(\reg_126[7]_i_4_n_0 ),
        .I3(\reg_126[7]_i_5_n_0 ),
        .O(reg_1260));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_126[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage32),
        .I1(ap_CS_fsm_pp0_stage41),
        .I2(ap_CS_fsm_pp0_stage44),
        .I3(ap_CS_fsm_pp0_stage38),
        .I4(flow_control_loop_pipe_U_n_1),
        .I5(ap_CS_fsm_pp0_stage35),
        .O(\reg_126[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFF00FF00)) 
    \reg_126[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(control_s_axi_U_n_21),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(flow_control_loop_pipe_U_n_1),
        .O(\reg_126[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_126[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage82),
        .I1(ap_CS_fsm_pp0_stage91),
        .I2(ap_CS_fsm_pp0_stage94),
        .I3(ap_CS_fsm_pp0_stage88),
        .I4(flow_control_loop_pipe_U_n_1),
        .I5(ap_CS_fsm_pp0_stage85),
        .O(\reg_126[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_126[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage57),
        .I1(ap_CS_fsm_pp0_stage66),
        .I2(ap_CS_fsm_pp0_stage69),
        .I3(ap_CS_fsm_pp0_stage63),
        .I4(flow_control_loop_pipe_U_n_1),
        .I5(ap_CS_fsm_pp0_stage60),
        .O(\reg_126[7]_i_5_n_0 ));
  FDRE \reg_126_reg[0] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[0]),
        .Q(reg_126[0]),
        .R(1'b0));
  FDRE \reg_126_reg[1] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[1]),
        .Q(reg_126[1]),
        .R(1'b0));
  FDRE \reg_126_reg[2] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[2]),
        .Q(reg_126[2]),
        .R(1'b0));
  FDRE \reg_126_reg[3] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[3]),
        .Q(reg_126[3]),
        .R(1'b0));
  FDRE \reg_126_reg[4] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[4]),
        .Q(reg_126[4]),
        .R(1'b0));
  FDRE \reg_126_reg[5] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[5]),
        .Q(reg_126[5]),
        .R(1'b0));
  FDRE \reg_126_reg[6] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[6]),
        .Q(reg_126[6]),
        .R(1'b0));
  FDRE \reg_126_reg[7] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_in_data_dout[7]),
        .Q(reg_126[7]),
        .R(1'b0));
  FDRE \reg_130_reg[0] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[0]),
        .Q(reg_130[0]),
        .R(1'b0));
  FDRE \reg_130_reg[1] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[1]),
        .Q(reg_130[1]),
        .R(1'b0));
  FDRE \reg_130_reg[2] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[2]),
        .Q(reg_130[2]),
        .R(1'b0));
  FDRE \reg_130_reg[3] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[3]),
        .Q(reg_130[3]),
        .R(1'b0));
  FDRE \reg_130_reg[4] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[4]),
        .Q(reg_130[4]),
        .R(1'b0));
  FDRE \reg_130_reg[5] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[5]),
        .Q(reg_130[5]),
        .R(1'b0));
  FDRE \reg_130_reg[6] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[6]),
        .Q(reg_130[6]),
        .R(1'b0));
  FDRE \reg_130_reg[7] 
       (.C(ap_clk),
        .CE(reg_1260),
        .D(img_template_data_dout[7]),
        .Q(reg_130[7]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[39]),
        .Q(img_out_data_din[0]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[49]),
        .Q(img_out_data_din[10]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[50]),
        .Q(img_out_data_din[11]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[51]),
        .Q(img_out_data_din[12]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[52]),
        .Q(img_out_data_din[13]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[53]),
        .Q(img_out_data_din[14]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[54]),
        .Q(img_out_data_din[15]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[40]),
        .Q(img_out_data_din[1]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[41]),
        .Q(img_out_data_din[2]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[42]),
        .Q(img_out_data_din[3]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[43]),
        .Q(img_out_data_din[4]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[44]),
        .Q(img_out_data_din[5]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[45]),
        .Q(img_out_data_din[6]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[46]),
        .Q(img_out_data_din[7]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[47]),
        .Q(img_out_data_din[8]),
        .R(1'b0));
  FDRE \result_reg_5008_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage15_11001),
        .D(buff2_reg__0[48]),
        .Q(img_out_data_din[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rsum_reg_4998[23]_i_3 
       (.I0(add_ln28_97_reg_4993[22]),
        .O(\rsum_reg_4998[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[23]_i_4 
       (.I0(add_ln28_97_reg_4993[22]),
        .I1(add_ln28_48_reg_4140[22]),
        .O(\rsum_reg_4998[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[23]_i_5 
       (.I0(add_ln28_97_reg_4993[21]),
        .I1(add_ln28_48_reg_4140[21]),
        .O(\rsum_reg_4998[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[23]_i_6 
       (.I0(add_ln28_97_reg_4993[20]),
        .I1(add_ln28_48_reg_4140[20]),
        .O(\rsum_reg_4998[23]_i_6_n_0 ));
  FDRE \rsum_reg_4998_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[17]),
        .Q(rsum_reg_4998[17]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[18]),
        .Q(rsum_reg_4998[18]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[19]),
        .Q(rsum_reg_4998[19]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[20]),
        .Q(rsum_reg_4998[20]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[21]),
        .Q(rsum_reg_4998[21]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[22]),
        .Q(rsum_reg_4998[22]),
        .R(1'b0));
  FDRE \rsum_reg_4998_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage10_11001),
        .D(rsum_fu_2572_p2[23]),
        .Q(rsum_reg_4998[23]),
        .R(1'b0));
  CARRY4 \rsum_reg_4998_reg[23]_i_2 
       (.CI(mul_32ns_34ns_55_5_1_U1_n_20),
        .CO({\NLW_rsum_reg_4998_reg[23]_i_2_CO_UNCONNECTED [3],\rsum_reg_4998_reg[23]_i_2_n_1 ,\rsum_reg_4998_reg[23]_i_2_n_2 ,\rsum_reg_4998_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rsum_reg_4998[23]_i_3_n_0 ,add_ln28_97_reg_4993[21:20]}),
        .O(rsum_fu_2572_p2[23:20]),
        .S({1'b1,\rsum_reg_4998[23]_i_4_n_0 ,\rsum_reg_4998[23]_i_5_n_0 ,\rsum_reg_4998[23]_i_6_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_control_s_axi
   (ap_rst_n_inv,
    interrupt,
    ap_rst_n_0,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    D,
    ap_start,
    grp_fu_2482_ce,
    grp_fu_3057_ce,
    p_7_in,
    add_ln28_89_reg_49370,
    grp_fu_3043_ce,
    grp_fu_3050_ce,
    img_in_data_read,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[29] ,
    E,
    img_template_data_empty_n_0,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RDATA,
    ap_clk,
    ap_rst_n,
    Q,
    mul_ln28_2_reg_4948_reg,
    ap_enable_reg_pp0_iter1,
    img_out_data_full_n,
    ap_enable_reg_pp0_iter0_reg,
    int_ap_start_reg_0,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    p_4_in,
    icmp_ln13_reg_3089_pp0_iter1_reg,
    img_in_data_empty_n,
    img_template_data_empty_n,
    \ap_CS_fsm_reg[17] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    int_ap_start_reg_1,
    s_axi_control_ARADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWADDR,
    ap_block_pp0_stage16_11001);
  output ap_rst_n_inv;
  output interrupt;
  output ap_rst_n_0;
  output ap_enable_reg_pp0_iter0;
  output ap_enable_reg_pp0_iter1_reg;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [2:0]D;
  output ap_start;
  output grp_fu_2482_ce;
  output grp_fu_3057_ce;
  output p_7_in;
  output add_ln28_89_reg_49370;
  output grp_fu_3043_ce;
  output grp_fu_3050_ce;
  output img_in_data_read;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[29] ;
  output [0:0]E;
  output [0:0]img_template_data_empty_n_0;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [5:0]s_axi_control_RDATA;
  input ap_clk;
  input ap_rst_n;
  input [99:0]Q;
  input mul_ln28_2_reg_4948_reg;
  input ap_enable_reg_pp0_iter1;
  input img_out_data_full_n;
  input ap_enable_reg_pp0_iter0_reg;
  input int_ap_start_reg_0;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input [0:0]s_axi_control_WSTRB;
  input [2:0]s_axi_control_WDATA;
  input p_4_in;
  input icmp_ln13_reg_3089_pp0_iter1_reg;
  input img_in_data_empty_n;
  input img_template_data_empty_n;
  input \ap_CS_fsm_reg[17] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input int_ap_start_reg_1;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_AWVALID;
  input [1:0]s_axi_control_AWADDR;
  input ap_block_pp0_stage16_11001;

  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [99:0]Q;
  wire add_ln28_89_reg_49370;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire \ap_CS_fsm[0]_i_5_n_0 ;
  wire \ap_CS_fsm[17]_i_2_n_0 ;
  wire \ap_CS_fsm[17]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_idle;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_4_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire grp_fu_2482_ce;
  wire grp_fu_3043_ce;
  wire grp_fu_3050_ce;
  wire grp_fu_3057_ce;
  wire icmp_ln13_reg_3089_pp0_iter1_reg;
  wire img_in_data_empty_n;
  wire img_in_data_read;
  wire img_out_data_full_n;
  wire img_template_data_empty_n;
  wire [0:0]img_template_data_empty_n_0;
  wire img_template_data_read_INST_0_i_10_n_0;
  wire img_template_data_read_INST_0_i_11_n_0;
  wire img_template_data_read_INST_0_i_12_n_0;
  wire img_template_data_read_INST_0_i_13_n_0;
  wire img_template_data_read_INST_0_i_14_n_0;
  wire img_template_data_read_INST_0_i_15_n_0;
  wire img_template_data_read_INST_0_i_16_n_0;
  wire img_template_data_read_INST_0_i_17_n_0;
  wire img_template_data_read_INST_0_i_18_n_0;
  wire img_template_data_read_INST_0_i_19_n_0;
  wire img_template_data_read_INST_0_i_1_n_0;
  wire img_template_data_read_INST_0_i_20_n_0;
  wire img_template_data_read_INST_0_i_21_n_0;
  wire img_template_data_read_INST_0_i_22_n_0;
  wire img_template_data_read_INST_0_i_23_n_0;
  wire img_template_data_read_INST_0_i_24_n_0;
  wire img_template_data_read_INST_0_i_25_n_0;
  wire img_template_data_read_INST_0_i_26_n_0;
  wire img_template_data_read_INST_0_i_27_n_0;
  wire img_template_data_read_INST_0_i_28_n_0;
  wire img_template_data_read_INST_0_i_29_n_0;
  wire img_template_data_read_INST_0_i_2_n_0;
  wire img_template_data_read_INST_0_i_30_n_0;
  wire img_template_data_read_INST_0_i_31_n_0;
  wire img_template_data_read_INST_0_i_32_n_0;
  wire img_template_data_read_INST_0_i_33_n_0;
  wire img_template_data_read_INST_0_i_3_n_0;
  wire img_template_data_read_INST_0_i_4_n_0;
  wire img_template_data_read_INST_0_i_6_n_0;
  wire img_template_data_read_INST_0_i_8_n_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire mul_ln28_2_reg_4948_reg;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire p_4_in;
  wire p_7_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \reg_110[7]_i_2_n_0 ;
  wire \reg_110[7]_i_3_n_0 ;
  wire \reg_110[7]_i_4_n_0 ;
  wire \reg_110[7]_i_5_n_0 ;
  wire \reg_110[7]_i_6_n_0 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [1:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [5:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln28_87_reg_4910[18]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[99]),
        .O(img_template_data_empty_n_0));
  LUT4 #(
    .INIT(16'h80F0)) 
    \add_ln28_88_reg_4932[19]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(Q[0]),
        .I3(ap_start),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(p_4_in),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(\ap_CS_fsm[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm[0]_i_4_n_0 ),
        .I5(\ap_CS_fsm[0]_i_5_n_0 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(img_out_data_full_n),
        .I1(Q[16]),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(icmp_ln13_reg_3089_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000F0000004F00)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(icmp_ln13_reg_3089_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[0]),
        .I4(ap_start),
        .I5(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\ap_CS_fsm[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFEFEEEEEFEFE)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm[17]_i_2_n_0 ),
        .I1(\ap_CS_fsm[17]_i_3_n_0 ),
        .I2(Q[17]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[17] ),
        .I5(Q[16]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(img_out_data_full_n),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(Q[16]),
        .I3(icmp_ln13_reg_3089_pp0_iter1_reg),
        .I4(Q[0]),
        .I5(ap_start),
        .O(\ap_CS_fsm[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \ap_CS_fsm[17]_i_3 
       (.I0(Q[0]),
        .I1(img_out_data_full_n),
        .I2(Q[16]),
        .I3(img_template_data_empty_n),
        .I4(img_in_data_empty_n),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\ap_CS_fsm[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF080808C8C8C8C8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_start),
        .I2(Q[0]),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'h8AAA00AA80008000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[99]),
        .I3(mul_ln28_2_reg_4948_reg),
        .I4(\ap_CS_fsm[0]_i_2_n_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFF2FFFFFFF00FF00)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img_out_data_full_n),
        .I2(Q[16]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0),
        .I4(mul_ln28_2_reg_4948_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(Q[99]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .I3(int_ap_start_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_0),
        .I5(\ap_CS_fsm[0]_i_3_n_0 ),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_3
       (.I0(int_ap_start_reg_1),
        .I1(int_ap_start_reg_0),
        .I2(mul_ln28_2_reg_4948_reg),
        .I3(Q[99]),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_4
       (.I0(ap_start),
        .I1(Q[0]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    auto_restart_status_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(p_0_in[7]),
        .I4(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    img_template_data_read_INST_0
       (.I0(img_template_data_read_INST_0_i_1_n_0),
        .I1(img_template_data_read_INST_0_i_2_n_0),
        .I2(img_template_data_read_INST_0_i_3_n_0),
        .I3(img_template_data_read_INST_0_i_4_n_0),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(img_template_data_read_INST_0_i_6_n_0),
        .O(img_in_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    img_template_data_read_INST_0_i_1
       (.I0(int_ap_start_reg_1),
        .I1(img_template_data_read_INST_0_i_8_n_0),
        .I2(\ap_CS_fsm_reg[29] ),
        .I3(img_template_data_read_INST_0_i_10_n_0),
        .I4(img_template_data_read_INST_0_i_11_n_0),
        .I5(img_template_data_read_INST_0_i_12_n_0),
        .O(img_template_data_read_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    img_template_data_read_INST_0_i_10
       (.I0(Q[32]),
        .I1(Q[31]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(int_ap_start_reg_1),
        .I5(img_template_data_read_INST_0_i_25_n_0),
        .O(img_template_data_read_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    img_template_data_read_INST_0_i_11
       (.I0(Q[38]),
        .I1(Q[37]),
        .I2(Q[36]),
        .I3(int_ap_start_reg_1),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(img_template_data_read_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    img_template_data_read_INST_0_i_12
       (.I0(Q[57]),
        .I1(Q[56]),
        .I2(Q[44]),
        .I3(Q[43]),
        .I4(int_ap_start_reg_1),
        .I5(img_template_data_read_INST_0_i_26_n_0),
        .O(img_template_data_read_INST_0_i_12_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_13
       (.I0(Q[85]),
        .I1(Q[84]),
        .I2(Q[83]),
        .O(img_template_data_read_INST_0_i_13_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_14
       (.I0(Q[88]),
        .I1(Q[87]),
        .I2(Q[86]),
        .O(img_template_data_read_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    img_template_data_read_INST_0_i_15
       (.I0(img_template_data_read_INST_0_i_27_n_0),
        .I1(Q[91]),
        .I2(Q[90]),
        .I3(int_ap_start_reg_1),
        .I4(Q[81]),
        .I5(Q[82]),
        .O(img_template_data_read_INST_0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    img_template_data_read_INST_0_i_16
       (.I0(img_template_data_read_INST_0_i_28_n_0),
        .I1(img_template_data_read_INST_0_i_29_n_0),
        .I2(img_template_data_read_INST_0_i_30_n_0),
        .I3(Q[99]),
        .I4(int_ap_start_reg_1),
        .O(img_template_data_read_INST_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    img_template_data_read_INST_0_i_17
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(img_in_data_empty_n),
        .I3(img_template_data_empty_n),
        .O(img_template_data_read_INST_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    img_template_data_read_INST_0_i_18
       (.I0(img_template_data_read_INST_0_i_31_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(img_template_data_read_INST_0_i_32_n_0),
        .O(img_template_data_read_INST_0_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    img_template_data_read_INST_0_i_19
       (.I0(Q[53]),
        .I1(Q[51]),
        .I2(Q[52]),
        .I3(Q[78]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(img_template_data_read_INST_0_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFC8)) 
    img_template_data_read_INST_0_i_2
       (.I0(img_template_data_read_INST_0_i_13_n_0),
        .I1(int_ap_start_reg_1),
        .I2(img_template_data_read_INST_0_i_14_n_0),
        .I3(img_template_data_read_INST_0_i_15_n_0),
        .I4(img_template_data_read_INST_0_i_16_n_0),
        .O(img_template_data_read_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    img_template_data_read_INST_0_i_20
       (.I0(Q[98]),
        .I1(Q[96]),
        .I2(Q[97]),
        .I3(Q[28]),
        .I4(Q[26]),
        .I5(Q[27]),
        .O(img_template_data_read_INST_0_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    img_template_data_read_INST_0_i_21
       (.I0(Q[39]),
        .I1(Q[45]),
        .I2(Q[8]),
        .I3(Q[20]),
        .I4(img_template_data_read_INST_0_i_33_n_0),
        .O(img_template_data_read_INST_0_i_21_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_22
       (.I0(Q[63]),
        .I1(Q[62]),
        .I2(Q[61]),
        .O(img_template_data_read_INST_0_i_22_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_23
       (.I0(Q[60]),
        .I1(Q[59]),
        .I2(Q[58]),
        .O(img_template_data_read_INST_0_i_23_n_0));
  LUT3 #(
    .INIT(8'h2F)) 
    img_template_data_read_INST_0_i_24
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img_out_data_full_n),
        .I2(Q[16]),
        .O(img_template_data_read_INST_0_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    img_template_data_read_INST_0_i_25
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(img_template_data_read_INST_0_i_25_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_26
       (.I0(Q[35]),
        .I1(Q[34]),
        .I2(Q[33]),
        .O(img_template_data_read_INST_0_i_26_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_27
       (.I0(Q[94]),
        .I1(Q[93]),
        .I2(Q[92]),
        .O(img_template_data_read_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    img_template_data_read_INST_0_i_28
       (.I0(Q[50]),
        .I1(Q[49]),
        .I2(Q[75]),
        .I3(Q[74]),
        .O(img_template_data_read_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    img_template_data_read_INST_0_i_29
       (.I0(Q[80]),
        .I1(Q[67]),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(img_template_data_read_INST_0_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEF0F0F0F0)) 
    img_template_data_read_INST_0_i_3
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(img_template_data_read_INST_0_i_17_n_0),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(int_ap_start_reg_1),
        .O(img_template_data_read_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    img_template_data_read_INST_0_i_30
       (.I0(Q[30]),
        .I1(Q[17]),
        .I2(Q[55]),
        .I3(Q[42]),
        .O(img_template_data_read_INST_0_i_30_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_31
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[23]),
        .O(img_template_data_read_INST_0_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    img_template_data_read_INST_0_i_32
       (.I0(Q[48]),
        .I1(Q[46]),
        .I2(Q[47]),
        .I3(Q[73]),
        .I4(Q[71]),
        .I5(Q[72]),
        .O(img_template_data_read_INST_0_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    img_template_data_read_INST_0_i_33
       (.I0(Q[70]),
        .I1(Q[64]),
        .I2(Q[95]),
        .I3(Q[89]),
        .O(img_template_data_read_INST_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    img_template_data_read_INST_0_i_4
       (.I0(Q[69]),
        .I1(Q[68]),
        .I2(img_template_data_empty_n),
        .I3(img_in_data_empty_n),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(img_template_data_read_INST_0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    img_template_data_read_INST_0_i_5
       (.I0(img_template_data_read_INST_0_i_18_n_0),
        .I1(img_template_data_read_INST_0_i_19_n_0),
        .I2(img_template_data_read_INST_0_i_20_n_0),
        .I3(img_template_data_read_INST_0_i_21_n_0),
        .I4(int_ap_start_reg_1),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    img_template_data_read_INST_0_i_6
       (.I0(Q[66]),
        .I1(Q[65]),
        .I2(img_template_data_read_INST_0_i_22_n_0),
        .I3(int_ap_start_reg_1),
        .I4(img_template_data_read_INST_0_i_23_n_0),
        .O(img_template_data_read_INST_0_i_6_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    img_template_data_read_INST_0_i_8
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[11]),
        .O(img_template_data_read_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    img_template_data_read_INST_0_i_9
       (.I0(img_template_data_read_INST_0_i_24_n_0),
        .I1(Q[29]),
        .I2(Q[4]),
        .I3(Q[79]),
        .I4(Q[54]),
        .I5(int_ap_start_reg_1),
        .O(\ap_CS_fsm_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(img_template_data_empty_n_0),
        .I2(int_ap_start_reg_0),
        .I3(\rdata[1]_i_2_n_0 ),
        .I4(ar_hs),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFF8000)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(int_ap_start_reg_0),
        .I2(int_ap_start_reg_1),
        .I3(Q[99]),
        .I4(int_ap_start5_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WDATA[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_WSTRB),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_WSTRB),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_block_pp0_stage16_11001),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WSTRB),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(img_template_data_empty_n_0),
        .I4(int_ap_start_reg_0),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(p_0_in[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(auto_restart_status_reg_n_0),
        .O(task_ap_done));
  LUT6 #(
    .INIT(64'h00B0000000000000)) 
    int_task_ap_done_i_3
       (.I0(img_out_data_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(auto_restart_status_reg_n_0),
        .I4(Q[16]),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF888F888F888F88)) 
    mul_ln28_2_reg_4948_reg_i_1
       (.I0(Q[1]),
        .I1(mul_ln28_2_reg_4948_reg),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(img_in_data_empty_n),
        .I5(img_template_data_empty_n),
        .O(grp_fu_2482_ce));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    p_reg_reg_i_2
       (.I0(mul_ln28_2_reg_4948_reg),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_7_in),
        .O(grp_fu_3057_ce));
  LUT5 #(
    .INIT(32'hFAFAFAEA)) 
    p_reg_reg_i_2__0
       (.I0(p_7_in),
        .I1(Q[97]),
        .I2(mul_ln28_2_reg_4948_reg),
        .I3(Q[99]),
        .I4(Q[98]),
        .O(grp_fu_3043_ce));
  LUT5 #(
    .INIT(32'hFAFAFAEA)) 
    p_reg_reg_i_2__1
       (.I0(p_7_in),
        .I1(Q[2]),
        .I2(mul_ln28_2_reg_4948_reg),
        .I3(Q[99]),
        .I4(Q[1]),
        .O(grp_fu_3050_ce));
  LUT5 #(
    .INIT(32'hC4440000)) 
    p_reg_reg_i_3
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(img_in_data_empty_n),
        .I3(img_template_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(add_ln28_89_reg_49370));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0F0C000A000C000)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \rdata[1]_i_1 
       (.I0(int_task_ap_done__0),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300020200000000)) 
    \rdata[1]_i_3 
       (.I0(p_0_in__0),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(\int_isr_reg_n_0_[1] ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready__0),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \reg_110[7]_i_1 
       (.I0(\reg_110[7]_i_2_n_0 ),
        .I1(img_template_data_read_INST_0_i_16_n_0),
        .I2(\reg_110[7]_i_3_n_0 ),
        .I3(int_ap_start_reg_1),
        .I4(Q[6]),
        .I5(\reg_110[7]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFEF0F0)) 
    \reg_110[7]_i_2 
       (.I0(Q[62]),
        .I1(Q[61]),
        .I2(\reg_110[7]_i_5_n_0 ),
        .I3(Q[81]),
        .I4(int_ap_start_reg_1),
        .I5(Q[68]),
        .O(\reg_110[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEF0F0F0F0)) 
    \reg_110[7]_i_3 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(img_template_data_read_INST_0_i_17_n_0),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(int_ap_start_reg_1),
        .O(\reg_110[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_110[7]_i_4 
       (.I0(Q[18]),
        .I1(Q[43]),
        .I2(Q[56]),
        .I3(\reg_110[7]_i_6_n_0 ),
        .I4(int_ap_start_reg_1),
        .I5(Q[31]),
        .O(\reg_110[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \reg_110[7]_i_5 
       (.I0(Q[86]),
        .I1(Q[87]),
        .I2(int_ap_start_reg_1),
        .I3(Q[92]),
        .I4(Q[93]),
        .O(\reg_110[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_110[7]_i_6 
       (.I0(Q[36]),
        .I1(Q[37]),
        .O(\reg_110[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_control_AWADDR[0]),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWADDR[1]),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_flow_control_loop_pipe
   (SR,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_clk,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_start,
    Q,
    ap_loop_init_reg_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg);
  output [0:0]SR;
  output ap_enable_reg_pp0_iter0_reg_reg;
  input ap_clk;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_start;
  input [1:0]Q;
  input ap_loop_init_reg_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_loop_init;
  wire ap_loop_init_i_1_n_0;
  wire ap_loop_init_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire img_in_data_empty_n;
  wire img_template_data_empty_n;

  LUT5 #(
    .INIT(32'hF780FFFF)) 
    ap_loop_init_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(ap_loop_init_reg_0),
        .I3(ap_loop_init),
        .I4(ap_rst_n),
        .O(ap_loop_init_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_i_1_n_0),
        .Q(ap_loop_init),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    img_template_data_read_INST_0_i_7
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(img_in_data_empty_n),
        .I2(img_template_data_empty_n),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten2_fu_82[13]_i_1 
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_loop_init),
        .I3(ap_start),
        .I4(Q[0]),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1
   (D,
    diff_11_fu_360_p2,
    E,
    ap_clk,
    PCOUT,
    Q,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  output [8:0]diff_11_fu_360_p2;
  input [0:0]E;
  input ap_clk;
  input [47:0]PCOUT;
  input [3:0]Q;
  input p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_123 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_0
   (P,
    ap_block_pp0_stage3_11001,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]P;
  output ap_block_pp0_stage3_11001;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_122 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage3_11001(ap_block_pp0_stage3_11001),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_1
   (P,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]P;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [0:0]E;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_121 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_10
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_112 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_11
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_111 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_12
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_110 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_13
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_109 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_14
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_108 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_15
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_107 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_16
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_106 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_17
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_105 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_18
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_104 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_19
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_103 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_2
   (P,
    E,
    img_in_data_empty_n_0,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    img_in_data_empty_n,
    img_template_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [17:0]P;
  output [0:0]E;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input img_in_data_empty_n;
  input img_template_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [0:0]E;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_14_fu_432_p2;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_template_data_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_120 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.E(E),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(img_in_data_empty_n_0),
        .img_template_data_empty_n(img_template_data_empty_n));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_20
   (D,
    E,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_102 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_21
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_101 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_22
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_100 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_23
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_99 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_24
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_98 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_25
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_97 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_26
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_96 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_27
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_95 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_28
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_94 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_29
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_93 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_3
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    ap_block_pp0_stage16_11001,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input ap_block_pp0_stage16_11001;
  input [3:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [3:0]Q;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_119 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_30
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_92 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_31
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_91 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_32
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_90 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_33
   (P,
    grp_fu_3043_ce,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg,
    Q);
  output [17:0]P;
  input grp_fu_3043_ce;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg;
  input [0:0]Q;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3043_ce;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_89 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .grp_fu_3043_ce(grp_fu_3043_ce),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_34
   (D,
    diff_14_fu_432_p2,
    grp_fu_3050_ce,
    ap_clk,
    PCOUT,
    p_reg_reg,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [17:0]D;
  output [8:0]diff_14_fu_432_p2;
  input grp_fu_3050_ce;
  input ap_clk;
  input [47:0]PCOUT;
  input p_reg_reg;
  input [0:0]Q;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3050_ce;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .grp_fu_3050_ce(grp_fu_3050_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_4
   (D,
    E,
    ap_block_pp0_stage16_11001,
    img_in_data_empty_n_0,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    ap_enable_reg_pp0_iter1,
    img_out_data_full_n,
    img_in_data_empty_n,
    img_template_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [17:0]D;
  output [0:0]E;
  output ap_block_pp0_stage16_11001;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1;
  input img_out_data_full_n;
  input img_in_data_empty_n;
  input img_template_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [8:0]diff_14_fu_432_p2;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_out_data_full_n;
  wire img_template_data_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_118 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(img_in_data_empty_n_0),
        .img_out_data_full_n(img_out_data_full_n),
        .img_template_data_empty_n(img_template_data_empty_n));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_5
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_117 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_6
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_116 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_7
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_115 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_8
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_114 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_9
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_113 match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U
       (.D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0
   (D,
    diff_14_fu_432_p2,
    grp_fu_3050_ce,
    ap_clk,
    PCOUT,
    p_reg_reg_0,
    Q,
    p_reg_reg_1,
    p_reg_reg_2);
  output [17:0]D;
  output [8:0]diff_14_fu_432_p2;
  input grp_fu_3050_ce;
  input ap_clk;
  input [47:0]PCOUT;
  input p_reg_reg_0;
  input [0:0]Q;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp0_stage98_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3050_ce;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire p_reg_reg_i_10_n_0;
  wire p_reg_reg_i_11_n_0;
  wire p_reg_reg_i_12_n_0;
  wire p_reg_reg_i_3__1_n_0;
  wire p_reg_reg_i_3__1_n_1;
  wire p_reg_reg_i_3__1_n_2;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_4_n_0;
  wire p_reg_reg_i_4_n_1;
  wire p_reg_reg_i_4_n_2;
  wire p_reg_reg_i_4_n_3;
  wire p_reg_reg_i_5_n_0;
  wire p_reg_reg_i_6_n_0;
  wire p_reg_reg_i_7_n_0;
  wire p_reg_reg_i_8_n_0;
  wire p_reg_reg_i_9_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_2__27_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_2__27_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage98_11001),
        .CEA2(grp_fu_3050_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage98_11001),
        .CEB2(grp_fu_3050_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3050_ce),
        .CEP(grp_fu_3050_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .O(p_reg_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .O(p_reg_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .O(p_reg_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__7
       (.I0(p_reg_reg_0),
        .I1(Q),
        .O(ap_block_pp0_stage98_11001));
  CARRY4 p_reg_reg_i_2__27
       (.CI(p_reg_reg_i_3__1_n_0),
        .CO(NLW_p_reg_reg_i_2__27_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_2__27_O_UNCONNECTED[3:1],diff_14_fu_432_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_reg_reg_i_3__1
       (.CI(p_reg_reg_i_4_n_0),
        .CO({p_reg_reg_i_3__1_n_0,p_reg_reg_i_3__1_n_1,p_reg_reg_i_3__1_n_2,p_reg_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_1[7:4]),
        .O(diff_14_fu_432_p2[7:4]),
        .S({p_reg_reg_i_5_n_0,p_reg_reg_i_6_n_0,p_reg_reg_i_7_n_0,p_reg_reg_i_8_n_0}));
  CARRY4 p_reg_reg_i_4
       (.CI(1'b0),
        .CO({p_reg_reg_i_4_n_0,p_reg_reg_i_4_n_1,p_reg_reg_i_4_n_2,p_reg_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_1[3:0]),
        .O(diff_14_fu_432_p2[3:0]),
        .S({p_reg_reg_i_9_n_0,p_reg_reg_i_10_n_0,p_reg_reg_i_11_n_0,p_reg_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .O(p_reg_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .O(p_reg_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .O(p_reg_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .O(p_reg_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .O(p_reg_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_100
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage65_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2894_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage65_11001),
        .CEA2(grp_fu_2894_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage65_11001),
        .CEB2(grp_fu_2894_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2894_ce),
        .CEP(grp_fu_2894_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__26
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage65_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__19
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2894_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_101
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage62_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2879_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage62_11001),
        .CEA2(grp_fu_2879_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage62_11001),
        .CEB2(grp_fu_2879_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2879_ce),
        .CEP(grp_fu_2879_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__27
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage62_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__18
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2879_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_102
   (D,
    E,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2864_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_48_reg_4140[22]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2864_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2864_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2864_ce),
        .CEP(grp_fu_2864_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_1__16
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2864_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_103
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2849_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_45_reg_4077[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2849_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2849_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2849_ce),
        .CEP(grp_fu_2849_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_1__15
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2849_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_104
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage53_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2834_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage53_11001),
        .CEA2(grp_fu_2834_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage53_11001),
        .CEB2(grp_fu_2834_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2834_ce),
        .CEP(grp_fu_2834_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__28
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage53_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__4
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2834_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_105
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2827_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_39_reg_3977[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2827_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2827_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2827_ce),
        .CEP(grp_fu_2827_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2827_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_106
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg_0,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg_0;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage48_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2812_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage48_11001),
        .CEA2(grp_fu_2812_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage48_11001),
        .CEB2(grp_fu_2812_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2812_ce),
        .CEP(grp_fu_2812_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__9
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage48_11001));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_2__17
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2812_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_107
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage46_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2805_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage46_11001),
        .CEA2(grp_fu_2805_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage46_11001),
        .CEB2(grp_fu_2805_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2805_ce),
        .CEP(grp_fu_2805_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__29
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage46_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__9
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2805_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_108
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage43_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2790_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage43_11001),
        .CEA2(grp_fu_2790_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage43_11001),
        .CEB2(grp_fu_2790_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2790_ce),
        .CEP(grp_fu_2790_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__30
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage43_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__11
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2790_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_109
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage40_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2775_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage40_11001),
        .CEA2(grp_fu_2775_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage40_11001),
        .CEB2(grp_fu_2775_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2775_ce),
        .CEP(grp_fu_2775_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__31
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage40_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__16
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2775_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_110
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage37_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2760_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage37_11001),
        .CEA2(grp_fu_2760_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage37_11001),
        .CEB2(grp_fu_2760_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2760_ce),
        .CEP(grp_fu_2760_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__32
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage37_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__15
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2760_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_111
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage34_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2745_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage34_11001),
        .CEA2(grp_fu_2745_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage34_11001),
        .CEB2(grp_fu_2745_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2745_ce),
        .CEP(grp_fu_2745_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__33
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage34_11001));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_2__22
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2745_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_112
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2730_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_21_reg_3602[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2730_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2730_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2730_ce),
        .CEP(grp_fu_2730_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_1__14
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2730_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_113
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage28_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2715_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage28_11001),
        .CEA2(grp_fu_2715_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage28_11001),
        .CEB2(grp_fu_2715_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2715_ce),
        .CEP(grp_fu_2715_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__34
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage28_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__5
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2715_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_114
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2708_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_15_reg_3502[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2708_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2708_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2708_ce),
        .CEP(grp_fu_2708_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2708_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_115
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg_0,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg_0;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage23_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2693_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage23_11001),
        .CEA2(grp_fu_2693_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage23_11001),
        .CEB2(grp_fu_2693_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2693_ce),
        .CEP(grp_fu_2693_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__8
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage23_11001));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_2__14
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2693_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_116
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage21_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2686_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage21_11001),
        .CEA2(grp_fu_2686_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage21_11001),
        .CEB2(grp_fu_2686_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2686_ce),
        .CEP(grp_fu_2686_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__35
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage21_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__8
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2686_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_117
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage18_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2671_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage18_11001),
        .CEA2(grp_fu_2671_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage18_11001),
        .CEB2(grp_fu_2671_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2671_ce),
        .CEP(grp_fu_2671_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__36
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage18_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__10
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2671_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_118
   (D,
    E,
    ap_block_pp0_stage16_11001,
    img_in_data_empty_n_0,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    ap_enable_reg_pp0_iter1,
    img_out_data_full_n,
    img_in_data_empty_n,
    img_template_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [17:0]D;
  output [0:0]E;
  output ap_block_pp0_stage16_11001;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1;
  input img_out_data_full_n;
  input img_in_data_empty_n;
  input img_template_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2656_ce;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_out_data_full_n;
  wire img_template_data_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8808)) 
    mul_ln28_5_reg_3312_reg_i_2
       (.I0(Q[1]),
        .I1(img_in_data_empty_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(img_out_data_full_n),
        .O(ap_block_pp0_stage16_11001));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2656_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2656_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2656_ce),
        .CEP(grp_fu_2656_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFCFCFCEC)) 
    p_reg_reg_i_1
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage16_11001),
        .I2(img_in_data_empty_n_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2656_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \result_reg_5008[15]_i_1 
       (.I0(img_in_data_empty_n_0),
        .I1(Q[0]),
        .O(E));
  LUT3 #(
    .INIT(8'h8F)) 
    \result_reg_5008[15]_i_2 
       (.I0(img_in_data_empty_n),
        .I1(img_template_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(img_in_data_empty_n_0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_119
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    ap_block_pp0_stage16_11001,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input ap_block_pp0_stage16_11001;
  input [3:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [3:0]Q;
  wire ap_block_pp0_stage12_11001;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2641_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage12_11001),
        .CEA2(grp_fu_2641_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage12_11001),
        .CEB2(grp_fu_2641_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2641_ce),
        .CEP(grp_fu_2641_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__37
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage12_11001));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    p_reg_reg_i_2__2
       (.I0(ap_block_pp0_stage16_11001),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2641_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_120
   (P,
    E,
    img_in_data_empty_n_0,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    img_in_data_empty_n,
    img_template_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [17:0]P;
  output [0:0]E;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input img_in_data_empty_n;
  input img_template_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [0:0]E;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2626_ce;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_template_data_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_97_reg_4993[22]_i_1 
       (.I0(img_in_data_empty_n_0),
        .I1(Q[0]),
        .O(E));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[99]_i_2 
       (.I0(img_in_data_empty_n),
        .I1(img_template_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(img_in_data_empty_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2626_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2626_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2626_ce),
        .CEP(grp_fu_2626_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_1__10
       (.I0(Q[1]),
        .I1(img_in_data_empty_n_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2626_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_121
   (P,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]P;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [0:0]E;
  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2611_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_94_reg_4978[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2611_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2611_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2611_ce),
        .CEP(grp_fu_2611_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__12
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2611_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_122
   (P,
    ap_block_pp0_stage3_11001,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]P;
  output ap_block_pp0_stage3_11001;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2596_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    mul_ln28_93_reg_3104_reg_i_2
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage3_11001));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage3_11001),
        .CEA2(grp_fu_2596_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage3_11001),
        .CEB2(grp_fu_2596_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2596_ce),
        .CEP(grp_fu_2596_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__6
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2596_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_123
   (D,
    diff_11_fu_360_p2,
    E,
    ap_clk,
    PCOUT,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [17:0]D;
  output [8:0]diff_11_fu_360_p2;
  input [0:0]E;
  input ap_clk;
  input [47:0]PCOUT;
  input [3:0]Q;
  input p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [7:0]p_reg_reg_2;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [3:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_3065_ce;
  wire mul_ln28_93_reg_3104_reg_i_10_n_0;
  wire mul_ln28_93_reg_3104_reg_i_11_n_0;
  wire mul_ln28_93_reg_3104_reg_i_12_n_0;
  wire mul_ln28_93_reg_3104_reg_i_13_n_0;
  wire mul_ln28_93_reg_3104_reg_i_4_n_0;
  wire mul_ln28_93_reg_3104_reg_i_4_n_1;
  wire mul_ln28_93_reg_3104_reg_i_4_n_2;
  wire mul_ln28_93_reg_3104_reg_i_4_n_3;
  wire mul_ln28_93_reg_3104_reg_i_5_n_0;
  wire mul_ln28_93_reg_3104_reg_i_5_n_1;
  wire mul_ln28_93_reg_3104_reg_i_5_n_2;
  wire mul_ln28_93_reg_3104_reg_i_5_n_3;
  wire mul_ln28_93_reg_3104_reg_i_6_n_0;
  wire mul_ln28_93_reg_3104_reg_i_7_n_0;
  wire mul_ln28_93_reg_3104_reg_i_8_n_0;
  wire mul_ln28_93_reg_3104_reg_i_9_n_0;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [3:0]NLW_mul_ln28_93_reg_3104_reg_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_mul_ln28_93_reg_3104_reg_i_3_O_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_10
       (.I0(p_reg_reg_1[3]),
        .I1(p_reg_reg_2[3]),
        .O(mul_ln28_93_reg_3104_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_11
       (.I0(p_reg_reg_1[2]),
        .I1(p_reg_reg_2[2]),
        .O(mul_ln28_93_reg_3104_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_12
       (.I0(p_reg_reg_1[1]),
        .I1(p_reg_reg_2[1]),
        .O(mul_ln28_93_reg_3104_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_13
       (.I0(p_reg_reg_1[0]),
        .I1(p_reg_reg_2[0]),
        .O(mul_ln28_93_reg_3104_reg_i_13_n_0));
  CARRY4 mul_ln28_93_reg_3104_reg_i_3
       (.CI(mul_ln28_93_reg_3104_reg_i_4_n_0),
        .CO(NLW_mul_ln28_93_reg_3104_reg_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln28_93_reg_3104_reg_i_3_O_UNCONNECTED[3:1],diff_11_fu_360_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 mul_ln28_93_reg_3104_reg_i_4
       (.CI(mul_ln28_93_reg_3104_reg_i_5_n_0),
        .CO({mul_ln28_93_reg_3104_reg_i_4_n_0,mul_ln28_93_reg_3104_reg_i_4_n_1,mul_ln28_93_reg_3104_reg_i_4_n_2,mul_ln28_93_reg_3104_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_1[7:4]),
        .O(diff_11_fu_360_p2[7:4]),
        .S({mul_ln28_93_reg_3104_reg_i_6_n_0,mul_ln28_93_reg_3104_reg_i_7_n_0,mul_ln28_93_reg_3104_reg_i_8_n_0,mul_ln28_93_reg_3104_reg_i_9_n_0}));
  CARRY4 mul_ln28_93_reg_3104_reg_i_5
       (.CI(1'b0),
        .CO({mul_ln28_93_reg_3104_reg_i_5_n_0,mul_ln28_93_reg_3104_reg_i_5_n_1,mul_ln28_93_reg_3104_reg_i_5_n_2,mul_ln28_93_reg_3104_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_1[3:0]),
        .O(diff_11_fu_360_p2[3:0]),
        .S({mul_ln28_93_reg_3104_reg_i_10_n_0,mul_ln28_93_reg_3104_reg_i_11_n_0,mul_ln28_93_reg_3104_reg_i_12_n_0,mul_ln28_93_reg_3104_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_6
       (.I0(p_reg_reg_1[7]),
        .I1(p_reg_reg_2[7]),
        .O(mul_ln28_93_reg_3104_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_7
       (.I0(p_reg_reg_1[6]),
        .I1(p_reg_reg_2[6]),
        .O(mul_ln28_93_reg_3104_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_8
       (.I0(p_reg_reg_1[5]),
        .I1(p_reg_reg_2[5]),
        .O(mul_ln28_93_reg_3104_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln28_93_reg_3104_reg_i_9
       (.I0(p_reg_reg_1[4]),
        .I1(p_reg_reg_2[4]),
        .O(mul_ln28_93_reg_3104_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_3065_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3065_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3065_ce),
        .CEP(grp_fu_3065_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__5
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(p_reg_reg_0),
        .O(grp_fu_3065_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_89
   (P,
    grp_fu_3043_ce,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg_0,
    Q);
  output [17:0]P;
  input grp_fu_3043_ce;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg_0;
  input [0:0]Q;

  wire [17:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp0_stage96_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3043_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage96_11001),
        .CEA2(grp_fu_3043_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage96_11001),
        .CEB2(grp_fu_3043_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3043_ce),
        .CEP(grp_fu_3043_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__18
       (.I0(p_reg_reg_0),
        .I1(Q),
        .O(ap_block_pp0_stage96_11001));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_90
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage93_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_3028_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage93_11001),
        .CEA2(grp_fu_3028_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage93_11001),
        .CEB2(grp_fu_3028_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3028_ce),
        .CEP(grp_fu_3028_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__19
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage93_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__13
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_3028_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_91
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage90_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3013_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage90_11001),
        .CEA2(grp_fu_3013_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage90_11001),
        .CEB2(grp_fu_3013_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3013_ce),
        .CEP(grp_fu_3013_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__20
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage90_11001));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_2__24
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_3013_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_92
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage87_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2998_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage87_11001),
        .CEA2(grp_fu_2998_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage87_11001),
        .CEB2(grp_fu_2998_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2998_ce),
        .CEP(grp_fu_2998_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__21
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage87_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__21
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2998_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_93
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage84_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2983_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage84_11001),
        .CEA2(grp_fu_2983_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage84_11001),
        .CEB2(grp_fu_2983_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2983_ce),
        .CEP(grp_fu_2983_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__22
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage84_11001));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_2__23
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2983_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_94
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2968_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_70_reg_4557[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2968_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2968_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2968_ce),
        .CEP(grp_fu_2968_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_reg_reg_i_1__17
       (.I0(Q[1]),
        .I1(p_reg_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(grp_fu_2968_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_95
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage78_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2953_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage78_11001),
        .CEA2(grp_fu_2953_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage78_11001),
        .CEB2(grp_fu_2953_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2953_ce),
        .CEP(grp_fu_2953_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__23
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage78_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__6
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2953_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_96
   (D,
    E,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  output [0:0]E;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2946_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_64_reg_4457[19]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_2946_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_2946_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2946_ce),
        .CEP(grp_fu_2946_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_1__4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2946_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_97
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    p_reg_reg_0,
    Q);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input p_reg_reg_0;
  input [4:0]Q;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage73_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2931_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage73_11001),
        .CEA2(grp_fu_2931_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage73_11001),
        .CEB2(grp_fu_2931_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2931_ce),
        .CEP(grp_fu_2931_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage73_11001));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_2__20
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2931_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_98
   (D,
    ap_clk,
    diff_14_fu_432_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage71_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2924_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage71_11001),
        .CEA2(grp_fu_2924_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage71_11001),
        .CEB2(grp_fu_2924_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2924_ce),
        .CEP(grp_fu_2924_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__24
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage71_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__3
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2924_ce));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_99
   (D,
    ap_clk,
    diff_11_fu_360_p2,
    PCOUT,
    Q,
    p_reg_reg_0);
  output [17:0]D;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [47:0]PCOUT;
  input [4:0]Q;
  input p_reg_reg_0;

  wire [17:0]D;
  wire [47:0]PCOUT;
  wire [4:0]Q;
  wire ap_block_pp0_stage68_11001;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2909_ce;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage68_11001),
        .CEA2(grp_fu_2909_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage68_11001),
        .CEB2(grp_fu_2909_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2909_ce),
        .CEP(grp_fu_2909_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__25
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage68_11001));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    p_reg_reg_i_2__12
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(p_reg_reg_0),
        .O(grp_fu_2909_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1
   (D,
    p_4_in,
    grp_fu_3057_ce,
    add_ln28_89_reg_49370,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    p_reg_reg,
    Q);
  output [18:0]D;
  output p_4_in;
  input grp_fu_3057_ce;
  input add_ln28_89_reg_49370;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input p_reg_reg;
  input [0:0]Q;

  wire [18:0]D;
  wire [17:0]P;
  wire [0:0]Q;
  wire add_ln28_89_reg_49370;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_3057_ce;
  wire p_4_in;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_88 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .add_ln28_89_reg_49370(add_ln28_89_reg_49370),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .grp_fu_3057_ce(grp_fu_3057_ce),
        .p_4_in(p_4_in),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_35
   (D,
    ap_block_pp0_stage5_11001,
    img_in_data_empty_n_0,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    Q,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage5_11001;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input [4:0]Q;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire ap_block_pp0_stage5_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_11_fu_360_p2;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_template_data_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_87 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage5_11001(ap_block_pp0_stage5_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_empty_n_0(img_in_data_empty_n_0),
        .img_template_data_empty_n(img_template_data_empty_n));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_36
   (D,
    ap_block_pp0_stage8_11001,
    ap_clk,
    diff_14_fu_432_p2,
    P,
    p_reg_reg,
    Q,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage8_11001;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [17:0]P;
  input p_reg_reg;
  input [4:0]Q;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire ap_block_pp0_stage8_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_14_fu_432_p2;
  wire img_in_data_empty_n;
  wire img_template_data_empty_n;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_86 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage8_11001(ap_block_pp0_stage8_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_template_data_empty_n(img_template_data_empty_n),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_37
   (D,
    ap_block_pp0_stage11_11001,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    Q,
    p_reg_reg,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage11_11001;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input [4:0]Q;
  input p_reg_reg;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire ap_block_pp0_stage11_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_11_fu_360_p2;
  wire img_in_data_empty_n;
  wire img_template_data_empty_n;
  wire p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_85 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage11_11001(ap_block_pp0_stage11_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_template_data_empty_n(img_template_data_empty_n),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_38
   (E,
    \p_reg_reg[18] ,
    ap_block_pp0_stage16_11001,
    Q,
    \p_reg_reg[-1111111111] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input ap_block_pp0_stage16_11001;
  input [3:0]Q;
  input \p_reg_reg[-1111111111] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[-1111111111] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_84 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_block_pp0_stage16_11001(ap_block_pp0_stage16_11001),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[-1111111111]_0 (\p_reg_reg[-1111111111] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_39
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_83 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_40
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_82 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_41
   (E,
    \p_reg_reg[18] ,
    \p_reg_reg[0] ,
    Q,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input \p_reg_reg[0] ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_81 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_42
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_80 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_43
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_79 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_44
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_78 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_45
   (E,
    \p_reg_reg[18] ,
    \p_reg_reg[0] ,
    Q,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input \p_reg_reg[0] ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_77 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_46
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_76 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_47
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_75 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_48
   (E,
    \p_reg_reg[18] ,
    \p_reg_reg[0] ,
    Q,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input \p_reg_reg[0] ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_74 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_49
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_73 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_50
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_72 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_51
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_71 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_52
   (E,
    \p_reg_reg[18] ,
    \p_reg_reg[0] ,
    Q,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input \p_reg_reg[0] ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_70 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_53
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_69 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_54
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_68 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_55
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_67 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_56
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_66 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_57
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_65 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_58
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_64 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_59
   (E,
    \p_reg_reg[18] ,
    \p_reg_reg[0] ,
    Q,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input \p_reg_reg[0] ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_63 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_60
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_62 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_11_fu_360_p2(diff_11_fu_360_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_61
   (E,
    \p_reg_reg[18] ,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[18]_0 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18] ;
  input [4:0]Q;
  input \p_reg_reg[0] ;
  input [17:0]\p_reg_reg[18]_0 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire \p_reg_reg[0] ;
  wire [18:0]\p_reg_reg[18] ;
  wire [17:0]\p_reg_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0 match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .diff_14_fu_432_p2(diff_14_fu_432_p2),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[18]_0 (\p_reg_reg[18] ),
        .\p_reg_reg[18]_1 (\p_reg_reg[18]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3035_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__22_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__22_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__22_n_0 ;
  wire \m_reg[11]_i_24__22_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__22_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__22_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__22_n_0 ;
  wire \m_reg[11]_i_31__22_n_0 ;
  wire \m_reg[11]_i_32__22_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__22_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__22_n_0 ;
  wire \m_reg[15]_i_23__22_n_0 ;
  wire \m_reg[15]_i_24__22_n_0 ;
  wire \m_reg[15]_i_25__22_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__22_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__22_n_0 ;
  wire \m_reg[15]_i_31__22_n_0 ;
  wire \m_reg[15]_i_32__22_n_0 ;
  wire \m_reg[15]_i_33__22_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__22_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__22_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__22_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__22_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__22_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__22_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__22_n_0 ;
  wire \m_reg[18]_i_25_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__22_n_0 ;
  wire \m_reg[18]_i_38__22_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__22_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__22_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__22_n_0 ;
  wire \m_reg[7]_i_17__22_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__22_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_83_reg_4820[20]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__22 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__22 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__22_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__22 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__22_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__22 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__22_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__22 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__22 
       (.I0(\m_reg[11]_i_26__22_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__22_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__22 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__22_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__22 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__22_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__22 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__22_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__22 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__22_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__22 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__22_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__22 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__22 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__22 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__22_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__22 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__22 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__22 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__22_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__22 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__22_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__22_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__22 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__22_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__22 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__22_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__22 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__22_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__22 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__22_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__22 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__22 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__22 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__22_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__22 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__22_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__22 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__22_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__22 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__22_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__22 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__22_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__22 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__22_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__22_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__22_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__22_n_0 ,\m_reg[11]_i_24__22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__22_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__22_n_0 ,\m_reg[11]_i_30__22_n_0 ,\m_reg[11]_i_31__22_n_0 ,\m_reg[11]_i_32__22_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__22_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__22_n_0 ,\m_reg[15]_i_23__22_n_0 ,\m_reg[15]_i_24__22_n_0 ,\m_reg[15]_i_25__22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__22_n_0 ,\m_reg[15]_i_30__22_n_0 ,\m_reg[15]_i_31__22_n_0 ,\m_reg[15]_i_32__22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__22_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__22_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__22_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__22_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__22_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__22_n_0 ,\m_reg[18]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__22_n_0 ,\m_reg[18]_i_38__22_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__22_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__22_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__22_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__22_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__22_n_0 ,\m_reg[7]_i_17__22_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_3035_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__22 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__22_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3035_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_62
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_3020_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__21_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__21_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__21_n_0 ;
  wire \m_reg[11]_i_24__21_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__21_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__21_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__21_n_0 ;
  wire \m_reg[11]_i_31__21_n_0 ;
  wire \m_reg[11]_i_32__21_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__21_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__21_n_0 ;
  wire \m_reg[15]_i_23__21_n_0 ;
  wire \m_reg[15]_i_24__21_n_0 ;
  wire \m_reg[15]_i_25__21_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__21_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__21_n_0 ;
  wire \m_reg[15]_i_31__21_n_0 ;
  wire \m_reg[15]_i_32__21_n_0 ;
  wire \m_reg[15]_i_33__21_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__21_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__21_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__21_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__21_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__21_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__21_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__21_n_0 ;
  wire \m_reg[18]_i_25__0_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__21_n_0 ;
  wire \m_reg[18]_i_38__21_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__21_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__21_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__21_n_0 ;
  wire \m_reg[7]_i_17__21_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__21_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__21 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__21_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__21 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__21_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__21_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__21 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__21 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__21_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__21 
       (.I0(\m_reg[11]_i_26__21_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__21_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__21_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__21 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__21_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__21 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__21 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__21_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__21 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__21_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__21 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__21 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__21_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__21 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__21 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__21 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__21_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__21_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__21 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__21_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__21 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__21_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__21 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__21_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__21 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__21_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__21 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__21_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__21 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__21 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__0 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__21 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__21_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__21 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__21_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__21 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__21_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__21 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__21_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__21 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__21_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__21 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__21_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__21_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__21_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__21_n_0 ,\m_reg[11]_i_24__21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__21_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__21_n_0 ,\m_reg[11]_i_30__21_n_0 ,\m_reg[11]_i_31__21_n_0 ,\m_reg[11]_i_32__21_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__21_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__21_n_0 ,\m_reg[15]_i_23__21_n_0 ,\m_reg[15]_i_24__21_n_0 ,\m_reg[15]_i_25__21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__21_n_0 ,\m_reg[15]_i_30__21_n_0 ,\m_reg[15]_i_31__21_n_0 ,\m_reg[15]_i_32__21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__21_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__21_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__21_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__21_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__21_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__21_n_0 ,\m_reg[18]_i_25__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__21_n_0 ,\m_reg[18]_i_38__21_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__21_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__21_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__21_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__21_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__21_n_0 ,\m_reg[7]_i_17__21_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__10 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_3020_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__8 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__21 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__21_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3020_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_63
   (E,
    \p_reg_reg[18]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input \p_reg_reg[0]_0 ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_3005_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__20_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__20_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__20_n_0 ;
  wire \m_reg[11]_i_24__20_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__20_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__20_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__20_n_0 ;
  wire \m_reg[11]_i_31__20_n_0 ;
  wire \m_reg[11]_i_32__20_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__20_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__20_n_0 ;
  wire \m_reg[15]_i_23__20_n_0 ;
  wire \m_reg[15]_i_24__20_n_0 ;
  wire \m_reg[15]_i_25__20_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__20_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__20_n_0 ;
  wire \m_reg[15]_i_31__20_n_0 ;
  wire \m_reg[15]_i_32__20_n_0 ;
  wire \m_reg[15]_i_33__20_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__20_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__20_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__20_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__20_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__20_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__20_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__20_n_0 ;
  wire \m_reg[18]_i_25__1_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__20_n_0 ;
  wire \m_reg[18]_i_38__20_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__20_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__20_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__20_n_0 ;
  wire \m_reg[7]_i_17__20_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__20_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__20 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__20_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__20 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__20_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__20 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__20 
       (.I0(\m_reg[11]_i_26__20_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__20_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__20_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__20 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__20_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__20 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__20_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__20 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__20_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__20 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__20_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__20 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__20 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__20 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__20 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__20 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__20_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__20_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__20_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__20 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__20_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__20 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__20 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__20_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__20 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__20_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__20 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__20 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__1 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__20 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__20 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__20_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__20 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__20_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__20 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__20_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__20 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__20_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__20 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__20_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__20_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__20_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__20_n_0 ,\m_reg[11]_i_24__20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__20_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__20_n_0 ,\m_reg[11]_i_30__20_n_0 ,\m_reg[11]_i_31__20_n_0 ,\m_reg[11]_i_32__20_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__20_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__20_n_0 ,\m_reg[15]_i_23__20_n_0 ,\m_reg[15]_i_24__20_n_0 ,\m_reg[15]_i_25__20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__20_n_0 ,\m_reg[15]_i_30__20_n_0 ,\m_reg[15]_i_31__20_n_0 ,\m_reg[15]_i_32__20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__20_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__20_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__20_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__20_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__20_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__20_n_0 ,\m_reg[18]_i_25__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__20_n_0 ,\m_reg[18]_i_38__20_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__20_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__20_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__20_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__20_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__20_n_0 ,\m_reg[7]_i_17__20_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__22 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_3005_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__7 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__20 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__20_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_3005_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_64
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2990_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__19_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__19_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__19_n_0 ;
  wire \m_reg[11]_i_24__19_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__19_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__19_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__19_n_0 ;
  wire \m_reg[11]_i_31__19_n_0 ;
  wire \m_reg[11]_i_32__19_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__19_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__19_n_0 ;
  wire \m_reg[15]_i_23__19_n_0 ;
  wire \m_reg[15]_i_24__19_n_0 ;
  wire \m_reg[15]_i_25__19_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__19_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__19_n_0 ;
  wire \m_reg[15]_i_31__19_n_0 ;
  wire \m_reg[15]_i_32__19_n_0 ;
  wire \m_reg[15]_i_33__19_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__19_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__19_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__19_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__19_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__19_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__19_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__19_n_0 ;
  wire \m_reg[18]_i_25__2_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__19_n_0 ;
  wire \m_reg[18]_i_38__19_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__19_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__19_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__19_n_0 ;
  wire \m_reg[7]_i_17__19_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__19_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__19 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__19_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__19 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__19_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__19_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__19 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__19 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__19 
       (.I0(\m_reg[11]_i_26__19_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__19_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__19_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__19_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__19 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__19_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__19 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__19_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__19 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__19_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__19 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__19_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__19 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__19 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__19 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__19 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__19 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__19_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__19_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__19 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__19_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__19 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__19_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__19 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__19_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__19_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__19 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__19_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__19 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__19 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__2 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__19 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__19_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__19 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__19_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__19 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__19_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__19 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__19_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__19 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__19_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__19 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__19_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__19_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__19_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__19_n_0 ,\m_reg[11]_i_24__19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__19_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__19_n_0 ,\m_reg[11]_i_30__19_n_0 ,\m_reg[11]_i_31__19_n_0 ,\m_reg[11]_i_32__19_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__19_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__19_n_0 ,\m_reg[15]_i_23__19_n_0 ,\m_reg[15]_i_24__19_n_0 ,\m_reg[15]_i_25__19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__19_n_0 ,\m_reg[15]_i_30__19_n_0 ,\m_reg[15]_i_31__19_n_0 ,\m_reg[15]_i_32__19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__19_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__19_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__19_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__19_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__19_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__19_n_0 ,\m_reg[18]_i_25__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__19_n_0 ,\m_reg[18]_i_38__19_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__19_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__19_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__19_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__19_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__19_n_0 ,\m_reg[7]_i_17__19_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__21 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2990_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__9 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__19 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__19_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2990_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_65
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2975_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__18_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__18_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__18_n_0 ;
  wire \m_reg[11]_i_24__18_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__18_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__18_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__18_n_0 ;
  wire \m_reg[11]_i_31__18_n_0 ;
  wire \m_reg[11]_i_32__18_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__18_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__18_n_0 ;
  wire \m_reg[15]_i_23__18_n_0 ;
  wire \m_reg[15]_i_24__18_n_0 ;
  wire \m_reg[15]_i_25__18_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__18_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__18_n_0 ;
  wire \m_reg[15]_i_31__18_n_0 ;
  wire \m_reg[15]_i_32__18_n_0 ;
  wire \m_reg[15]_i_33__18_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__18_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__18_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__18_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__18_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__18_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__18_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__18_n_0 ;
  wire \m_reg[18]_i_25__3_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__18_n_0 ;
  wire \m_reg[18]_i_38__18_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__18_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__18_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__18_n_0 ;
  wire \m_reg[7]_i_17__18_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__18_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_72_reg_4593[21]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__18 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__18_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__18 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__18 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__18 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__18_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__18 
       (.I0(\m_reg[11]_i_26__18_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__18_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__18 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__18_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__18 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__18_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__18 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__18_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__18 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__18_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__18 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__18_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__18 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__18_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__18 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__18 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__18_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__18 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__18 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__18_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__18 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__18_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__18 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__18_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__18 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__18_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__18 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__18_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__18 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__18_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__18 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__18 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__3 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__18 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__18_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__18 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__18_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__18 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__18_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__18_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__18 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__18_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__18_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__18_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__18_n_0 ,\m_reg[11]_i_24__18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__18_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__18_n_0 ,\m_reg[11]_i_30__18_n_0 ,\m_reg[11]_i_31__18_n_0 ,\m_reg[11]_i_32__18_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__18_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__18_n_0 ,\m_reg[15]_i_23__18_n_0 ,\m_reg[15]_i_24__18_n_0 ,\m_reg[15]_i_25__18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__18_n_0 ,\m_reg[15]_i_30__18_n_0 ,\m_reg[15]_i_31__18_n_0 ,\m_reg[15]_i_32__18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__18_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__18_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__18_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__18_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__18_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__18_n_0 ,\m_reg[18]_i_25__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__18_n_0 ,\m_reg[18]_i_38__18_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__18_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__18_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__18_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__18_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__18_n_0 ,\m_reg[7]_i_17__18_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__20 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2975_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__18 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__18_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2975_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_66
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2960_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__17_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__17_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__17_n_0 ;
  wire \m_reg[11]_i_24__17_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__17_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__17_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__17_n_0 ;
  wire \m_reg[11]_i_31__17_n_0 ;
  wire \m_reg[11]_i_32__17_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__17_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__17_n_0 ;
  wire \m_reg[15]_i_23__17_n_0 ;
  wire \m_reg[15]_i_24__17_n_0 ;
  wire \m_reg[15]_i_25__17_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__17_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__17_n_0 ;
  wire \m_reg[15]_i_31__17_n_0 ;
  wire \m_reg[15]_i_32__17_n_0 ;
  wire \m_reg[15]_i_33__17_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__17_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__17_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__17_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__17_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__17_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__17_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__17_n_0 ;
  wire \m_reg[18]_i_25__4_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__17_n_0 ;
  wire \m_reg[18]_i_38__17_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__17_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__17_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__17_n_0 ;
  wire \m_reg[7]_i_17__17_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__17_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_69_reg_4535[18]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__17 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__17_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__17 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__17_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__17 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__17 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__17_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__17 
       (.I0(\m_reg[11]_i_26__17_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__17_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__17_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__17 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__17 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__17_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__17 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__17_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__17 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__17_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__17 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__17 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__17_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__17 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__17 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__17 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__17_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__17_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__17 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__17_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__17 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__17 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__17_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__17 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__17_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__17 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__17 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__4 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__17 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__17_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__17 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__17_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__17 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__17_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__17 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__17_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__17 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__17_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__17_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__17_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__17_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__17_n_0 ,\m_reg[11]_i_24__17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__17_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__17_n_0 ,\m_reg[11]_i_30__17_n_0 ,\m_reg[11]_i_31__17_n_0 ,\m_reg[11]_i_32__17_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__17_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__17_n_0 ,\m_reg[15]_i_23__17_n_0 ,\m_reg[15]_i_24__17_n_0 ,\m_reg[15]_i_25__17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__17_n_0 ,\m_reg[15]_i_30__17_n_0 ,\m_reg[15]_i_31__17_n_0 ,\m_reg[15]_i_32__17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__17_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__17_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__17_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__17_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__17_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__17_n_0 ,\m_reg[18]_i_25__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__17_n_0 ,\m_reg[18]_i_38__17_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__17_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__17_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__17_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__17_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__17_n_0 ,\m_reg[7]_i_17__17_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__19 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2960_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__17 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__17_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2960_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_67
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2938_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__16_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__16_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__16_n_0 ;
  wire \m_reg[11]_i_24__16_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__16_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__16_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__16_n_0 ;
  wire \m_reg[11]_i_31__16_n_0 ;
  wire \m_reg[11]_i_32__16_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__16_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__16_n_0 ;
  wire \m_reg[15]_i_23__16_n_0 ;
  wire \m_reg[15]_i_24__16_n_0 ;
  wire \m_reg[15]_i_25__16_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__16_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__16_n_0 ;
  wire \m_reg[15]_i_31__16_n_0 ;
  wire \m_reg[15]_i_32__16_n_0 ;
  wire \m_reg[15]_i_33__16_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__16_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__16_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__16_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__16_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__16_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__16_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__16_n_0 ;
  wire \m_reg[18]_i_25__5_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__16_n_0 ;
  wire \m_reg[18]_i_38__16_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__16_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__16_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__16_n_0 ;
  wire \m_reg[7]_i_17__16_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__16_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__16 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__16 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__16_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__16 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__16_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__16 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__16_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__16 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__16 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__16 
       (.I0(\m_reg[11]_i_26__16_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__16_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__16 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__16_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__16 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__16 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__16_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__16 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__16_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__16 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__16_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__16 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__16_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__16 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__16 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__16_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__16 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__16 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__16 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__16_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__16 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__16_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__16 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__16_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__16_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__16 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__16 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__16 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__16_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__16 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__16 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__5 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__16 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__16_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__16 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__16_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__16 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__16_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__16 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__16_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__16 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__16_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__16_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__16_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__16_n_0 ,\m_reg[11]_i_24__16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__16_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__16_n_0 ,\m_reg[11]_i_30__16_n_0 ,\m_reg[11]_i_31__16_n_0 ,\m_reg[11]_i_32__16_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__16_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__16_n_0 ,\m_reg[15]_i_23__16_n_0 ,\m_reg[15]_i_24__16_n_0 ,\m_reg[15]_i_25__16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__16_n_0 ,\m_reg[15]_i_30__16_n_0 ,\m_reg[15]_i_31__16_n_0 ,\m_reg[15]_i_32__16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__16_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__16_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__16_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__16_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__16_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__16_n_0 ,\m_reg[18]_i_25__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__16_n_0 ,\m_reg[18]_i_38__16_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__16_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__16_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__16_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__16_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__16_n_0 ,\m_reg[7]_i_17__16_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2938_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__16 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__16_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2938_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_68
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2916_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__15_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__15_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__15_n_0 ;
  wire \m_reg[11]_i_24__15_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__15_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__15_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__15_n_0 ;
  wire \m_reg[11]_i_31__15_n_0 ;
  wire \m_reg[11]_i_32__15_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__15_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__15_n_0 ;
  wire \m_reg[15]_i_23__15_n_0 ;
  wire \m_reg[15]_i_24__15_n_0 ;
  wire \m_reg[15]_i_25__15_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__15_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__15_n_0 ;
  wire \m_reg[15]_i_31__15_n_0 ;
  wire \m_reg[15]_i_32__15_n_0 ;
  wire \m_reg[15]_i_33__15_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__15_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__15_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__15_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__15_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__15_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__15_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__15_n_0 ;
  wire \m_reg[18]_i_25__6_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__15_n_0 ;
  wire \m_reg[18]_i_38__15_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__15_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__15_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__15_n_0 ;
  wire \m_reg[7]_i_17__15_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__15_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_59_reg_4345[20]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__15 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__15_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__15 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__15_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__15_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__15 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__15 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__15 
       (.I0(\m_reg[11]_i_26__15_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__15_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__15_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__15_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__15 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__15_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__15 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__15_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__15 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__15_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__15 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__15 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__15 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__15 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__15 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__15_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__15_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__15 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__15_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__15_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__15 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__15 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__15_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__15 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__15_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__15 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__15 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__6 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__15 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__15_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__15 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__15_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__15 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__15_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__15 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__15_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__15 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__15_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__15_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__15_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__15_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__15_n_0 ,\m_reg[11]_i_24__15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__15_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__15_n_0 ,\m_reg[11]_i_30__15_n_0 ,\m_reg[11]_i_31__15_n_0 ,\m_reg[11]_i_32__15_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__15_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__15_n_0 ,\m_reg[15]_i_23__15_n_0 ,\m_reg[15]_i_24__15_n_0 ,\m_reg[15]_i_25__15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__15_n_0 ,\m_reg[15]_i_30__15_n_0 ,\m_reg[15]_i_31__15_n_0 ,\m_reg[15]_i_32__15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__15_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__15_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__15_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__15_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__15_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__15_n_0 ,\m_reg[18]_i_25__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__15_n_0 ,\m_reg[18]_i_38__15_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__15_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__15_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__15_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__15_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__15_n_0 ,\m_reg[7]_i_17__15_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2916_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__15 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__15_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2916_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_69
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2901_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__14_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__14_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__14_n_0 ;
  wire \m_reg[11]_i_24__14_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__14_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__14_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__14_n_0 ;
  wire \m_reg[11]_i_31__14_n_0 ;
  wire \m_reg[11]_i_32__14_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__14_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__14_n_0 ;
  wire \m_reg[15]_i_23__14_n_0 ;
  wire \m_reg[15]_i_24__14_n_0 ;
  wire \m_reg[15]_i_25__14_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__14_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__14_n_0 ;
  wire \m_reg[15]_i_31__14_n_0 ;
  wire \m_reg[15]_i_32__14_n_0 ;
  wire \m_reg[15]_i_33__14_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__14_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__14_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__14_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__14_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__14_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__14_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__14_n_0 ;
  wire \m_reg[18]_i_25__7_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__14_n_0 ;
  wire \m_reg[18]_i_38__14_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__14_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__14_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__14_n_0 ;
  wire \m_reg[7]_i_17__14_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__14_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__14 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__14_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__14 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__14_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__14 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__14 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__14 
       (.I0(\m_reg[11]_i_26__14_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__14_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__14_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__14_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__14 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__14_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__14 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__14_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__14 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__14_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__14 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__14 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__14_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__14 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__14_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__14 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__14 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__14_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__14_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__14 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__14_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__14_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__14 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__14 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__14_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__14 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__14_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__14 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__14 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__7 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__7_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__14 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__14_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__14 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__14_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__14 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__14_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__14 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__14_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__14 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__14_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__14_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__14_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__14_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__14_n_0 ,\m_reg[11]_i_24__14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__14_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__14_n_0 ,\m_reg[11]_i_30__14_n_0 ,\m_reg[11]_i_31__14_n_0 ,\m_reg[11]_i_32__14_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__14_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__14_n_0 ,\m_reg[15]_i_23__14_n_0 ,\m_reg[15]_i_24__14_n_0 ,\m_reg[15]_i_25__14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__14_n_0 ,\m_reg[15]_i_30__14_n_0 ,\m_reg[15]_i_31__14_n_0 ,\m_reg[15]_i_32__14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__14_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__14_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__14_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__14_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__14_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__14_n_0 ,\m_reg[18]_i_25__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__14_n_0 ,\m_reg[18]_i_38__14_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__14_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__14_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__14_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__14_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__14_n_0 ,\m_reg[7]_i_17__14_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__9 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2901_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__6 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__14 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__14_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2901_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_70
   (E,
    \p_reg_reg[18]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input \p_reg_reg[0]_0 ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2886_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__13_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__13_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__13_n_0 ;
  wire \m_reg[11]_i_24__13_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__13_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__13_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__13_n_0 ;
  wire \m_reg[11]_i_31__13_n_0 ;
  wire \m_reg[11]_i_32__13_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__13_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__13_n_0 ;
  wire \m_reg[15]_i_23__13_n_0 ;
  wire \m_reg[15]_i_24__13_n_0 ;
  wire \m_reg[15]_i_25__13_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__13_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__13_n_0 ;
  wire \m_reg[15]_i_31__13_n_0 ;
  wire \m_reg[15]_i_32__13_n_0 ;
  wire \m_reg[15]_i_33__13_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__13_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__13_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__13_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__13_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__13_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__13_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__13_n_0 ;
  wire \m_reg[18]_i_25__8_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__13_n_0 ;
  wire \m_reg[18]_i_38__13_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__13_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__13_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__13_n_0 ;
  wire \m_reg[7]_i_17__13_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__13_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__13 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__13 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__13_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__13 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__13_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__13 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__13_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__13 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__13 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__13 
       (.I0(\m_reg[11]_i_26__13_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__13_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__13 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__13_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__13 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__13 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__13_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__13 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__13_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__13 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__13_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__13 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__13_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__13 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__13 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__13 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__13 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__13 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__13_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__13 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__13_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__13 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__13_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__13 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__13_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__13 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__13 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__13_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__13 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__13_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__13 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__13 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__8 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__8_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__13 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__13_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__13 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__13_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__13 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__13_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__13 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__13_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__13 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__13 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__13_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__13_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__13_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__13_n_0 ,\m_reg[11]_i_24__13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__13_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__13_n_0 ,\m_reg[11]_i_30__13_n_0 ,\m_reg[11]_i_31__13_n_0 ,\m_reg[11]_i_32__13_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__13_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__13_n_0 ,\m_reg[15]_i_23__13_n_0 ,\m_reg[15]_i_24__13_n_0 ,\m_reg[15]_i_25__13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__13_n_0 ,\m_reg[15]_i_30__13_n_0 ,\m_reg[15]_i_31__13_n_0 ,\m_reg[15]_i_32__13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__13_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__13_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__13_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__13_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__13_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__13_n_0 ,\m_reg[18]_i_25__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__13_n_0 ,\m_reg[18]_i_38__13_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__13_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__13_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__13_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__13_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__13_n_0 ,\m_reg[7]_i_17__13_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__18 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2886_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__5 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__13 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__13_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2886_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_71
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2871_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__12_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__12_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__12_n_0 ;
  wire \m_reg[11]_i_24__12_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__12_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__12_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__12_n_0 ;
  wire \m_reg[11]_i_31__12_n_0 ;
  wire \m_reg[11]_i_32__12_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__12_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__12_n_0 ;
  wire \m_reg[15]_i_23__12_n_0 ;
  wire \m_reg[15]_i_24__12_n_0 ;
  wire \m_reg[15]_i_25__12_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__12_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__12_n_0 ;
  wire \m_reg[15]_i_31__12_n_0 ;
  wire \m_reg[15]_i_32__12_n_0 ;
  wire \m_reg[15]_i_33__12_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__12_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__12_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__12_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__12_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__12_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__12_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__12_n_0 ;
  wire \m_reg[18]_i_25__9_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__12_n_0 ;
  wire \m_reg[18]_i_38__12_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__12_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__12_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__12_n_0 ;
  wire \m_reg[7]_i_17__12_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__12_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__12 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__12 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__12_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__12 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__12_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__12 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__12 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__12 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__12 
       (.I0(\m_reg[11]_i_26__12_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__12_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__12 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__12_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__12 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__12 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__12_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__12 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__12_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__12 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__12_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__12 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__12_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__12 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__12 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__12 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__12 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__12 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__12 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__12_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__12 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__12 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__12_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__12 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__12 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__12_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__12 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__12_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__12 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__12 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__9 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__12 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__12_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__12 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__12_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__12 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__12_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__12 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__12_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__12 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__12 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__12_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__12_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__12_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__12_n_0 ,\m_reg[11]_i_24__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__12_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__12_n_0 ,\m_reg[11]_i_30__12_n_0 ,\m_reg[11]_i_31__12_n_0 ,\m_reg[11]_i_32__12_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__12_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__12_n_0 ,\m_reg[15]_i_23__12_n_0 ,\m_reg[15]_i_24__12_n_0 ,\m_reg[15]_i_25__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__12_n_0 ,\m_reg[15]_i_30__12_n_0 ,\m_reg[15]_i_31__12_n_0 ,\m_reg[15]_i_32__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__12_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__12_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__12_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__12_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__12_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__12_n_0 ,\m_reg[18]_i_25__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__12_n_0 ,\m_reg[18]_i_38__12_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__12_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__12_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__12_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__12_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__12_n_0 ,\m_reg[7]_i_17__12_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__17 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2871_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__10 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__12 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__12_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2871_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_72
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2856_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__11_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__11_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__11_n_0 ;
  wire \m_reg[11]_i_24__11_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__11_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__11_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__11_n_0 ;
  wire \m_reg[11]_i_31__11_n_0 ;
  wire \m_reg[11]_i_32__11_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__11_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__11_n_0 ;
  wire \m_reg[15]_i_23__11_n_0 ;
  wire \m_reg[15]_i_24__11_n_0 ;
  wire \m_reg[15]_i_25__11_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__11_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__11_n_0 ;
  wire \m_reg[15]_i_31__11_n_0 ;
  wire \m_reg[15]_i_32__11_n_0 ;
  wire \m_reg[15]_i_33__11_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__11_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__11_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__11_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__11_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__11_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__11_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__11_n_0 ;
  wire \m_reg[18]_i_25__10_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__11_n_0 ;
  wire \m_reg[18]_i_38__11_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__11_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__11_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__11_n_0 ;
  wire \m_reg[7]_i_17__11_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__11_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_47_reg_4113[21]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__11 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__11 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__11_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__11 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__11_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__11 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__11_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__11 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__11 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__11 
       (.I0(\m_reg[11]_i_26__11_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__11_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__11 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__11_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__11 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__11_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__11 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__11_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__11 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__11_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__11 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__11_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__11 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__11_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__11 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__11 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__11_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__11 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__11 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__11 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__11_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__11 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__11_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__11 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__11_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__11 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__11_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__11 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__11_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__11 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__11_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__11 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__11_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__11 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__11 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__10 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__11 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__11_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__11 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__11_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__11 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__11_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__11 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__11_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__11 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__11_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__11 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__11_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__11_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__11_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__11_n_0 ,\m_reg[11]_i_24__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__11_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__11_n_0 ,\m_reg[11]_i_30__11_n_0 ,\m_reg[11]_i_31__11_n_0 ,\m_reg[11]_i_32__11_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__11_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__11_n_0 ,\m_reg[15]_i_23__11_n_0 ,\m_reg[15]_i_24__11_n_0 ,\m_reg[15]_i_25__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__11_n_0 ,\m_reg[15]_i_30__11_n_0 ,\m_reg[15]_i_31__11_n_0 ,\m_reg[15]_i_32__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__11_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__11_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__11_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__11_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__11_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__11_n_0 ,\m_reg[18]_i_25__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__11_n_0 ,\m_reg[18]_i_38__11_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__11_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__11_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__11_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__11_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__11_n_0 ,\m_reg[7]_i_17__11_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__16 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2856_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__11 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__11_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2856_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_73
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2841_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__10_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__10_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__10_n_0 ;
  wire \m_reg[11]_i_24__10_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__10_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__10_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__10_n_0 ;
  wire \m_reg[11]_i_31__10_n_0 ;
  wire \m_reg[11]_i_32__10_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__10_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__10_n_0 ;
  wire \m_reg[15]_i_23__10_n_0 ;
  wire \m_reg[15]_i_24__10_n_0 ;
  wire \m_reg[15]_i_25__10_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__10_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__10_n_0 ;
  wire \m_reg[15]_i_31__10_n_0 ;
  wire \m_reg[15]_i_32__10_n_0 ;
  wire \m_reg[15]_i_33__10_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__10_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__10_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__10_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__10_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__10_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__10_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__10_n_0 ;
  wire \m_reg[18]_i_25__11_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__10_n_0 ;
  wire \m_reg[18]_i_38__10_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__10_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__10_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__10_n_0 ;
  wire \m_reg[7]_i_17__10_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__10_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_44_reg_4055[18]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__10 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__10 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__10_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__10 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__10_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__10 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__10_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__10 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__10 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__10 
       (.I0(\m_reg[11]_i_26__10_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__10_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__10 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__10_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__10 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__10 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__10_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__10 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__10_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__10 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__10_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__10 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__10_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__10 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__10 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__10_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__10 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__10 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__10 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__10 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__10_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__10 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__10_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__10 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__10_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__10 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__10 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__10 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__10_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__10 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__10 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__11 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__11_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__10 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__10_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__10 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__10_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__10 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__10_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__10 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__10_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__10 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__10_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__10 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__10_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__10_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__10_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__10_n_0 ,\m_reg[11]_i_24__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__10_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__10_n_0 ,\m_reg[11]_i_30__10_n_0 ,\m_reg[11]_i_31__10_n_0 ,\m_reg[11]_i_32__10_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__10_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__10_n_0 ,\m_reg[15]_i_23__10_n_0 ,\m_reg[15]_i_24__10_n_0 ,\m_reg[15]_i_25__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__10_n_0 ,\m_reg[15]_i_30__10_n_0 ,\m_reg[15]_i_31__10_n_0 ,\m_reg[15]_i_32__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__10_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__10_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__10_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__10_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__10_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__10_n_0 ,\m_reg[18]_i_25__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__10_n_0 ,\m_reg[18]_i_38__10_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__10_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__10_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__10_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__10_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__10_n_0 ,\m_reg[7]_i_17__10_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__15 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2841_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__10 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__10_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2841_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_74
   (E,
    \p_reg_reg[18]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input \p_reg_reg[0]_0 ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2819_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__9_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__9_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__9_n_0 ;
  wire \m_reg[11]_i_24__9_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__9_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__9_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__9_n_0 ;
  wire \m_reg[11]_i_31__9_n_0 ;
  wire \m_reg[11]_i_32__9_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__9_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__9_n_0 ;
  wire \m_reg[15]_i_23__9_n_0 ;
  wire \m_reg[15]_i_24__9_n_0 ;
  wire \m_reg[15]_i_25__9_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__9_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__9_n_0 ;
  wire \m_reg[15]_i_31__9_n_0 ;
  wire \m_reg[15]_i_32__9_n_0 ;
  wire \m_reg[15]_i_33__9_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__9_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__9_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__9_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__9_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__9_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__9_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__9_n_0 ;
  wire \m_reg[18]_i_25__12_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__9_n_0 ;
  wire \m_reg[18]_i_38__9_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__9_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__9_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__9_n_0 ;
  wire \m_reg[7]_i_17__9_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__9_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__9 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__9 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__9_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__9 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__9_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__9 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__9_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__9 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__9 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__9 
       (.I0(\m_reg[11]_i_26__9_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__9_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__9 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__9_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__9 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__9 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__9_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__9 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__9_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__9 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__9_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__9 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__9_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__9 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__9 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__9 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__9 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__9 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__9_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__9 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__9_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__9 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__9_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__9 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__9_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__9 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__9_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__9 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__9 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__9_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__9 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__9 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__12 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__12_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__9 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__9_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__9 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__9_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__9 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__9_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__9 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__9_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__9 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__9 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__9_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__9_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__9_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__9_n_0 ,\m_reg[11]_i_24__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__9_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__9_n_0 ,\m_reg[11]_i_30__9_n_0 ,\m_reg[11]_i_31__9_n_0 ,\m_reg[11]_i_32__9_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__9_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__9_n_0 ,\m_reg[15]_i_23__9_n_0 ,\m_reg[15]_i_24__9_n_0 ,\m_reg[15]_i_25__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__9_n_0 ,\m_reg[15]_i_30__9_n_0 ,\m_reg[15]_i_31__9_n_0 ,\m_reg[15]_i_32__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__9_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__9_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__9_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__9_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__9_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__9_n_0 ,\m_reg[18]_i_25__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__9_n_0 ,\m_reg[18]_i_38__9_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__9_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__9_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__9_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__9_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__9_n_0 ,\m_reg[7]_i_17__9_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2819_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__0 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__9 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__9_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2819_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_75
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2797_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__8_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__8_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__8_n_0 ;
  wire \m_reg[11]_i_24__8_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__8_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__8_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__8_n_0 ;
  wire \m_reg[11]_i_31__8_n_0 ;
  wire \m_reg[11]_i_32__8_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__8_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__8_n_0 ;
  wire \m_reg[15]_i_23__8_n_0 ;
  wire \m_reg[15]_i_24__8_n_0 ;
  wire \m_reg[15]_i_25__8_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__8_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__8_n_0 ;
  wire \m_reg[15]_i_31__8_n_0 ;
  wire \m_reg[15]_i_32__8_n_0 ;
  wire \m_reg[15]_i_33__8_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__8_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__8_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__8_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__8_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__8_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__8_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__8_n_0 ;
  wire \m_reg[18]_i_25__13_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__8_n_0 ;
  wire \m_reg[18]_i_38__8_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__8_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__8_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__8_n_0 ;
  wire \m_reg[7]_i_17__8_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__8_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_34_reg_3865[20]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__8 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__8 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__8_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__8 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__8 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__8_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__8 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__8 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__8 
       (.I0(\m_reg[11]_i_26__8_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__8_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__8 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__8_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__8 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__8 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__8_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__8 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__8_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__8 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__8_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__8 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__8_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__8 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__8 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__8 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__8 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__8 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__8 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__8_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__8 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__8_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__8 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__8_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__8 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__8 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__8_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__8 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__8_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__8 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__8 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__13 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__13_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__8 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__8_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__8 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__8_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__8 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__8_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__8 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__8_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__8 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__8_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__8 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__8_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__8_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__8_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__8_n_0 ,\m_reg[11]_i_24__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__8_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__8_n_0 ,\m_reg[11]_i_30__8_n_0 ,\m_reg[11]_i_31__8_n_0 ,\m_reg[11]_i_32__8_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__8_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__8_n_0 ,\m_reg[15]_i_23__8_n_0 ,\m_reg[15]_i_24__8_n_0 ,\m_reg[15]_i_25__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__8_n_0 ,\m_reg[15]_i_30__8_n_0 ,\m_reg[15]_i_31__8_n_0 ,\m_reg[15]_i_32__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__8_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__8_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__8_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__8_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__8_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__8_n_0 ,\m_reg[18]_i_25__13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__8_n_0 ,\m_reg[18]_i_38__8_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__8_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__8_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__8_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__8_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__8_n_0 ,\m_reg[7]_i_17__8_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2797_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__8 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__8_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2797_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_76
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2782_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__7_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__7_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__7_n_0 ;
  wire \m_reg[11]_i_24__7_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__7_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__7_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__7_n_0 ;
  wire \m_reg[11]_i_31__7_n_0 ;
  wire \m_reg[11]_i_32__7_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__7_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__7_n_0 ;
  wire \m_reg[15]_i_23__7_n_0 ;
  wire \m_reg[15]_i_24__7_n_0 ;
  wire \m_reg[15]_i_25__7_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__7_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__7_n_0 ;
  wire \m_reg[15]_i_31__7_n_0 ;
  wire \m_reg[15]_i_32__7_n_0 ;
  wire \m_reg[15]_i_33__7_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__7_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__7_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__7_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__7_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__7_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__7_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__7_n_0 ;
  wire \m_reg[18]_i_25__14_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__7_n_0 ;
  wire \m_reg[18]_i_38__7_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__7_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__7_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__7_n_0 ;
  wire \m_reg[7]_i_17__7_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__7_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__7 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__7 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__7_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__7 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__7 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__7_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__7 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__7 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__7 
       (.I0(\m_reg[11]_i_26__7_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__7_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__7 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__7_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__7 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__7 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__7_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__7 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__7_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__7 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__7_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__7 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__7_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__7 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__7 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__7 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__7 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__7 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__7 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__7_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__7 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__7_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__7 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__7_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__7 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__7 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__7_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__7 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__7_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__7 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__7 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__14 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__14_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__7 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__7_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__7 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__7_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__7 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__7_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__7 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__7_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__7 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__7_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__7 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__7_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__7_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__7_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__7_n_0 ,\m_reg[11]_i_24__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__7_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__7_n_0 ,\m_reg[11]_i_30__7_n_0 ,\m_reg[11]_i_31__7_n_0 ,\m_reg[11]_i_32__7_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__7_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__7_n_0 ,\m_reg[15]_i_23__7_n_0 ,\m_reg[15]_i_24__7_n_0 ,\m_reg[15]_i_25__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__7_n_0 ,\m_reg[15]_i_30__7_n_0 ,\m_reg[15]_i_31__7_n_0 ,\m_reg[15]_i_32__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__7_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__7_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__7_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__7_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__7_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__7_n_0 ,\m_reg[18]_i_25__14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__7_n_0 ,\m_reg[18]_i_38__7_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__7_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__7_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__7_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__7_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__7_n_0 ,\m_reg[7]_i_17__7_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2782_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__4 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__7 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__7_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2782_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_77
   (E,
    \p_reg_reg[18]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input \p_reg_reg[0]_0 ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2767_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__6_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__6_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__6_n_0 ;
  wire \m_reg[11]_i_24__6_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__6_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__6_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__6_n_0 ;
  wire \m_reg[11]_i_31__6_n_0 ;
  wire \m_reg[11]_i_32__6_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__6_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__6_n_0 ;
  wire \m_reg[15]_i_23__6_n_0 ;
  wire \m_reg[15]_i_24__6_n_0 ;
  wire \m_reg[15]_i_25__6_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__6_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__6_n_0 ;
  wire \m_reg[15]_i_31__6_n_0 ;
  wire \m_reg[15]_i_32__6_n_0 ;
  wire \m_reg[15]_i_33__6_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__6_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__6_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__6_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__6_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__6_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__6_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__6_n_0 ;
  wire \m_reg[18]_i_25__15_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__6_n_0 ;
  wire \m_reg[18]_i_38__6_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__6_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__6_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__6_n_0 ;
  wire \m_reg[7]_i_17__6_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__6_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__6 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__6 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__6_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__6 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__6 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__6_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__6 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__6 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__6 
       (.I0(\m_reg[11]_i_26__6_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__6_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__6 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__6_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__6 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__6 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__6_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__6 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__6_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__6 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__6_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__6 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__6 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__6 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__6 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__6 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__6 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__6 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__6_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__6 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__6_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__6 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__6_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__6 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__6 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__6 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__6_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__6 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__6 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__15 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__15_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__6 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__6_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__6 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__6_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__6 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__6_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__6 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__6_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__6 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__6 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__6_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__6_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__6_n_0 ,\m_reg[11]_i_24__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__6_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__6_n_0 ,\m_reg[11]_i_30__6_n_0 ,\m_reg[11]_i_31__6_n_0 ,\m_reg[11]_i_32__6_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__6_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__6_n_0 ,\m_reg[15]_i_23__6_n_0 ,\m_reg[15]_i_24__6_n_0 ,\m_reg[15]_i_25__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__6_n_0 ,\m_reg[15]_i_30__6_n_0 ,\m_reg[15]_i_31__6_n_0 ,\m_reg[15]_i_32__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__6_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__6_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__6_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__6_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__6_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__6_n_0 ,\m_reg[18]_i_25__15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__6_n_0 ,\m_reg[18]_i_38__6_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__6_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__6_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__6_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__6_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__6_n_0 ,\m_reg[7]_i_17__6_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__14 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2767_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__3 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__6 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__6_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2767_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_78
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2752_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__5_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__5_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__5_n_0 ;
  wire \m_reg[11]_i_24__5_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__5_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__5_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__5_n_0 ;
  wire \m_reg[11]_i_31__5_n_0 ;
  wire \m_reg[11]_i_32__5_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__5_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__5_n_0 ;
  wire \m_reg[15]_i_23__5_n_0 ;
  wire \m_reg[15]_i_24__5_n_0 ;
  wire \m_reg[15]_i_25__5_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__5_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__5_n_0 ;
  wire \m_reg[15]_i_31__5_n_0 ;
  wire \m_reg[15]_i_32__5_n_0 ;
  wire \m_reg[15]_i_33__5_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__5_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__5_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__5_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__5_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__5_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__5_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__5_n_0 ;
  wire \m_reg[18]_i_25__16_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__5_n_0 ;
  wire \m_reg[18]_i_38__5_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__5_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__5_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__5_n_0 ;
  wire \m_reg[7]_i_17__5_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__5_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__5 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__5 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__5_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__5 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__5 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__5_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__5 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__5 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__5 
       (.I0(\m_reg[11]_i_26__5_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__5_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__5 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__5_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__5 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__5 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__5_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__5 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__5_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__5 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__5_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__5 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__5 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__5 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__5 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__5 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__5 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__5 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__5_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__5 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__5_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__5 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__5_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__5 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__5 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__5 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__5_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__5 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__5 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__16 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__5 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__5_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__5 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__5_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__5 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__5_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__5 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__5_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__5 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__5 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__5_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__5_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__5_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__5_n_0 ,\m_reg[11]_i_24__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__5_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__5_n_0 ,\m_reg[11]_i_30__5_n_0 ,\m_reg[11]_i_31__5_n_0 ,\m_reg[11]_i_32__5_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__5_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__5_n_0 ,\m_reg[15]_i_23__5_n_0 ,\m_reg[15]_i_24__5_n_0 ,\m_reg[15]_i_25__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__5_n_0 ,\m_reg[15]_i_30__5_n_0 ,\m_reg[15]_i_31__5_n_0 ,\m_reg[15]_i_32__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__5_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__5_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__5_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__5_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__5_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__5_n_0 ,\m_reg[18]_i_25__16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__5_n_0 ,\m_reg[18]_i_38__5_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__5_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__5_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__5_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__5_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__5_n_0 ,\m_reg[7]_i_17__5_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__13 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2752_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__11 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__5 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__5_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2752_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_79
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2737_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__4_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__4_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__4_n_0 ;
  wire \m_reg[11]_i_24__4_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__4_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__4_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__4_n_0 ;
  wire \m_reg[11]_i_31__4_n_0 ;
  wire \m_reg[11]_i_32__4_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__4_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__4_n_0 ;
  wire \m_reg[15]_i_23__4_n_0 ;
  wire \m_reg[15]_i_24__4_n_0 ;
  wire \m_reg[15]_i_25__4_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__4_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__4_n_0 ;
  wire \m_reg[15]_i_31__4_n_0 ;
  wire \m_reg[15]_i_32__4_n_0 ;
  wire \m_reg[15]_i_33__4_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__4_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__4_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__4_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__4_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__4_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__4_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__4_n_0 ;
  wire \m_reg[18]_i_25__17_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__4_n_0 ;
  wire \m_reg[18]_i_38__4_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__4_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__4_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__4_n_0 ;
  wire \m_reg[7]_i_17__4_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__4_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_23_reg_3638[21]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__4 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__4 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__4_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__4 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__4 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__4 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__4 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__4 
       (.I0(\m_reg[11]_i_26__4_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__4_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__4 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__4_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__4 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__4 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__4 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__4 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__4_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__4 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__4 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__4 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__4 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__4 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__4 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__4 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__4_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__4 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__4 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__4_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__4 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__4 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__4 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__4_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__4 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__4 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__17 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__17_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__4 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__4_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__4 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__4_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__4 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__4_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__4 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__4_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__4 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__4 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__4_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__4_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__4_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__4_n_0 ,\m_reg[11]_i_24__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__4_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__4_n_0 ,\m_reg[11]_i_30__4_n_0 ,\m_reg[11]_i_31__4_n_0 ,\m_reg[11]_i_32__4_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__4_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__4_n_0 ,\m_reg[15]_i_23__4_n_0 ,\m_reg[15]_i_24__4_n_0 ,\m_reg[15]_i_25__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__4_n_0 ,\m_reg[15]_i_30__4_n_0 ,\m_reg[15]_i_31__4_n_0 ,\m_reg[15]_i_32__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__4_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__4_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__4_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__4_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__4_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__4_n_0 ,\m_reg[18]_i_25__17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__4_n_0 ,\m_reg[18]_i_38__4_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__4_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__4_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__4_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__4_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__4_n_0 ,\m_reg[7]_i_17__4_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__12 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2737_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__4 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__4_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2737_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_80
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2722_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__3_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__3_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__3_n_0 ;
  wire \m_reg[11]_i_24__3_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__3_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__3_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__3_n_0 ;
  wire \m_reg[11]_i_31__3_n_0 ;
  wire \m_reg[11]_i_32__3_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__3_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__3_n_0 ;
  wire \m_reg[15]_i_23__3_n_0 ;
  wire \m_reg[15]_i_24__3_n_0 ;
  wire \m_reg[15]_i_25__3_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__3_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__3_n_0 ;
  wire \m_reg[15]_i_31__3_n_0 ;
  wire \m_reg[15]_i_32__3_n_0 ;
  wire \m_reg[15]_i_33__3_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__3_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__3_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__3_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__3_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__3_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__3_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__3_n_0 ;
  wire \m_reg[18]_i_25__18_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__3_n_0 ;
  wire \m_reg[18]_i_38__3_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__3_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__3_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__3_n_0 ;
  wire \m_reg[7]_i_17__3_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__3_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_20_reg_3580[18]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__3 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__3 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__3_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__3 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__3 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__3 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__3 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__3 
       (.I0(\m_reg[11]_i_26__3_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__3_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__3 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__3 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__3 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__3_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__3 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__3 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__3_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__3 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__3_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__3 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__3 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__3 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__3_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__3 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__3 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__3 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__3_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__3 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__3 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__3_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__3 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__3 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__3 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__3_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__3 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__3 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__18 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__18_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__3 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__3_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__3 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__3_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__3 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__3_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__3 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__3_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__3 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__3 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__3_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__3_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__3_n_0 ,\m_reg[11]_i_24__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__3_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__3_n_0 ,\m_reg[11]_i_30__3_n_0 ,\m_reg[11]_i_31__3_n_0 ,\m_reg[11]_i_32__3_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__3_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__3_n_0 ,\m_reg[15]_i_23__3_n_0 ,\m_reg[15]_i_24__3_n_0 ,\m_reg[15]_i_25__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__3_n_0 ,\m_reg[15]_i_30__3_n_0 ,\m_reg[15]_i_31__3_n_0 ,\m_reg[15]_i_32__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__3_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__3_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__3_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__3_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__3_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__3_n_0 ,\m_reg[18]_i_25__18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__3_n_0 ,\m_reg[18]_i_38__3_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__3_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__3_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__3_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__3_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__3_n_0 ,\m_reg[7]_i_17__3_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2722_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__3_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2722_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_81
   (E,
    \p_reg_reg[18]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input \p_reg_reg[0]_0 ;
  input [4:0]Q;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2700_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__2_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__2_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__2_n_0 ;
  wire \m_reg[11]_i_24__2_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__2_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__2_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__2_n_0 ;
  wire \m_reg[11]_i_31__2_n_0 ;
  wire \m_reg[11]_i_32__2_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__2_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__2_n_0 ;
  wire \m_reg[15]_i_23__2_n_0 ;
  wire \m_reg[15]_i_24__2_n_0 ;
  wire \m_reg[15]_i_25__2_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__2_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__2_n_0 ;
  wire \m_reg[15]_i_31__2_n_0 ;
  wire \m_reg[15]_i_32__2_n_0 ;
  wire \m_reg[15]_i_33__2_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__2_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__2_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__2_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__2_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__2_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__2_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__2_n_0 ;
  wire \m_reg[18]_i_25__19_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__2_n_0 ;
  wire \m_reg[18]_i_38__2_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__2_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__2_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__2_n_0 ;
  wire \m_reg[7]_i_17__2_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__2_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__2 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__2 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__2 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__2 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__2 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__2 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__2 
       (.I0(\m_reg[11]_i_26__2_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__2 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__2_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__2 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__2 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__2 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__2 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__2 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__2 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__2 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__2 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__2_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__2 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__2 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__2 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__2_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__2 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__2 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__2 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__2 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__2 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__2_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__2 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__2 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__19 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__19_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__2 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__2_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__2 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__2 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__2_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__2 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__2_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__2 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__2 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__2_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__2_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__2_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__2_n_0 ,\m_reg[11]_i_24__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__2_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__2_n_0 ,\m_reg[11]_i_30__2_n_0 ,\m_reg[11]_i_31__2_n_0 ,\m_reg[11]_i_32__2_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__2_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__2_n_0 ,\m_reg[15]_i_23__2_n_0 ,\m_reg[15]_i_24__2_n_0 ,\m_reg[15]_i_25__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__2_n_0 ,\m_reg[15]_i_30__2_n_0 ,\m_reg[15]_i_31__2_n_0 ,\m_reg[15]_i_32__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__2_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__2_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__2_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__2_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__2_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__2_n_0 ,\m_reg[18]_i_25__19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__2_n_0 ,\m_reg[18]_i_38__2_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__2_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__2_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__2_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__2_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__2_n_0 ,\m_reg[7]_i_17__2_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2700_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__2 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__2_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2700_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_82
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2678_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__1_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__1_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__1_n_0 ;
  wire \m_reg[11]_i_24__1_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__1_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__1_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__1_n_0 ;
  wire \m_reg[11]_i_31__1_n_0 ;
  wire \m_reg[11]_i_32__1_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__1_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__1_n_0 ;
  wire \m_reg[15]_i_23__1_n_0 ;
  wire \m_reg[15]_i_24__1_n_0 ;
  wire \m_reg[15]_i_25__1_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__1_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__1_n_0 ;
  wire \m_reg[15]_i_31__1_n_0 ;
  wire \m_reg[15]_i_32__1_n_0 ;
  wire \m_reg[15]_i_33__1_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__1_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__1_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__1_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__1_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__1_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__1_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__1_n_0 ;
  wire \m_reg[18]_i_25__20_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__1_n_0 ;
  wire \m_reg[18]_i_38__1_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__1_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__1_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__1_n_0 ;
  wire \m_reg[7]_i_17__1_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__1_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_10_reg_3390[20]_i_1 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__1 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__1 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__1 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__1 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__1 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__1 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__1 
       (.I0(\m_reg[11]_i_26__1_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__1 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__1_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__1 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__1 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__1 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__1 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__1 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__1 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__1 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__1 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__1_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__1 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__1 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__1 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__1_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__1 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__1 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__1 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__1 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__1 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__1_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__1 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__1 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__20 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__20_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__1 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__1_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__1 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__1 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__1_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__1 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__1_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__1 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__1 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__1_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__1_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__1_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__1_n_0 ,\m_reg[11]_i_24__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__1_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__1_n_0 ,\m_reg[11]_i_30__1_n_0 ,\m_reg[11]_i_31__1_n_0 ,\m_reg[11]_i_32__1_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__1_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__1_n_0 ,\m_reg[15]_i_23__1_n_0 ,\m_reg[15]_i_24__1_n_0 ,\m_reg[15]_i_25__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__1_n_0 ,\m_reg[15]_i_30__1_n_0 ,\m_reg[15]_i_31__1_n_0 ,\m_reg[15]_i_32__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__1_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__1_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__1_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__1_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__1_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__1_n_0 ,\m_reg[18]_i_25__20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__1_n_0 ,\m_reg[18]_i_38__1_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__1_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__1_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__1_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__1_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__1_n_0 ,\m_reg[7]_i_17__1_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \p_reg[-1111111103]__0_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\p_reg_reg[0]_0 ),
        .O(grp_fu_2678_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__1 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__1_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2678_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_83
   (E,
    \p_reg_reg[18]_0 ,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[18]_1 ,
    diff_11_fu_360_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input [4:0]Q;
  input \p_reg_reg[0]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_11_fu_360_p2;
  input ap_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2663_ce;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15__0_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21__0_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23__0_n_0 ;
  wire \m_reg[11]_i_24__0_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26__0_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29__0_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30__0_n_0 ;
  wire \m_reg[11]_i_31__0_n_0 ;
  wire \m_reg[11]_i_32__0_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16__0_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22__0_n_0 ;
  wire \m_reg[15]_i_23__0_n_0 ;
  wire \m_reg[15]_i_24__0_n_0 ;
  wire \m_reg[15]_i_25__0_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29__0_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30__0_n_0 ;
  wire \m_reg[15]_i_31__0_n_0 ;
  wire \m_reg[15]_i_32__0_n_0 ;
  wire \m_reg[15]_i_33__0_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35__0_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38__0_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40__0_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15__0_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18__0_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22__0_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24__0_n_0 ;
  wire \m_reg[18]_i_25__21_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37__0_n_0 ;
  wire \m_reg[18]_i_38__0_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40__0_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44__0_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16__0_n_0 ;
  wire \m_reg[7]_i_17__0_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[10] ;
  wire \m_reg_reg_n_0_[11] ;
  wire \m_reg_reg_n_0_[12] ;
  wire \m_reg_reg_n_0_[13] ;
  wire \m_reg_reg_n_0_[14] ;
  wire \m_reg_reg_n_0_[15] ;
  wire \m_reg_reg_n_0_[16] ;
  wire \m_reg_reg_n_0_[17] ;
  wire \m_reg_reg_n_0_[18] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2__0_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[11]_i_1_n_4 ;
  wire \p_reg_reg[11]_i_1_n_5 ;
  wire \p_reg_reg[11]_i_1_n_6 ;
  wire \p_reg_reg[11]_i_1_n_7 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_4 ;
  wire \p_reg_reg[15]_i_1_n_5 ;
  wire \p_reg_reg[15]_i_1_n_6 ;
  wire \p_reg_reg[15]_i_1_n_7 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[18]_i_1_n_5 ;
  wire \p_reg_reg[18]_i_1_n_6 ;
  wire \p_reg_reg[18]_i_1_n_7 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15__0 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21__0 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23__0 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24__0 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26__0 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29__0 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29__0_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30__0 
       (.I0(\m_reg[11]_i_26__0_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31__0 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31__0_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32__0 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16__0 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22__0 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23__0 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24__0 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25__0 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29__0 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29__0_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30__0 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30__0_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31__0 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32__0 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33__0 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35__0 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38__0 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40__0 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15__0 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18__0 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18__0_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22__0 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24__0 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__21 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__21_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37__0 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38__0 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40__0 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40__0_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44__0 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16__0 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17__0 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17__0_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15__0_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21__0_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23__0_n_0 ,\m_reg[11]_i_24__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26__0_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29__0_n_0 ,\m_reg[11]_i_30__0_n_0 ,\m_reg[11]_i_31__0_n_0 ,\m_reg[11]_i_32__0_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16__0_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22__0_n_0 ,\m_reg[15]_i_23__0_n_0 ,\m_reg[15]_i_24__0_n_0 ,\m_reg[15]_i_25__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29__0_n_0 ,\m_reg[15]_i_30__0_n_0 ,\m_reg[15]_i_31__0_n_0 ,\m_reg[15]_i_32__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33__0_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35__0_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38__0_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40__0_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22__0_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24__0_n_0 ,\m_reg[18]_i_25__21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37__0_n_0 ,\m_reg[18]_i_38__0_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40__0_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44__0_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15__0_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18__0_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16__0_n_0 ,\m_reg[7]_i_17__0_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \p_reg[-1111111103]__0_i_1__7 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\p_reg_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2663_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__2 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(\m_reg_reg_n_0_[11] ),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(\m_reg_reg_n_0_[10] ),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(\m_reg_reg_n_0_[15] ),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(\m_reg_reg_n_0_[14] ),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(\m_reg_reg_n_0_[13] ),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(\m_reg_reg_n_0_[12] ),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2__0 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[18] ),
        .O(\p_reg[18]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(\m_reg_reg_n_0_[17] ),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(\m_reg_reg_n_0_[16] ),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_11_fu_360_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[11]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[11]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[11] ,\m_reg_reg_n_0_[10] ,\m_reg_reg_n_0_[9] ,\m_reg_reg_n_0_[8] }),
        .O({\p_reg_reg[11]_i_1_n_4 ,\p_reg_reg[11]_i_1_n_5 ,\p_reg_reg[11]_i_1_n_6 ,\p_reg_reg[11]_i_1_n_7 }),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[15]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[15]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[15]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[15]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[15] ,\m_reg_reg_n_0_[14] ,\m_reg_reg_n_0_[13] ,\m_reg_reg_n_0_[12] }),
        .O({\p_reg_reg[15]_i_1_n_4 ,\p_reg_reg[15]_i_1_n_5 ,\p_reg_reg[15]_i_1_n_6 ,\p_reg_reg[15]_i_1_n_7 }),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[18]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[18]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[18]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],\m_reg_reg_n_0_[16] }),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],\p_reg_reg[18]_i_1_n_5 ,\p_reg_reg[18]_i_1_n_6 ,\p_reg_reg[18]_i_1_n_7 }),
        .S({1'b0,\p_reg[18]_i_2__0_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[11]_i_1_n_7 ),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2663_ce),
        .D(\p_reg_reg[11]_i_1_n_6 ),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_84
   (E,
    \p_reg_reg[18]_0 ,
    ap_block_pp0_stage16_11001,
    Q,
    \p_reg_reg[-1111111111]_0 ,
    \p_reg_reg[18]_1 ,
    diff_14_fu_432_p2,
    ap_clk);
  output [0:0]E;
  output [18:0]\p_reg_reg[18]_0 ;
  input ap_block_pp0_stage16_11001;
  input [3:0]Q;
  input \p_reg_reg[-1111111111]_0 ;
  input [17:0]\p_reg_reg[18]_1 ;
  input [8:0]diff_14_fu_432_p2;
  input ap_clk;

  wire [0:0]E;
  wire [18:0]P;
  wire [3:0]Q;
  wire ap_block_pp0_stage16_11001;
  wire ap_clk;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2648_ce;
  wire [18:0]m_reg;
  wire \m_reg[11]_i_14_n_0 ;
  wire \m_reg[11]_i_15_n_0 ;
  wire \m_reg[11]_i_16_n_0 ;
  wire \m_reg[11]_i_17_n_0 ;
  wire \m_reg[11]_i_18_n_0 ;
  wire \m_reg[11]_i_19_n_0 ;
  wire \m_reg[11]_i_20_n_0 ;
  wire \m_reg[11]_i_21_n_0 ;
  wire \m_reg[11]_i_22_n_0 ;
  wire \m_reg[11]_i_23_n_0 ;
  wire \m_reg[11]_i_24_n_0 ;
  wire \m_reg[11]_i_25_n_0 ;
  wire \m_reg[11]_i_26_n_0 ;
  wire \m_reg[11]_i_27_n_0 ;
  wire \m_reg[11]_i_28_n_0 ;
  wire \m_reg[11]_i_29_n_0 ;
  wire \m_reg[11]_i_2_n_0 ;
  wire \m_reg[11]_i_30_n_0 ;
  wire \m_reg[11]_i_31_n_0 ;
  wire \m_reg[11]_i_32_n_0 ;
  wire \m_reg[11]_i_33_n_0 ;
  wire \m_reg[11]_i_34_n_0 ;
  wire \m_reg[11]_i_3_n_0 ;
  wire \m_reg[11]_i_4_n_0 ;
  wire \m_reg[11]_i_5_n_0 ;
  wire \m_reg[11]_i_6_n_0 ;
  wire \m_reg[11]_i_7_n_0 ;
  wire \m_reg[11]_i_8_n_0 ;
  wire \m_reg[11]_i_9_n_0 ;
  wire \m_reg[15]_i_14_n_0 ;
  wire \m_reg[15]_i_15_n_0 ;
  wire \m_reg[15]_i_16_n_0 ;
  wire \m_reg[15]_i_17_n_0 ;
  wire \m_reg[15]_i_18_n_0 ;
  wire \m_reg[15]_i_19_n_0 ;
  wire \m_reg[15]_i_20_n_0 ;
  wire \m_reg[15]_i_21_n_0 ;
  wire \m_reg[15]_i_22_n_0 ;
  wire \m_reg[15]_i_23_n_0 ;
  wire \m_reg[15]_i_24_n_0 ;
  wire \m_reg[15]_i_25_n_0 ;
  wire \m_reg[15]_i_26_n_0 ;
  wire \m_reg[15]_i_27_n_0 ;
  wire \m_reg[15]_i_28_n_0 ;
  wire \m_reg[15]_i_29_n_0 ;
  wire \m_reg[15]_i_2_n_0 ;
  wire \m_reg[15]_i_30_n_0 ;
  wire \m_reg[15]_i_31_n_0 ;
  wire \m_reg[15]_i_32_n_0 ;
  wire \m_reg[15]_i_33_n_0 ;
  wire \m_reg[15]_i_34_n_0 ;
  wire \m_reg[15]_i_35_n_0 ;
  wire \m_reg[15]_i_36_n_0 ;
  wire \m_reg[15]_i_37_n_0 ;
  wire \m_reg[15]_i_38_n_0 ;
  wire \m_reg[15]_i_39_n_0 ;
  wire \m_reg[15]_i_3_n_0 ;
  wire \m_reg[15]_i_40_n_0 ;
  wire \m_reg[15]_i_41_n_0 ;
  wire \m_reg[15]_i_42_n_0 ;
  wire \m_reg[15]_i_43_n_0 ;
  wire \m_reg[15]_i_44_n_0 ;
  wire \m_reg[15]_i_4_n_0 ;
  wire \m_reg[15]_i_5_n_0 ;
  wire \m_reg[15]_i_6_n_0 ;
  wire \m_reg[15]_i_7_n_0 ;
  wire \m_reg[15]_i_8_n_0 ;
  wire \m_reg[15]_i_9_n_0 ;
  wire \m_reg[18]_i_15_n_0 ;
  wire \m_reg[18]_i_16_n_0 ;
  wire \m_reg[18]_i_17_n_0 ;
  wire \m_reg[18]_i_18_n_0 ;
  wire \m_reg[18]_i_19_n_0 ;
  wire \m_reg[18]_i_20_n_0 ;
  wire \m_reg[18]_i_21_n_0 ;
  wire \m_reg[18]_i_22_n_0 ;
  wire \m_reg[18]_i_23_n_0 ;
  wire \m_reg[18]_i_24_n_0 ;
  wire \m_reg[18]_i_25__22_n_0 ;
  wire \m_reg[18]_i_26_n_0 ;
  wire \m_reg[18]_i_27_n_0 ;
  wire \m_reg[18]_i_28_n_0 ;
  wire \m_reg[18]_i_29_n_0 ;
  wire \m_reg[18]_i_2_n_0 ;
  wire \m_reg[18]_i_30_n_0 ;
  wire \m_reg[18]_i_31_n_0 ;
  wire \m_reg[18]_i_32_n_0 ;
  wire \m_reg[18]_i_33_n_0 ;
  wire \m_reg[18]_i_34_n_0 ;
  wire \m_reg[18]_i_35_n_0 ;
  wire \m_reg[18]_i_36_n_0 ;
  wire \m_reg[18]_i_37_n_0 ;
  wire \m_reg[18]_i_38_n_0 ;
  wire \m_reg[18]_i_39_n_0 ;
  wire \m_reg[18]_i_3_n_0 ;
  wire \m_reg[18]_i_40_n_0 ;
  wire \m_reg[18]_i_41_n_0 ;
  wire \m_reg[18]_i_42_n_0 ;
  wire \m_reg[18]_i_43_n_0 ;
  wire \m_reg[18]_i_44_n_0 ;
  wire \m_reg[18]_i_45_n_0 ;
  wire \m_reg[18]_i_4_n_0 ;
  wire \m_reg[18]_i_5_n_0 ;
  wire \m_reg[18]_i_6_n_0 ;
  wire \m_reg[18]_i_7_n_0 ;
  wire \m_reg[18]_i_8_n_0 ;
  wire \m_reg[3]_i_2_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg[7]_i_9_n_0 ;
  wire \m_reg_reg[11]_i_10_n_0 ;
  wire \m_reg_reg[11]_i_10_n_1 ;
  wire \m_reg_reg[11]_i_10_n_2 ;
  wire \m_reg_reg[11]_i_10_n_3 ;
  wire \m_reg_reg[11]_i_10_n_4 ;
  wire \m_reg_reg[11]_i_10_n_5 ;
  wire \m_reg_reg[11]_i_10_n_6 ;
  wire \m_reg_reg[11]_i_10_n_7 ;
  wire \m_reg_reg[11]_i_11_n_0 ;
  wire \m_reg_reg[11]_i_11_n_1 ;
  wire \m_reg_reg[11]_i_11_n_2 ;
  wire \m_reg_reg[11]_i_11_n_3 ;
  wire \m_reg_reg[11]_i_11_n_4 ;
  wire \m_reg_reg[11]_i_11_n_5 ;
  wire \m_reg_reg[11]_i_11_n_6 ;
  wire \m_reg_reg[11]_i_11_n_7 ;
  wire \m_reg_reg[11]_i_12_n_0 ;
  wire \m_reg_reg[11]_i_12_n_1 ;
  wire \m_reg_reg[11]_i_12_n_2 ;
  wire \m_reg_reg[11]_i_12_n_3 ;
  wire \m_reg_reg[11]_i_12_n_4 ;
  wire \m_reg_reg[11]_i_12_n_5 ;
  wire \m_reg_reg[11]_i_12_n_6 ;
  wire \m_reg_reg[11]_i_12_n_7 ;
  wire \m_reg_reg[11]_i_13_n_0 ;
  wire \m_reg_reg[11]_i_13_n_1 ;
  wire \m_reg_reg[11]_i_13_n_2 ;
  wire \m_reg_reg[11]_i_13_n_3 ;
  wire \m_reg_reg[11]_i_13_n_4 ;
  wire \m_reg_reg[11]_i_13_n_5 ;
  wire \m_reg_reg[11]_i_13_n_6 ;
  wire \m_reg_reg[11]_i_13_n_7 ;
  wire \m_reg_reg[11]_i_1_n_0 ;
  wire \m_reg_reg[11]_i_1_n_1 ;
  wire \m_reg_reg[11]_i_1_n_2 ;
  wire \m_reg_reg[11]_i_1_n_3 ;
  wire \m_reg_reg[11]_i_1_n_4 ;
  wire \m_reg_reg[11]_i_1_n_5 ;
  wire \m_reg_reg[11]_i_1_n_6 ;
  wire \m_reg_reg[11]_i_1_n_7 ;
  wire \m_reg_reg[15]_i_10_n_0 ;
  wire \m_reg_reg[15]_i_10_n_1 ;
  wire \m_reg_reg[15]_i_10_n_2 ;
  wire \m_reg_reg[15]_i_10_n_3 ;
  wire \m_reg_reg[15]_i_10_n_4 ;
  wire \m_reg_reg[15]_i_10_n_5 ;
  wire \m_reg_reg[15]_i_10_n_6 ;
  wire \m_reg_reg[15]_i_10_n_7 ;
  wire \m_reg_reg[15]_i_11_n_0 ;
  wire \m_reg_reg[15]_i_11_n_1 ;
  wire \m_reg_reg[15]_i_11_n_2 ;
  wire \m_reg_reg[15]_i_11_n_3 ;
  wire \m_reg_reg[15]_i_11_n_4 ;
  wire \m_reg_reg[15]_i_11_n_5 ;
  wire \m_reg_reg[15]_i_11_n_6 ;
  wire \m_reg_reg[15]_i_11_n_7 ;
  wire \m_reg_reg[15]_i_12_n_0 ;
  wire \m_reg_reg[15]_i_12_n_1 ;
  wire \m_reg_reg[15]_i_12_n_2 ;
  wire \m_reg_reg[15]_i_12_n_3 ;
  wire \m_reg_reg[15]_i_12_n_4 ;
  wire \m_reg_reg[15]_i_12_n_5 ;
  wire \m_reg_reg[15]_i_12_n_6 ;
  wire \m_reg_reg[15]_i_12_n_7 ;
  wire \m_reg_reg[15]_i_13_n_0 ;
  wire \m_reg_reg[15]_i_13_n_1 ;
  wire \m_reg_reg[15]_i_13_n_2 ;
  wire \m_reg_reg[15]_i_13_n_3 ;
  wire \m_reg_reg[15]_i_13_n_4 ;
  wire \m_reg_reg[15]_i_13_n_5 ;
  wire \m_reg_reg[15]_i_13_n_6 ;
  wire \m_reg_reg[15]_i_13_n_7 ;
  wire \m_reg_reg[15]_i_1_n_0 ;
  wire \m_reg_reg[15]_i_1_n_1 ;
  wire \m_reg_reg[15]_i_1_n_2 ;
  wire \m_reg_reg[15]_i_1_n_3 ;
  wire \m_reg_reg[15]_i_1_n_4 ;
  wire \m_reg_reg[15]_i_1_n_5 ;
  wire \m_reg_reg[15]_i_1_n_6 ;
  wire \m_reg_reg[15]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_10_n_1 ;
  wire \m_reg_reg[18]_i_10_n_2 ;
  wire \m_reg_reg[18]_i_10_n_3 ;
  wire \m_reg_reg[18]_i_10_n_4 ;
  wire \m_reg_reg[18]_i_10_n_5 ;
  wire \m_reg_reg[18]_i_10_n_6 ;
  wire \m_reg_reg[18]_i_10_n_7 ;
  wire \m_reg_reg[18]_i_11_n_1 ;
  wire \m_reg_reg[18]_i_11_n_2 ;
  wire \m_reg_reg[18]_i_11_n_3 ;
  wire \m_reg_reg[18]_i_11_n_4 ;
  wire \m_reg_reg[18]_i_11_n_5 ;
  wire \m_reg_reg[18]_i_11_n_6 ;
  wire \m_reg_reg[18]_i_11_n_7 ;
  wire \m_reg_reg[18]_i_12_n_0 ;
  wire \m_reg_reg[18]_i_12_n_1 ;
  wire \m_reg_reg[18]_i_12_n_2 ;
  wire \m_reg_reg[18]_i_12_n_3 ;
  wire \m_reg_reg[18]_i_12_n_4 ;
  wire \m_reg_reg[18]_i_12_n_5 ;
  wire \m_reg_reg[18]_i_12_n_6 ;
  wire \m_reg_reg[18]_i_12_n_7 ;
  wire \m_reg_reg[18]_i_13_n_0 ;
  wire \m_reg_reg[18]_i_13_n_1 ;
  wire \m_reg_reg[18]_i_13_n_2 ;
  wire \m_reg_reg[18]_i_13_n_3 ;
  wire \m_reg_reg[18]_i_13_n_4 ;
  wire \m_reg_reg[18]_i_13_n_5 ;
  wire \m_reg_reg[18]_i_13_n_6 ;
  wire \m_reg_reg[18]_i_13_n_7 ;
  wire \m_reg_reg[18]_i_14_n_0 ;
  wire \m_reg_reg[18]_i_14_n_1 ;
  wire \m_reg_reg[18]_i_14_n_2 ;
  wire \m_reg_reg[18]_i_14_n_3 ;
  wire \m_reg_reg[18]_i_14_n_4 ;
  wire \m_reg_reg[18]_i_14_n_5 ;
  wire \m_reg_reg[18]_i_14_n_6 ;
  wire \m_reg_reg[18]_i_14_n_7 ;
  wire \m_reg_reg[18]_i_1_n_1 ;
  wire \m_reg_reg[18]_i_1_n_2 ;
  wire \m_reg_reg[18]_i_1_n_3 ;
  wire \m_reg_reg[18]_i_1_n_4 ;
  wire \m_reg_reg[18]_i_1_n_5 ;
  wire \m_reg_reg[18]_i_1_n_6 ;
  wire \m_reg_reg[18]_i_1_n_7 ;
  wire \m_reg_reg[18]_i_46_n_1 ;
  wire \m_reg_reg[18]_i_46_n_2 ;
  wire \m_reg_reg[18]_i_46_n_3 ;
  wire \m_reg_reg[18]_i_46_n_4 ;
  wire \m_reg_reg[18]_i_46_n_5 ;
  wire \m_reg_reg[18]_i_46_n_6 ;
  wire \m_reg_reg[18]_i_46_n_7 ;
  wire \m_reg_reg[18]_i_47_n_0 ;
  wire \m_reg_reg[18]_i_47_n_1 ;
  wire \m_reg_reg[18]_i_47_n_2 ;
  wire \m_reg_reg[18]_i_47_n_3 ;
  wire \m_reg_reg[18]_i_47_n_4 ;
  wire \m_reg_reg[18]_i_47_n_5 ;
  wire \m_reg_reg[18]_i_47_n_6 ;
  wire \m_reg_reg[18]_i_47_n_7 ;
  wire \m_reg_reg[18]_i_9_n_1 ;
  wire \m_reg_reg[18]_i_9_n_2 ;
  wire \m_reg_reg[18]_i_9_n_3 ;
  wire \m_reg_reg[18]_i_9_n_4 ;
  wire \m_reg_reg[18]_i_9_n_5 ;
  wire \m_reg_reg[18]_i_9_n_6 ;
  wire \m_reg_reg[18]_i_9_n_7 ;
  wire \m_reg_reg[3]_i_1_n_0 ;
  wire \m_reg_reg[3]_i_1_n_1 ;
  wire \m_reg_reg[3]_i_1_n_2 ;
  wire \m_reg_reg[3]_i_1_n_3 ;
  wire \m_reg_reg[3]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_1_n_5 ;
  wire \m_reg_reg[3]_i_1_n_6 ;
  wire \m_reg_reg[3]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_10_n_0 ;
  wire \m_reg_reg[7]_i_10_n_1 ;
  wire \m_reg_reg[7]_i_10_n_2 ;
  wire \m_reg_reg[7]_i_10_n_3 ;
  wire \m_reg_reg[7]_i_10_n_4 ;
  wire \m_reg_reg[7]_i_10_n_5 ;
  wire \m_reg_reg[7]_i_10_n_6 ;
  wire \m_reg_reg[7]_i_10_n_7 ;
  wire \m_reg_reg[7]_i_11_n_0 ;
  wire \m_reg_reg[7]_i_11_n_1 ;
  wire \m_reg_reg[7]_i_11_n_2 ;
  wire \m_reg_reg[7]_i_11_n_3 ;
  wire \m_reg_reg[7]_i_11_n_4 ;
  wire \m_reg_reg[7]_i_11_n_5 ;
  wire \m_reg_reg[7]_i_11_n_6 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_12_n_0 ;
  wire \m_reg_reg[7]_i_12_n_1 ;
  wire \m_reg_reg[7]_i_12_n_2 ;
  wire \m_reg_reg[7]_i_12_n_3 ;
  wire \m_reg_reg[7]_i_12_n_4 ;
  wire \m_reg_reg[7]_i_12_n_5 ;
  wire \m_reg_reg[7]_i_12_n_6 ;
  wire \m_reg_reg[7]_i_12_n_7 ;
  wire \m_reg_reg[7]_i_13_n_0 ;
  wire \m_reg_reg[7]_i_13_n_1 ;
  wire \m_reg_reg[7]_i_13_n_2 ;
  wire \m_reg_reg[7]_i_13_n_3 ;
  wire \m_reg_reg[7]_i_13_n_4 ;
  wire \m_reg_reg[7]_i_13_n_5 ;
  wire \m_reg_reg[7]_i_13_n_6 ;
  wire \m_reg_reg[7]_i_13_n_7 ;
  wire \m_reg_reg[7]_i_1_n_0 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \p_reg[11]_i_2_n_0 ;
  wire \p_reg[11]_i_3_n_0 ;
  wire \p_reg[11]_i_4_n_0 ;
  wire \p_reg[11]_i_5_n_0 ;
  wire \p_reg[15]_i_2_n_0 ;
  wire \p_reg[15]_i_3_n_0 ;
  wire \p_reg[15]_i_4_n_0 ;
  wire \p_reg[15]_i_5_n_0 ;
  wire \p_reg[18]_i_2_n_0 ;
  wire \p_reg[18]_i_3_n_0 ;
  wire \p_reg[18]_i_4_n_0 ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [8:0]p_reg_reg;
  wire \p_reg_reg[-1111111111]_0 ;
  wire \p_reg_reg[-_n_0_1111111103] ;
  wire \p_reg_reg[-_n_0_1111111104] ;
  wire \p_reg_reg[-_n_0_1111111105] ;
  wire \p_reg_reg[-_n_0_1111111106] ;
  wire \p_reg_reg[-_n_0_1111111107] ;
  wire \p_reg_reg[-_n_0_1111111108] ;
  wire \p_reg_reg[-_n_0_1111111109] ;
  wire \p_reg_reg[-_n_0_1111111110] ;
  wire \p_reg_reg[-_n_0_1111111111] ;
  wire \p_reg_reg[11]_i_1_n_0 ;
  wire \p_reg_reg[11]_i_1_n_1 ;
  wire \p_reg_reg[11]_i_1_n_2 ;
  wire \p_reg_reg[11]_i_1_n_3 ;
  wire \p_reg_reg[15]_i_1_n_0 ;
  wire \p_reg_reg[15]_i_1_n_1 ;
  wire \p_reg_reg[15]_i_1_n_2 ;
  wire \p_reg_reg[15]_i_1_n_3 ;
  wire [18:0]\p_reg_reg[18]_0 ;
  wire [17:0]\p_reg_reg[18]_1 ;
  wire \p_reg_reg[18]_i_1_n_2 ;
  wire \p_reg_reg[18]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_0 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire [3:3]\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_14 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_15 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[7]),
        .O(\m_reg[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_16 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[11]_i_17 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \m_reg[11]_i_18 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[2]),
        .O(\m_reg[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[5]),
        .O(\m_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_2 
       (.I0(\m_reg_reg[15]_i_10_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_20 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[11]_i_21 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h636C6C6C936C6C6C)) 
    \m_reg[11]_i_22 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[11]_i_23 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[11]_i_24 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[4]),
        .O(\m_reg[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_25 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[11]_i_26 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[11]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[11]_i_27 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[11]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[1]),
        .O(\m_reg[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \m_reg[11]_i_29 
       (.I0(\m_reg[11]_i_25_n_0 ),
        .I1(\m_reg[11]_i_33_n_0 ),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_3 
       (.I0(\m_reg_reg[15]_i_10_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[11]_i_30 
       (.I0(\m_reg[11]_i_26_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[5]),
        .I3(\m_reg[11]_i_34_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[11]_i_31 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[11]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[11]_i_32 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[0]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[11]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_33 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[11]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[11]_i_34 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_4 
       (.I0(\m_reg_reg[15]_i_10_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[11]_i_5 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .O(\m_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_6 
       (.I0(\m_reg_reg[15]_i_12_n_5 ),
        .I1(\m_reg_reg[15]_i_11_n_5 ),
        .I2(\m_reg_reg[15]_i_10_n_5 ),
        .I3(\m_reg_reg[15]_i_11_n_4 ),
        .I4(\m_reg_reg[15]_i_10_n_4 ),
        .I5(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_7 
       (.I0(\m_reg_reg[15]_i_12_n_6 ),
        .I1(\m_reg_reg[15]_i_11_n_6 ),
        .I2(\m_reg_reg[15]_i_10_n_6 ),
        .I3(\m_reg_reg[15]_i_11_n_5 ),
        .I4(\m_reg_reg[15]_i_10_n_5 ),
        .I5(\m_reg_reg[15]_i_12_n_5 ),
        .O(\m_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[11]_i_8 
       (.I0(\m_reg_reg[15]_i_12_n_7 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_11_n_6 ),
        .I4(\m_reg_reg[15]_i_10_n_6 ),
        .I5(\m_reg_reg[15]_i_12_n_6 ),
        .O(\m_reg[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[11]_i_9 
       (.I0(\m_reg[11]_i_5_n_0 ),
        .I1(\m_reg_reg[15]_i_11_n_7 ),
        .I2(\m_reg_reg[15]_i_10_n_7 ),
        .I3(\m_reg_reg[15]_i_12_n_7 ),
        .O(\m_reg[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[15]_i_14 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .O(\m_reg[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \m_reg[15]_i_15 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .O(\m_reg[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \m_reg[15]_i_16 
       (.I0(\m_reg_reg[15]_i_13_n_5 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[15]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[8]),
        .I2(\m_reg_reg[15]_i_13_n_6 ),
        .O(\m_reg[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_18 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[3]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[4]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_19 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[2]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_2 
       (.I0(\m_reg_reg[18]_i_12_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_20 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[15]_i_21 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[0]),
        .I3(p_reg_reg[8]),
        .O(\m_reg[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_22 
       (.I0(\m_reg[15]_i_18_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_41_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[5]),
        .O(\m_reg[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \m_reg[15]_i_23 
       (.I0(\m_reg[15]_i_19_n_0 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[7]),
        .I3(\m_reg[15]_i_42_n_0 ),
        .I4(p_reg_reg[6]),
        .I5(p_reg_reg[4]),
        .O(\m_reg[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9C9393936C939393)) 
    \m_reg[15]_i_24 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg[15]_i_43_n_0 ),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[15]_i_25 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[1]),
        .I4(p_reg_reg[2]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_26 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .O(\m_reg[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_reg[15]_i_27 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[4]),
        .O(\m_reg[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[15]_i_28 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h27D7D828D828D828)) 
    \m_reg[15]_i_29 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[15]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_3 
       (.I0(\m_reg_reg[18]_i_12_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1BE4E4E4)) 
    \m_reg[15]_i_30 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[6]),
        .I3(p_reg_reg[3]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[15]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[15]_i_31 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[5]),
        .O(\m_reg[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[15]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[4]),
        .O(\m_reg[15]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[15]_i_33 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[15]_i_34 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[0]),
        .O(\m_reg[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_35 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[15]_i_36 
       (.I0(p_reg_reg[2]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[1]),
        .I3(p_reg_reg[6]),
        .I4(p_reg_reg[0]),
        .I5(p_reg_reg[7]),
        .O(\m_reg[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[15]_i_37 
       (.I0(p_reg_reg[1]),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[15]_i_38 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[1]),
        .O(\m_reg[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hD80F6FCF483F3F3F)) 
    \m_reg[15]_i_39 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[0]),
        .O(\m_reg[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \m_reg[15]_i_40 
       (.I0(\m_reg[15]_i_36_n_0 ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[2]),
        .I4(p_reg_reg[6]),
        .I5(\m_reg[15]_i_44_n_0 ),
        .O(\m_reg[15]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_41 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_42 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[2]),
        .O(\m_reg[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_43 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[15]_i_44 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[0]),
        .O(\m_reg[15]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[15]_i_5 
       (.I0(\m_reg_reg[15]_i_10_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_12_n_4 ),
        .O(\m_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_6 
       (.I0(\m_reg_reg[18]_i_14_n_5 ),
        .I1(\m_reg_reg[18]_i_13_n_5 ),
        .I2(\m_reg_reg[18]_i_12_n_5 ),
        .I3(\m_reg_reg[18]_i_13_n_4 ),
        .I4(\m_reg_reg[18]_i_12_n_4 ),
        .I5(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_7 
       (.I0(\m_reg_reg[18]_i_14_n_6 ),
        .I1(\m_reg_reg[18]_i_13_n_6 ),
        .I2(\m_reg_reg[18]_i_12_n_6 ),
        .I3(\m_reg_reg[18]_i_13_n_5 ),
        .I4(\m_reg_reg[18]_i_12_n_5 ),
        .I5(\m_reg_reg[18]_i_14_n_5 ),
        .O(\m_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_7 ),
        .I1(\m_reg_reg[18]_i_13_n_7 ),
        .I2(\m_reg_reg[18]_i_12_n_7 ),
        .I3(\m_reg_reg[18]_i_13_n_6 ),
        .I4(\m_reg_reg[18]_i_12_n_6 ),
        .I5(\m_reg_reg[18]_i_14_n_6 ),
        .O(\m_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[15]_i_9 
       (.I0(\m_reg_reg[15]_i_12_n_4 ),
        .I1(\m_reg_reg[15]_i_11_n_4 ),
        .I2(\m_reg_reg[15]_i_10_n_4 ),
        .I3(\m_reg_reg[18]_i_13_n_7 ),
        .I4(\m_reg_reg[18]_i_12_n_7 ),
        .I5(\m_reg_reg[18]_i_14_n_7 ),
        .O(\m_reg[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_15 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_16 
       (.I0(\m_reg_reg[18]_i_46_n_7 ),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_17 
       (.I0(\m_reg_reg[18]_i_47_n_4 ),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \m_reg[18]_i_18 
       (.I0(p_reg_reg[8]),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(\m_reg_reg[18]_i_46_n_4 ),
        .O(\m_reg[18]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \m_reg[18]_i_19 
       (.I0(\m_reg_reg[18]_i_46_n_6 ),
        .I1(\m_reg_reg[18]_i_46_n_5 ),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_2 
       (.I0(\m_reg_reg[18]_i_9_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB4C3)) 
    \m_reg[18]_i_20 
       (.I0(p_reg_reg[7]),
        .I1(\m_reg_reg[18]_i_46_n_7 ),
        .I2(\m_reg_reg[18]_i_46_n_6 ),
        .I3(p_reg_reg[8]),
        .O(\m_reg[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_21 
       (.I0(p_reg_reg[6]),
        .I1(\m_reg_reg[18]_i_47_n_4 ),
        .I2(\m_reg_reg[18]_i_46_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[7]),
        .O(\m_reg[18]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[18]_i_22 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_reg[18]_i_23 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_reg[18]_i_24 
       (.I0(p_reg_reg[7]),
        .I1(p_reg_reg[8]),
        .O(\m_reg[18]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg[18]_i_25__22 
       (.I0(p_reg_reg[8]),
        .O(\m_reg[18]_i_25__22_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_26 
       (.I0(\m_reg_reg[18]_i_47_n_5 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_27 
       (.I0(\m_reg_reg[18]_i_47_n_6 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_28 
       (.I0(\m_reg_reg[18]_i_47_n_7 ),
        .I1(p_reg_reg[3]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \m_reg[18]_i_29 
       (.I0(\m_reg_reg[15]_i_13_n_4 ),
        .I1(p_reg_reg[2]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_3 
       (.I0(\m_reg_reg[18]_i_9_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_30 
       (.I0(p_reg_reg[5]),
        .I1(\m_reg_reg[18]_i_47_n_5 ),
        .I2(\m_reg_reg[18]_i_47_n_4 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_31 
       (.I0(p_reg_reg[4]),
        .I1(\m_reg_reg[18]_i_47_n_6 ),
        .I2(\m_reg_reg[18]_i_47_n_5 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[5]),
        .O(\m_reg[18]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_32 
       (.I0(p_reg_reg[3]),
        .I1(\m_reg_reg[18]_i_47_n_7 ),
        .I2(\m_reg_reg[18]_i_47_n_6 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB4C34BC3)) 
    \m_reg[18]_i_33 
       (.I0(p_reg_reg[2]),
        .I1(\m_reg_reg[15]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_47_n_7 ),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \m_reg[18]_i_34 
       (.I0(p_reg_reg[8]),
        .I1(p_reg_reg[6]),
        .O(\m_reg[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hF8888000)) 
    \m_reg[18]_i_35 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[5]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[6]),
        .O(\m_reg[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_36 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[8]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[5]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[18]_i_37 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .O(\m_reg[18]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h17A08800)) 
    \m_reg[18]_i_38 
       (.I0(p_reg_reg[6]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[8]),
        .O(\m_reg[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \m_reg[18]_i_39 
       (.I0(\m_reg[18]_i_36_n_0 ),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[7]),
        .I3(p_reg_reg[4]),
        .I4(p_reg_reg[8]),
        .I5(p_reg_reg[6]),
        .O(\m_reg[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[18]_i_4 
       (.I0(\m_reg_reg[18]_i_12_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_14_n_4 ),
        .O(\m_reg[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_reg[18]_i_40 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h8088F888)) 
    \m_reg[18]_i_41 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[8]),
        .I4(p_reg_reg[3]),
        .O(\m_reg[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[18]_i_42 
       (.I0(p_reg_reg[5]),
        .I1(p_reg_reg[6]),
        .I2(p_reg_reg[4]),
        .I3(p_reg_reg[7]),
        .I4(p_reg_reg[3]),
        .I5(p_reg_reg[8]),
        .O(\m_reg[18]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \m_reg[18]_i_43 
       (.I0(p_reg_reg[4]),
        .I1(p_reg_reg[5]),
        .I2(p_reg_reg[8]),
        .O(\m_reg[18]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h235F43FF)) 
    \m_reg[18]_i_44 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[7]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[4]),
        .O(\m_reg[18]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h9A6565656A959595)) 
    \m_reg[18]_i_45 
       (.I0(\m_reg[18]_i_42_n_0 ),
        .I1(p_reg_reg[4]),
        .I2(p_reg_reg[8]),
        .I3(p_reg_reg[5]),
        .I4(p_reg_reg[7]),
        .I5(p_reg_reg[3]),
        .O(\m_reg[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_5 
       (.I0(\m_reg_reg[18]_i_11_n_5 ),
        .I1(\m_reg_reg[18]_i_10_n_5 ),
        .I2(\m_reg_reg[18]_i_9_n_5 ),
        .I3(\m_reg_reg[18]_i_10_n_4 ),
        .I4(\m_reg_reg[18]_i_9_n_4 ),
        .I5(\m_reg_reg[18]_i_11_n_4 ),
        .O(\m_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_6 
       (.I0(\m_reg_reg[18]_i_11_n_6 ),
        .I1(\m_reg_reg[18]_i_10_n_6 ),
        .I2(\m_reg_reg[18]_i_9_n_6 ),
        .I3(\m_reg_reg[18]_i_10_n_5 ),
        .I4(\m_reg_reg[18]_i_9_n_5 ),
        .I5(\m_reg_reg[18]_i_11_n_5 ),
        .O(\m_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_7 
       (.I0(\m_reg_reg[18]_i_11_n_7 ),
        .I1(\m_reg_reg[18]_i_10_n_7 ),
        .I2(\m_reg_reg[18]_i_9_n_7 ),
        .I3(\m_reg_reg[18]_i_10_n_6 ),
        .I4(\m_reg_reg[18]_i_9_n_6 ),
        .I5(\m_reg_reg[18]_i_11_n_6 ),
        .O(\m_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \m_reg[18]_i_8 
       (.I0(\m_reg_reg[18]_i_14_n_4 ),
        .I1(\m_reg_reg[18]_i_13_n_4 ),
        .I2(\m_reg_reg[18]_i_12_n_4 ),
        .I3(\m_reg_reg[18]_i_10_n_7 ),
        .I4(\m_reg_reg[18]_i_9_n_7 ),
        .I5(\m_reg_reg[18]_i_11_n_7 ),
        .O(\m_reg[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_2 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .O(\m_reg[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_3 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .O(\m_reg[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[3]_i_4 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .I3(\m_reg[3]_i_2_n_0 ),
        .O(\m_reg[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg_reg[7]_i_10_n_5 ),
        .I1(\m_reg_reg[7]_i_11_n_5 ),
        .I2(\m_reg_reg[7]_i_12_n_5 ),
        .I3(\m_reg[3]_i_3_n_0 ),
        .O(\m_reg[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[3]_i_7 
       (.I0(\m_reg_reg[7]_i_10_n_6 ),
        .I1(\m_reg_reg[7]_i_11_n_6 ),
        .I2(\m_reg_reg[7]_i_12_n_6 ),
        .I3(\m_reg[3]_i_4_n_0 ),
        .O(\m_reg[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \m_reg[3]_i_8 
       (.I0(\m_reg_reg[7]_i_10_n_7 ),
        .I1(\m_reg_reg[7]_i_11_n_7 ),
        .I2(\m_reg_reg[7]_i_12_n_7 ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_14 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_15 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[3]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \m_reg[7]_i_16 
       (.I0(p_reg_reg[3]),
        .I1(p_reg_reg[0]),
        .I2(p_reg_reg[2]),
        .O(\m_reg[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[7]_i_17 
       (.I0(p_reg_reg[0]),
        .I1(p_reg_reg[1]),
        .O(\m_reg[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .O(\m_reg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .O(\m_reg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .O(\m_reg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_10_n_4 ),
        .I1(\m_reg_reg[7]_i_11_n_4 ),
        .I2(\m_reg_reg[7]_i_12_n_4 ),
        .O(\m_reg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[11]_i_10_n_4 ),
        .I1(\m_reg_reg[11]_i_11_n_4 ),
        .I2(\m_reg_reg[11]_i_12_n_4 ),
        .I3(\m_reg[7]_i_2_n_0 ),
        .O(\m_reg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[11]_i_10_n_5 ),
        .I1(\m_reg_reg[11]_i_11_n_5 ),
        .I2(\m_reg_reg[11]_i_12_n_5 ),
        .I3(\m_reg[7]_i_3_n_0 ),
        .O(\m_reg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[11]_i_10_n_6 ),
        .I1(\m_reg_reg[11]_i_11_n_6 ),
        .I2(\m_reg_reg[11]_i_12_n_6 ),
        .I3(\m_reg[7]_i_4_n_0 ),
        .O(\m_reg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \m_reg[7]_i_9 
       (.I0(\m_reg_reg[11]_i_10_n_7 ),
        .I1(\m_reg_reg[11]_i_11_n_7 ),
        .I2(\m_reg_reg[11]_i_12_n_7 ),
        .I3(\m_reg[7]_i_5_n_0 ),
        .O(\m_reg[7]_i_9_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[3]_i_1_n_7 ),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[11]_i_1_n_5 ),
        .Q(m_reg[10]),
        .R(1'b0));
  FDRE \m_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[11]_i_1_n_4 ),
        .Q(m_reg[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_1 
       (.CI(\m_reg_reg[7]_i_1_n_0 ),
        .CO({\m_reg_reg[11]_i_1_n_0 ,\m_reg_reg[11]_i_1_n_1 ,\m_reg_reg[11]_i_1_n_2 ,\m_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_2_n_0 ,\m_reg[11]_i_3_n_0 ,\m_reg[11]_i_4_n_0 ,\m_reg[11]_i_5_n_0 }),
        .O({\m_reg_reg[11]_i_1_n_4 ,\m_reg_reg[11]_i_1_n_5 ,\m_reg_reg[11]_i_1_n_6 ,\m_reg_reg[11]_i_1_n_7 }),
        .S({\m_reg[11]_i_6_n_0 ,\m_reg[11]_i_7_n_0 ,\m_reg[11]_i_8_n_0 ,\m_reg[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_10 
       (.CI(\m_reg_reg[7]_i_10_n_0 ),
        .CO({\m_reg_reg[11]_i_10_n_0 ,\m_reg_reg[11]_i_10_n_1 ,\m_reg_reg[11]_i_10_n_2 ,\m_reg_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_10_n_4 ,\m_reg_reg[11]_i_10_n_5 ,\m_reg_reg[11]_i_10_n_6 ,\m_reg_reg[11]_i_10_n_7 }),
        .S({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_11 
       (.CI(\m_reg_reg[7]_i_11_n_0 ),
        .CO({\m_reg_reg[11]_i_11_n_0 ,\m_reg_reg[11]_i_11_n_1 ,\m_reg_reg[11]_i_11_n_2 ,\m_reg_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_14_n_0 ,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[11]_i_11_n_4 ,\m_reg_reg[11]_i_11_n_5 ,\m_reg_reg[11]_i_11_n_6 ,\m_reg_reg[11]_i_11_n_7 }),
        .S({\m_reg[11]_i_15_n_0 ,\m_reg[11]_i_16_n_0 ,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_12 
       (.CI(\m_reg_reg[7]_i_12_n_0 ),
        .CO({\m_reg_reg[11]_i_12_n_0 ,\m_reg_reg[11]_i_12_n_1 ,\m_reg_reg[11]_i_12_n_2 ,\m_reg_reg[11]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_17_n_0 ,\m_reg[11]_i_18_n_0 ,\m_reg[11]_i_19_n_0 ,\m_reg[11]_i_20_n_0 }),
        .O({\m_reg_reg[11]_i_12_n_4 ,\m_reg_reg[11]_i_12_n_5 ,\m_reg_reg[11]_i_12_n_6 ,\m_reg_reg[11]_i_12_n_7 }),
        .S({\m_reg[11]_i_21_n_0 ,\m_reg[11]_i_22_n_0 ,\m_reg[11]_i_23_n_0 ,\m_reg[11]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[11]_i_13 
       (.CI(\m_reg_reg[7]_i_13_n_0 ),
        .CO({\m_reg_reg[11]_i_13_n_0 ,\m_reg_reg[11]_i_13_n_1 ,\m_reg_reg[11]_i_13_n_2 ,\m_reg_reg[11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[11]_i_25_n_0 ,\m_reg[11]_i_26_n_0 ,\m_reg[11]_i_27_n_0 ,\m_reg[11]_i_28_n_0 }),
        .O({\m_reg_reg[11]_i_13_n_4 ,\m_reg_reg[11]_i_13_n_5 ,\m_reg_reg[11]_i_13_n_6 ,\m_reg_reg[11]_i_13_n_7 }),
        .S({\m_reg[11]_i_29_n_0 ,\m_reg[11]_i_30_n_0 ,\m_reg[11]_i_31_n_0 ,\m_reg[11]_i_32_n_0 }));
  FDRE \m_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[15]_i_1_n_7 ),
        .Q(m_reg[12]),
        .R(1'b0));
  FDRE \m_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[15]_i_1_n_6 ),
        .Q(m_reg[13]),
        .R(1'b0));
  FDRE \m_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[15]_i_1_n_5 ),
        .Q(m_reg[14]),
        .R(1'b0));
  FDRE \m_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[15]_i_1_n_4 ),
        .Q(m_reg[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_1 
       (.CI(\m_reg_reg[11]_i_1_n_0 ),
        .CO({\m_reg_reg[15]_i_1_n_0 ,\m_reg_reg[15]_i_1_n_1 ,\m_reg_reg[15]_i_1_n_2 ,\m_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_2_n_0 ,\m_reg[15]_i_3_n_0 ,\m_reg[15]_i_4_n_0 ,\m_reg[15]_i_5_n_0 }),
        .O({\m_reg_reg[15]_i_1_n_4 ,\m_reg_reg[15]_i_1_n_5 ,\m_reg_reg[15]_i_1_n_6 ,\m_reg_reg[15]_i_1_n_7 }),
        .S({\m_reg[15]_i_6_n_0 ,\m_reg[15]_i_7_n_0 ,\m_reg[15]_i_8_n_0 ,\m_reg[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_10 
       (.CI(\m_reg_reg[11]_i_10_n_0 ),
        .CO({\m_reg_reg[15]_i_10_n_0 ,\m_reg_reg[15]_i_10_n_1 ,\m_reg_reg[15]_i_10_n_2 ,\m_reg_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[15]_i_13_n_5 ,\m_reg[15]_i_14_n_0 ,\m_reg_reg[15]_i_13_n_6 ,1'b0}),
        .O({\m_reg_reg[15]_i_10_n_4 ,\m_reg_reg[15]_i_10_n_5 ,\m_reg_reg[15]_i_10_n_6 ,\m_reg_reg[15]_i_10_n_7 }),
        .S({\m_reg[15]_i_15_n_0 ,\m_reg[15]_i_16_n_0 ,\m_reg[15]_i_17_n_0 ,\m_reg_reg[15]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_11 
       (.CI(\m_reg_reg[11]_i_11_n_0 ),
        .CO({\m_reg_reg[15]_i_11_n_0 ,\m_reg_reg[15]_i_11_n_1 ,\m_reg_reg[15]_i_11_n_2 ,\m_reg_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_18_n_0 ,\m_reg[15]_i_19_n_0 ,\m_reg[15]_i_20_n_0 ,\m_reg[15]_i_21_n_0 }),
        .O({\m_reg_reg[15]_i_11_n_4 ,\m_reg_reg[15]_i_11_n_5 ,\m_reg_reg[15]_i_11_n_6 ,\m_reg_reg[15]_i_11_n_7 }),
        .S({\m_reg[15]_i_22_n_0 ,\m_reg[15]_i_23_n_0 ,\m_reg[15]_i_24_n_0 ,\m_reg[15]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_12 
       (.CI(\m_reg_reg[11]_i_12_n_0 ),
        .CO({\m_reg_reg[15]_i_12_n_0 ,\m_reg_reg[15]_i_12_n_1 ,\m_reg_reg[15]_i_12_n_2 ,\m_reg_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_26_n_0 ,\m_reg[15]_i_27_n_0 ,\m_reg[15]_i_28_n_0 ,p_reg_reg[4]}),
        .O({\m_reg_reg[15]_i_12_n_4 ,\m_reg_reg[15]_i_12_n_5 ,\m_reg_reg[15]_i_12_n_6 ,\m_reg_reg[15]_i_12_n_7 }),
        .S({\m_reg[15]_i_29_n_0 ,\m_reg[15]_i_30_n_0 ,\m_reg[15]_i_31_n_0 ,\m_reg[15]_i_32_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[15]_i_13 
       (.CI(\m_reg_reg[11]_i_13_n_0 ),
        .CO({\m_reg_reg[15]_i_13_n_0 ,\m_reg_reg[15]_i_13_n_1 ,\m_reg_reg[15]_i_13_n_2 ,\m_reg_reg[15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[15]_i_33_n_0 ,\m_reg[15]_i_34_n_0 ,\m_reg[15]_i_35_n_0 ,\m_reg[15]_i_36_n_0 }),
        .O({\m_reg_reg[15]_i_13_n_4 ,\m_reg_reg[15]_i_13_n_5 ,\m_reg_reg[15]_i_13_n_6 ,\m_reg_reg[15]_i_13_n_7 }),
        .S({\m_reg[15]_i_37_n_0 ,\m_reg[15]_i_38_n_0 ,\m_reg[15]_i_39_n_0 ,\m_reg[15]_i_40_n_0 }));
  FDRE \m_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[18]_i_1_n_7 ),
        .Q(m_reg[16]),
        .R(1'b0));
  FDRE \m_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[18]_i_1_n_6 ),
        .Q(m_reg[17]),
        .R(1'b0));
  FDRE \m_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[18]_i_1_n_5 ),
        .Q(m_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_1 
       (.CI(\m_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_1_CO_UNCONNECTED [3],\m_reg_reg[18]_i_1_n_1 ,\m_reg_reg[18]_i_1_n_2 ,\m_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_2_n_0 ,\m_reg[18]_i_3_n_0 ,\m_reg[18]_i_4_n_0 }),
        .O({\m_reg_reg[18]_i_1_n_4 ,\m_reg_reg[18]_i_1_n_5 ,\m_reg_reg[18]_i_1_n_6 ,\m_reg_reg[18]_i_1_n_7 }),
        .S({\m_reg[18]_i_5_n_0 ,\m_reg[18]_i_6_n_0 ,\m_reg[18]_i_7_n_0 ,\m_reg[18]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_10 
       (.CI(\m_reg_reg[18]_i_13_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_10_CO_UNCONNECTED [3],\m_reg_reg[18]_i_10_n_1 ,\m_reg_reg[18]_i_10_n_2 ,\m_reg_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\m_reg[18]_i_22_n_0 ,\m_reg[18]_i_23_n_0 }),
        .O({\m_reg_reg[18]_i_10_n_4 ,\m_reg_reg[18]_i_10_n_5 ,\m_reg_reg[18]_i_10_n_6 ,\m_reg_reg[18]_i_10_n_7 }),
        .S({1'b0,1'b0,\m_reg[18]_i_24_n_0 ,\m_reg[18]_i_25__22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_11 
       (.CI(\m_reg_reg[18]_i_14_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_11_CO_UNCONNECTED [3],\m_reg_reg[18]_i_11_n_1 ,\m_reg_reg[18]_i_11_n_2 ,\m_reg_reg[18]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_11_n_4 ,\m_reg_reg[18]_i_11_n_5 ,\m_reg_reg[18]_i_11_n_6 ,\m_reg_reg[18]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_12 
       (.CI(\m_reg_reg[15]_i_10_n_0 ),
        .CO({\m_reg_reg[18]_i_12_n_0 ,\m_reg_reg[18]_i_12_n_1 ,\m_reg_reg[18]_i_12_n_2 ,\m_reg_reg[18]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_26_n_0 ,\m_reg[18]_i_27_n_0 ,\m_reg[18]_i_28_n_0 ,\m_reg[18]_i_29_n_0 }),
        .O({\m_reg_reg[18]_i_12_n_4 ,\m_reg_reg[18]_i_12_n_5 ,\m_reg_reg[18]_i_12_n_6 ,\m_reg_reg[18]_i_12_n_7 }),
        .S({\m_reg[18]_i_30_n_0 ,\m_reg[18]_i_31_n_0 ,\m_reg[18]_i_32_n_0 ,\m_reg[18]_i_33_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_13 
       (.CI(\m_reg_reg[15]_i_11_n_0 ),
        .CO({\m_reg_reg[18]_i_13_n_0 ,\m_reg_reg[18]_i_13_n_1 ,\m_reg_reg[18]_i_13_n_2 ,\m_reg_reg[18]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[18]_i_34_n_0 ,p_reg_reg[7],\m_reg[18]_i_35_n_0 ,\m_reg[18]_i_36_n_0 }),
        .O({\m_reg_reg[18]_i_13_n_4 ,\m_reg_reg[18]_i_13_n_5 ,\m_reg_reg[18]_i_13_n_6 ,\m_reg_reg[18]_i_13_n_7 }),
        .S({1'b1,\m_reg[18]_i_37_n_0 ,\m_reg[18]_i_38_n_0 ,\m_reg[18]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_14 
       (.CI(\m_reg_reg[15]_i_12_n_0 ),
        .CO({\m_reg_reg[18]_i_14_n_0 ,\m_reg_reg[18]_i_14_n_1 ,\m_reg_reg[18]_i_14_n_2 ,\m_reg_reg[18]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_40_n_0 ,\m_reg[18]_i_41_n_0 ,\m_reg[18]_i_42_n_0 }),
        .O({\m_reg_reg[18]_i_14_n_4 ,\m_reg_reg[18]_i_14_n_5 ,\m_reg_reg[18]_i_14_n_6 ,\m_reg_reg[18]_i_14_n_7 }),
        .S({1'b0,\m_reg[18]_i_43_n_0 ,\m_reg[18]_i_44_n_0 ,\m_reg[18]_i_45_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_46 
       (.CI(\m_reg_reg[18]_i_47_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_46_CO_UNCONNECTED [3],\m_reg_reg[18]_i_46_n_1 ,\m_reg_reg[18]_i_46_n_2 ,\m_reg_reg[18]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_46_n_4 ,\m_reg_reg[18]_i_46_n_5 ,\m_reg_reg[18]_i_46_n_6 ,\m_reg_reg[18]_i_46_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_47 
       (.CI(\m_reg_reg[15]_i_13_n_0 ),
        .CO({\m_reg_reg[18]_i_47_n_0 ,\m_reg_reg[18]_i_47_n_1 ,\m_reg_reg[18]_i_47_n_2 ,\m_reg_reg[18]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[18]_i_47_n_4 ,\m_reg_reg[18]_i_47_n_5 ,\m_reg_reg[18]_i_47_n_6 ,\m_reg_reg[18]_i_47_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[18]_i_9 
       (.CI(\m_reg_reg[18]_i_12_n_0 ),
        .CO({\NLW_m_reg_reg[18]_i_9_CO_UNCONNECTED [3],\m_reg_reg[18]_i_9_n_1 ,\m_reg_reg[18]_i_9_n_2 ,\m_reg_reg[18]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[18]_i_15_n_0 ,\m_reg[18]_i_16_n_0 ,\m_reg[18]_i_17_n_0 }),
        .O({\m_reg_reg[18]_i_9_n_4 ,\m_reg_reg[18]_i_9_n_5 ,\m_reg_reg[18]_i_9_n_6 ,\m_reg_reg[18]_i_9_n_7 }),
        .S({\m_reg[18]_i_18_n_0 ,\m_reg[18]_i_19_n_0 ,\m_reg[18]_i_20_n_0 ,\m_reg[18]_i_21_n_0 }));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[3]_i_1_n_6 ),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[3]_i_1_n_5 ),
        .Q(m_reg[2]),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[3]_i_1_n_4 ),
        .Q(m_reg[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_1_n_0 ,\m_reg_reg[3]_i_1_n_1 ,\m_reg_reg[3]_i_1_n_2 ,\m_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_2_n_0 ,\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_1_n_4 ,\m_reg_reg[3]_i_1_n_5 ,\m_reg_reg[3]_i_1_n_6 ,\m_reg_reg[3]_i_1_n_7 }),
        .S({\m_reg[3]_i_5_n_0 ,\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(m_reg[6]),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(m_reg[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(\m_reg_reg[3]_i_1_n_0 ),
        .CO({\m_reg_reg[7]_i_1_n_0 ,\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 ,\m_reg[7]_i_5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 ,\m_reg[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_10_n_0 ,\m_reg_reg[7]_i_10_n_1 ,\m_reg_reg[7]_i_10_n_2 ,\m_reg_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_10_n_4 ,\m_reg_reg[7]_i_10_n_5 ,\m_reg_reg[7]_i_10_n_6 ,\m_reg_reg[7]_i_10_n_7 }),
        .S({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_11_n_0 ,\m_reg_reg[7]_i_11_n_1 ,\m_reg_reg[7]_i_11_n_2 ,\m_reg_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_11_n_4 ,\m_reg_reg[7]_i_11_n_5 ,\m_reg_reg[7]_i_11_n_6 ,\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_12_n_0 ,\m_reg_reg[7]_i_12_n_1 ,\m_reg_reg[7]_i_12_n_2 ,\m_reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_12_n_4 ,\m_reg_reg[7]_i_12_n_5 ,\m_reg_reg[7]_i_12_n_6 ,\m_reg_reg[7]_i_12_n_7 }),
        .S({\m_reg[7]_i_14_n_0 ,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_reg_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\m_reg_reg[7]_i_13_n_0 ,\m_reg_reg[7]_i_13_n_1 ,\m_reg_reg[7]_i_13_n_2 ,\m_reg_reg[7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[7]_i_15_n_0 ,p_reg_reg[1],1'b0,1'b0}),
        .O({\m_reg_reg[7]_i_13_n_4 ,\m_reg_reg[7]_i_13_n_5 ,\m_reg_reg[7]_i_13_n_6 ,\m_reg_reg[7]_i_13_n_7 }),
        .S({\m_reg[7]_i_16_n_0 ,\m_reg[7]_i_17_n_0 ,1'b0,p_reg_reg[0]}));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[11]_i_1_n_7 ),
        .Q(m_reg[8]),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\m_reg_reg[11]_i_1_n_6 ),
        .Q(m_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAFAFAEA)) 
    \p_reg[-1111111103]__0_i_1 
       (.I0(ap_block_pp0_stage16_11001),
        .I1(Q[3]),
        .I2(\p_reg_reg[-1111111111]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(grp_fu_2648_ce));
  LUT2 #(
    .INIT(4'h8)) 
    \p_reg[-1111111103]_i_1__12 
       (.I0(\p_reg_reg[-1111111111]_0 ),
        .I1(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_2 
       (.I0(m_reg[11]),
        .I1(\p_reg_reg[18]_1 [11]),
        .O(\p_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_3 
       (.I0(m_reg[10]),
        .I1(\p_reg_reg[18]_1 [10]),
        .O(\p_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_4 
       (.I0(m_reg[9]),
        .I1(\p_reg_reg[18]_1 [9]),
        .O(\p_reg[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[11]_i_5 
       (.I0(m_reg[8]),
        .I1(\p_reg_reg[18]_1 [8]),
        .O(\p_reg[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_2 
       (.I0(m_reg[15]),
        .I1(\p_reg_reg[18]_1 [15]),
        .O(\p_reg[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_3 
       (.I0(m_reg[14]),
        .I1(\p_reg_reg[18]_1 [14]),
        .O(\p_reg[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_4 
       (.I0(m_reg[13]),
        .I1(\p_reg_reg[18]_1 [13]),
        .O(\p_reg[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[15]_i_5 
       (.I0(m_reg[12]),
        .I1(\p_reg_reg[18]_1 [12]),
        .O(\p_reg[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_2 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(m_reg[18]),
        .O(\p_reg[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_3 
       (.I0(\p_reg_reg[18]_1 [17]),
        .I1(m_reg[17]),
        .O(\p_reg[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[18]_i_4 
       (.I0(m_reg[16]),
        .I1(\p_reg_reg[18]_1 [16]),
        .O(\p_reg[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(m_reg[3]),
        .I1(\p_reg_reg[18]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(m_reg[2]),
        .I1(\p_reg_reg[18]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(m_reg[1]),
        .I1(\p_reg_reg[18]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(m_reg[0]),
        .I1(\p_reg_reg[18]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(m_reg[7]),
        .I1(\p_reg_reg[18]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(m_reg[6]),
        .I1(\p_reg_reg[18]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(m_reg[5]),
        .I1(\p_reg_reg[18]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(m_reg[4]),
        .I1(\p_reg_reg[18]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[-1111111103] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[8]),
        .Q(\p_reg_reg[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111103]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111103] ),
        .Q(p_reg_reg[8]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[7]),
        .Q(\p_reg_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111104]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111104] ),
        .Q(p_reg_reg[7]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[6]),
        .Q(\p_reg_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111105]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111105] ),
        .Q(p_reg_reg[6]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[5]),
        .Q(\p_reg_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111106]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111106] ),
        .Q(p_reg_reg[5]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[4]),
        .Q(\p_reg_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111107]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111107] ),
        .Q(p_reg_reg[4]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[3]),
        .Q(\p_reg_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111108]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111108] ),
        .Q(p_reg_reg[3]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[2]),
        .Q(\p_reg_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111109]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111109] ),
        .Q(p_reg_reg[2]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[1]),
        .Q(\p_reg_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111110]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111110] ),
        .Q(p_reg_reg[1]),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111] 
       (.C(ap_clk),
        .CE(E),
        .D(diff_14_fu_432_p2[0]),
        .Q(\p_reg_reg[-_n_0_1111111111] ),
        .R(1'b0));
  FDRE \p_reg_reg[-1111111111]__0 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(\p_reg_reg[-_n_0_1111111111] ),
        .Q(p_reg_reg[0]),
        .R(1'b0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[0]),
        .Q(\p_reg_reg[18]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[10]),
        .Q(\p_reg_reg[18]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[11]),
        .Q(\p_reg_reg[18]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[11]_i_1 
       (.CI(\p_reg_reg[7]_i_1_n_0 ),
        .CO({\p_reg_reg[11]_i_1_n_0 ,\p_reg_reg[11]_i_1_n_1 ,\p_reg_reg[11]_i_1_n_2 ,\p_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[11:8]),
        .O(P[11:8]),
        .S({\p_reg[11]_i_2_n_0 ,\p_reg[11]_i_3_n_0 ,\p_reg[11]_i_4_n_0 ,\p_reg[11]_i_5_n_0 }));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[12]),
        .Q(\p_reg_reg[18]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[13]),
        .Q(\p_reg_reg[18]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[14]),
        .Q(\p_reg_reg[18]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[15]),
        .Q(\p_reg_reg[18]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[15]_i_1 
       (.CI(\p_reg_reg[11]_i_1_n_0 ),
        .CO({\p_reg_reg[15]_i_1_n_0 ,\p_reg_reg[15]_i_1_n_1 ,\p_reg_reg[15]_i_1_n_2 ,\p_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[15:12]),
        .O(P[15:12]),
        .S({\p_reg[15]_i_2_n_0 ,\p_reg[15]_i_3_n_0 ,\p_reg[15]_i_4_n_0 ,\p_reg[15]_i_5_n_0 }));
  FDRE \p_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[16]),
        .Q(\p_reg_reg[18]_0 [16]),
        .R(1'b0));
  FDRE \p_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[17]),
        .Q(\p_reg_reg[18]_0 [17]),
        .R(1'b0));
  FDRE \p_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[18]),
        .Q(\p_reg_reg[18]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[18]_i_1 
       (.CI(\p_reg_reg[15]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[18]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[18]_i_1_n_2 ,\p_reg_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_reg_reg[18]_1 [17],m_reg[16]}),
        .O({\NLW_p_reg_reg[18]_i_1_O_UNCONNECTED [3],P[18:16]}),
        .S({1'b0,\p_reg[18]_i_2_n_0 ,\p_reg[18]_i_3_n_0 ,\p_reg[18]_i_4_n_0 }));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[1]),
        .Q(\p_reg_reg[18]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[2]),
        .Q(\p_reg_reg[18]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[3]),
        .Q(\p_reg_reg[18]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(P[3:0]),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[4]),
        .Q(\p_reg_reg[18]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[5]),
        .Q(\p_reg_reg[18]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[6]),
        .Q(\p_reg_reg[18]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[7]),
        .Q(\p_reg_reg[18]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\p_reg_reg[7]_i_1_n_0 ,\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[7:4]),
        .O(P[7:4]),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[8]),
        .Q(\p_reg_reg[18]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2648_ce),
        .D(P[9]),
        .Q(\p_reg_reg[18]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_85
   (D,
    ap_block_pp0_stage11_11001,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    Q,
    p_reg_reg_0,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage11_11001;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input [4:0]Q;
  input p_reg_reg_0;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire add_ln28_5_reg_32640;
  wire ap_block_pp0_stage11_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2633_ce;
  wire img_in_data_empty_n;
  wire img_template_data_empty_n;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage11_11001),
        .CEA2(grp_fu_2633_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage11_11001),
        .CEB2(grp_fu_2633_ce),
        .CEC(add_ln28_5_reg_32640),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2633_ce),
        .CEP(grp_fu_2633_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__38
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage11_11001));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_2__7
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2633_ce));
  LUT4 #(
    .INIT(16'h8000)) 
    p_reg_reg_i_3__0
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .O(add_ln28_5_reg_32640));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_86
   (D,
    ap_block_pp0_stage8_11001,
    ap_clk,
    diff_14_fu_432_p2,
    P,
    p_reg_reg_0,
    Q,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage8_11001;
  input ap_clk;
  input [8:0]diff_14_fu_432_p2;
  input [17:0]P;
  input p_reg_reg_0;
  input [4:0]Q;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire add_ln28_2_reg_32060;
  wire ap_block_pp0_stage8_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_14_fu_432_p2;
  wire grp_fu_2618_ce;
  wire img_in_data_empty_n;
  wire img_template_data_empty_n;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_96_reg_4988[21]_i_1 
       (.I0(p_reg_reg_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage8_11001));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2[8],diff_14_fu_432_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage8_11001),
        .CEA2(grp_fu_2618_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage8_11001),
        .CEB2(grp_fu_2618_ce),
        .CEC(add_ln28_2_reg_32060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2618_ce),
        .CEP(grp_fu_2618_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_1__13
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(grp_fu_2618_ce));
  LUT4 #(
    .INIT(16'h8000)) 
    p_reg_reg_i_2__25
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .O(add_ln28_2_reg_32060));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_87
   (D,
    ap_block_pp0_stage5_11001,
    img_in_data_empty_n_0,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    Q,
    img_template_data_empty_n,
    img_in_data_empty_n,
    ap_enable_reg_pp0_iter0_reg);
  output [18:0]D;
  output ap_block_pp0_stage5_11001;
  output img_in_data_empty_n_0;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input [4:0]Q;
  input img_template_data_empty_n;
  input img_in_data_empty_n;
  input ap_enable_reg_pp0_iter0_reg;

  wire [18:0]D;
  wire [17:0]P;
  wire [4:0]Q;
  wire add_ln28_reg_31530;
  wire ap_block_pp0_stage5_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_2603_ce;
  wire img_in_data_empty_n;
  wire img_in_data_empty_n_0;
  wire img_template_data_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln28_93_reg_4973[18]_i_1 
       (.I0(img_in_data_empty_n_0),
        .I1(Q[0]),
        .O(ap_block_pp0_stage5_11001));
  LUT3 #(
    .INIT(8'h8F)) 
    img_out_data_write_INST_0_i_1
       (.I0(img_in_data_empty_n),
        .I1(img_template_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(img_in_data_empty_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage5_11001),
        .CEA2(grp_fu_2603_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage5_11001),
        .CEB2(grp_fu_2603_ce),
        .CEC(add_ln28_reg_31530),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_2603_ce),
        .CEP(grp_fu_2603_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    p_reg_reg_i_1__11
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(img_in_data_empty_n_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(grp_fu_2603_ce));
  LUT4 #(
    .INIT(16'h8000)) 
    p_reg_reg_i_2__26
       (.I0(img_template_data_empty_n),
        .I1(img_in_data_empty_n),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .O(add_ln28_reg_31530));
endmodule

(* ORIG_REF_NAME = "match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_88
   (D,
    p_4_in,
    grp_fu_3057_ce,
    add_ln28_89_reg_49370,
    ap_clk,
    diff_11_fu_360_p2,
    P,
    p_reg_reg_0,
    Q);
  output [18:0]D;
  output p_4_in;
  input grp_fu_3057_ce;
  input add_ln28_89_reg_49370;
  input ap_clk;
  input [8:0]diff_11_fu_360_p2;
  input [17:0]P;
  input p_reg_reg_0;
  input [0:0]Q;

  wire [18:0]D;
  wire [17:0]P;
  wire [0:0]Q;
  wire add_ln28_89_reg_49370;
  wire ap_clk;
  wire [8:0]diff_11_fu_360_p2;
  wire grp_fu_3057_ce;
  wire p_4_in;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2[8],diff_11_fu_360_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P[17],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_4_in),
        .CEA2(grp_fu_3057_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_4_in),
        .CEB2(grp_fu_3057_ce),
        .CEC(add_ln28_89_reg_49370),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3057_ce),
        .CEP(grp_fu_3057_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_0),
        .I1(Q),
        .O(p_4_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_match_template_mul_32ns_34ns_55_5_1
   (ap_block_pp0_stage10_11001,
    D,
    buff2_reg_0,
    CO,
    ap_clk,
    Q,
    \rsum_reg_4998_reg[19] ,
    \rsum_reg_4998_reg[19]_0 ,
    buff0_reg_0,
    buff0_reg_1);
  output ap_block_pp0_stage10_11001;
  output [2:0]D;
  output [15:0]buff2_reg_0;
  output [0:0]CO;
  input ap_clk;
  input [6:0]Q;
  input [19:0]\rsum_reg_4998_reg[19] ;
  input [19:0]\rsum_reg_4998_reg[19]_0 ;
  input [5:0]buff0_reg_0;
  input buff0_reg_1;

  wire [0:0]CO;
  wire [2:0]D;
  wire [6:0]Q;
  wire ap_block_pp0_stage10_11001;
  wire ap_clk;
  wire [5:0]buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_2_n_0;
  wire buff0_reg_i_2_n_1;
  wire buff0_reg_i_2_n_2;
  wire buff0_reg_i_2_n_3;
  wire buff0_reg_i_3_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_9_n_0;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [15:0]buff2_reg_0;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire grp_fu_105_ce;
  wire [16:0]rsum_fu_2572_p2;
  wire \rsum_reg_4998[19]_i_2_n_0 ;
  wire \rsum_reg_4998[19]_i_3_n_0 ;
  wire \rsum_reg_4998[19]_i_4_n_0 ;
  wire \rsum_reg_4998[19]_i_5_n_0 ;
  wire [19:0]\rsum_reg_4998_reg[19] ;
  wire [19:0]\rsum_reg_4998_reg[19]_0 ;
  wire \rsum_reg_4998_reg[19]_i_1_n_1 ;
  wire \rsum_reg_4998_reg[19]_i_1_n_2 ;
  wire \rsum_reg_4998_reg[19]_i_1_n_3 ;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_buff2_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rsum_fu_2572_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage10_11001),
        .CEA2(grp_fu_105_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_105_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_105_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    buff0_reg_i_1
       (.I0(buff0_reg_0[3]),
        .I1(buff0_reg_0[2]),
        .I2(buff0_reg_0[1]),
        .I3(buff0_reg_1),
        .I4(buff0_reg_0[4]),
        .I5(buff0_reg_0[5]),
        .O(grp_fu_105_ce));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_10
       (.I0(\rsum_reg_4998_reg[19] [11]),
        .I1(\rsum_reg_4998_reg[19]_0 [11]),
        .O(buff0_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_11
       (.I0(\rsum_reg_4998_reg[19] [10]),
        .I1(\rsum_reg_4998_reg[19]_0 [10]),
        .O(buff0_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_12
       (.I0(\rsum_reg_4998_reg[19] [9]),
        .I1(\rsum_reg_4998_reg[19]_0 [9]),
        .O(buff0_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_13
       (.I0(\rsum_reg_4998_reg[19] [8]),
        .I1(\rsum_reg_4998_reg[19]_0 [8]),
        .O(buff0_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_14
       (.I0(\rsum_reg_4998_reg[19] [7]),
        .I1(\rsum_reg_4998_reg[19]_0 [7]),
        .O(buff0_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_15
       (.I0(\rsum_reg_4998_reg[19] [6]),
        .I1(\rsum_reg_4998_reg[19]_0 [6]),
        .O(buff0_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_16
       (.I0(\rsum_reg_4998_reg[19] [5]),
        .I1(\rsum_reg_4998_reg[19]_0 [5]),
        .O(buff0_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_17
       (.I0(\rsum_reg_4998_reg[19] [4]),
        .I1(\rsum_reg_4998_reg[19]_0 [4]),
        .O(buff0_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_18
       (.I0(\rsum_reg_4998_reg[19] [3]),
        .I1(\rsum_reg_4998_reg[19]_0 [3]),
        .O(buff0_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_19
       (.I0(\rsum_reg_4998_reg[19] [2]),
        .I1(\rsum_reg_4998_reg[19]_0 [2]),
        .O(buff0_reg_i_19_n_0));
  CARRY4 buff0_reg_i_2
       (.CI(buff0_reg_i_3_n_0),
        .CO({buff0_reg_i_2_n_0,buff0_reg_i_2_n_1,buff0_reg_i_2_n_2,buff0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(\rsum_reg_4998_reg[19] [15:12]),
        .O(rsum_fu_2572_p2[15:12]),
        .S({buff0_reg_i_6_n_0,buff0_reg_i_7_n_0,buff0_reg_i_8_n_0,buff0_reg_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_20
       (.I0(\rsum_reg_4998_reg[19] [1]),
        .I1(\rsum_reg_4998_reg[19]_0 [1]),
        .O(buff0_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_21
       (.I0(\rsum_reg_4998_reg[19] [0]),
        .I1(\rsum_reg_4998_reg[19]_0 [0]),
        .O(buff0_reg_i_21_n_0));
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({buff0_reg_i_3_n_0,buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\rsum_reg_4998_reg[19] [11:8]),
        .O(rsum_fu_2572_p2[11:8]),
        .S({buff0_reg_i_10_n_0,buff0_reg_i_11_n_0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0}));
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(\rsum_reg_4998_reg[19] [7:4]),
        .O(rsum_fu_2572_p2[7:4]),
        .S({buff0_reg_i_14_n_0,buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0}));
  CARRY4 buff0_reg_i_5
       (.CI(1'b0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(\rsum_reg_4998_reg[19] [3:0]),
        .O(rsum_fu_2572_p2[3:0]),
        .S({buff0_reg_i_18_n_0,buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_6
       (.I0(\rsum_reg_4998_reg[19] [15]),
        .I1(\rsum_reg_4998_reg[19]_0 [15]),
        .O(buff0_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_7
       (.I0(\rsum_reg_4998_reg[19] [14]),
        .I1(\rsum_reg_4998_reg[19]_0 [14]),
        .O(buff0_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_8
       (.I0(\rsum_reg_4998_reg[19] [13]),
        .I1(\rsum_reg_4998_reg[19]_0 [13]),
        .O(buff0_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_9
       (.I0(\rsum_reg_4998_reg[19] [12]),
        .I1(\rsum_reg_4998_reg[19]_0 [12]),
        .O(buff0_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rsum_fu_2572_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage10_11001),
        .CEA2(grp_fu_105_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_105_ce),
        .CEP(grp_fu_105_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_105_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_105_ce),
        .CEB2(grp_fu_105_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_105_ce),
        .CEP(grp_fu_105_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff2_reg_P_UNCONNECTED[47:21],buff2_reg_0,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[19]_i_2 
       (.I0(\rsum_reg_4998_reg[19] [19]),
        .I1(\rsum_reg_4998_reg[19]_0 [19]),
        .O(\rsum_reg_4998[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[19]_i_3 
       (.I0(\rsum_reg_4998_reg[19] [18]),
        .I1(\rsum_reg_4998_reg[19]_0 [18]),
        .O(\rsum_reg_4998[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[19]_i_4 
       (.I0(\rsum_reg_4998_reg[19] [17]),
        .I1(\rsum_reg_4998_reg[19]_0 [17]),
        .O(\rsum_reg_4998[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rsum_reg_4998[19]_i_5 
       (.I0(\rsum_reg_4998_reg[19] [16]),
        .I1(\rsum_reg_4998_reg[19]_0 [16]),
        .O(\rsum_reg_4998[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rsum_reg_4998[23]_i_1 
       (.I0(buff0_reg_1),
        .I1(buff0_reg_0[0]),
        .O(ap_block_pp0_stage10_11001));
  CARRY4 \rsum_reg_4998_reg[19]_i_1 
       (.CI(buff0_reg_i_2_n_0),
        .CO({CO,\rsum_reg_4998_reg[19]_i_1_n_1 ,\rsum_reg_4998_reg[19]_i_1_n_2 ,\rsum_reg_4998_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\rsum_reg_4998_reg[19] [19:16]),
        .O({D,rsum_fu_2572_p2[16]}),
        .S({\rsum_reg_4998[19]_i_2_n_0 ,\rsum_reg_4998[19]_i_3_n_0 ,\rsum_reg_4998[19]_i_4_n_0 ,\rsum_reg_4998[19]_i_5_n_0 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q[6],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_105_ce),
        .CEA2(grp_fu_105_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_105_ce),
        .CEB2(grp_fu_105_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_105_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
