INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/i2_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/i2_receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2_receiver_tb
INFO: [VRFC 10-2458] undeclared symbol pcm1808_data, assumed default net type wire [C:/Users/yaroslav/Desktop/bachelor-project/vivado/ips/i2s_receiver/i2s_receiver.srcs/sources_1/new/i2_receiver_tb.v:51]
