# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/generic_shifter.vhdl" \
"../../../../Lab3.srcs/sim_1/new/generic_shifter_test_bench.vhdl" \

# Do not sort compile order
nosort
