LIBRARY ieee;
USE ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity counter is
    Port ( clk: in std_logic; -- clock input
           reset: in std_logic; -- reset input 
           count: out std_logic_vector(3 downto 0)
     );
end counter;

architecture behaviour of counter is
signal tmp: std_logic_vector(3 downto 0):="0000";
begin
process(clk,reset)
begin
if(rising_edge(clk)) then
    if(reset='1') then tmp <= "0000";
    else tmp <= tmp + "0001";
    end if;
 end if;
end process;
 count <= tmp;

end behaviour;
