INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/start_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/encoding_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/address_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/new_bits_evaluator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_bits_evaluator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
WARNING: [VRFC 10-1315] redeclaration of ansi port data_out is not allowed [/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/buffer.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/bits_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bits_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/nb_bits_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nb_bits_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/mask_creator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mask_creator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/bits_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bits_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/preprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preprocessor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joanna/Programowanie/FPGA/Projekty/test/tANS/tANS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
