$comment
	File created using the following command:
		vcd file prueba2.msim.vcd -direction
$end
$date
	Tue May 28 10:26:00 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module prueba2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " eALUOp [1:0] $end
$var reg 1 # memToReg $end
$var reg 1 $ muxA $end
$var reg 2 % muxB [1:0] $end
$var reg 1 & regDst $end
$var reg 1 ' regWrite $end
$var reg 16 ( treg_salidaPrueba [15:0] $end
$var wire 1 ) salidaPrueba [15] $end
$var wire 1 * salidaPrueba [14] $end
$var wire 1 + salidaPrueba [13] $end
$var wire 1 , salidaPrueba [12] $end
$var wire 1 - salidaPrueba [11] $end
$var wire 1 . salidaPrueba [10] $end
$var wire 1 / salidaPrueba [9] $end
$var wire 1 0 salidaPrueba [8] $end
$var wire 1 1 salidaPrueba [7] $end
$var wire 1 2 salidaPrueba [6] $end
$var wire 1 3 salidaPrueba [5] $end
$var wire 1 4 salidaPrueba [4] $end
$var wire 1 5 salidaPrueba [3] $end
$var wire 1 6 salidaPrueba [2] $end
$var wire 1 7 salidaPrueba [1] $end
$var wire 1 8 salidaPrueba [0] $end
$var wire 1 9 sampler $end
$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0#
1$
b0 %
0&
0'
bz (
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
x9
0:
1;
x<
1=
1>
1?
$end
#25000
1!
09
#50000
0!
19
#75000
1!
09
#100000
0!
19
#125000
1!
09
#150000
0!
19
#175000
1!
09
#200000
0!
19
#225000
1!
09
#250000
0!
19
#275000
1!
09
#300000
0!
19
#325000
1!
09
#350000
0!
19
#375000
1!
09
#400000
0!
19
#425000
1!
09
#450000
0!
19
#475000
1!
09
#500000
0!
19
#525000
1!
09
#550000
0!
19
#575000
1!
09
#600000
0!
19
#625000
1!
09
#650000
0!
19
#675000
1!
09
#700000
0!
19
#725000
1!
09
#750000
0!
19
#775000
1!
09
#800000
0!
19
#825000
1!
09
#850000
0!
19
#875000
1!
09
#900000
0!
19
#925000
1!
09
#950000
0!
19
#975000
1!
09
#1000000
