module adder(
  input [31:0] a,
  input [31:0] b,
  output reg[31:0] sum
  );
  
  // This is a comment in verilog
  always @(*) begin
    sum = a + b; // Adding the two inputs and storing the result in sum
  end

  // This is another comment in verilog
  initial begin
    $display("Sum of a and b is %d", sum); // Displaying the sum in the console
  end
  
endmodule