Here is a compact, fully‑combinational implementation of the 4‑bit priority‑encoder that follows the specification:

```verilog
// TopModule.v
// 4‑bit priority encoder
//   • Input:  in[3:0]
//   • Output: pos[1:0] – index of the first ‘1’ starting from LSB
//   • If no bit is high, pos = 0
// Signals are combinational – no clock is used.

module TopModule (
    input  wire [3:0] in,     // 4‑bit input vector
    output reg  [1:0] pos     // 2‑bit position output
);

    // The always @(*) block guarantees a purely combinational logic.
    // A simple priority chain (LSB → MSB) selects the lowest‑index ‘1’.
    always @(*) begin
        if