{
  "name": "core_arch::x86::avx::_mm256_loadu2_m128",
  "safe": false,
  "callees": {
    "core_arch::x86::sse::_mm_loadu_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads four `f32` values from memory into a `__m128`. There are no\n restrictions\n on memory alignment. For aligned memory\n [`_mm_load_ps`](fn._mm_load_ps.html)\n may be faster.\n\n This corresponds to instructions `VMOVUPS` / `MOVUPS`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_loadu_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_castps128_ps256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts vector of type __m128 to type __m256;\n the upper 128 bits of the result are undefined.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_castps128_ps256)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_insertf128_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Copies `a` to result, then inserts 128 bits (composed of 4 packed\n single-precision (32-bit) floating-point elements) from `b` into result\n at the location specified by `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_insertf128_ps)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": 5910,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:3022:1: 3025:2",
  "src": "pub unsafe fn _mm256_loadu2_m128(hiaddr: *const f32, loaddr: *const f32) -> __m256 {\n    let a = _mm256_castps128_ps256(_mm_loadu_ps(loaddr));\n    _mm256_insertf128_ps::<1>(a, _mm_loadu_ps(hiaddr))\n}",
  "mir": "fn core_arch::x86::avx::_mm256_loadu2_m128(_1: *const f32, _2: *const f32) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _3: core_arch::x86::__m256;\n    let mut _4: core_arch::x86::__m128;\n    let mut _5: core_arch::x86::__m128;\n    debug hiaddr => _1;\n    debug loaddr => _2;\n    debug a => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::sse::_mm_loadu_ps(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::avx::_mm256_castps128_ps256(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::sse::_mm_loadu_ps(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = core_arch::x86::avx::_mm256_insertf128_ps::<1>(_3, move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Loads two 128-bit values (composed of 4 packed single-precision (32-bit)\n floating-point elements) from memory, and combine them into a 256-bit\n value.\n `hiaddr` and `loaddr` do not need to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_loadu2_m128)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}