## HB 2016-08-17: moved constraints from algo_constraints.xdc to mp7_payload.tcl
##?toolset=="Vivado"? src ../ucf/algo_constraints.xdc
?toolset=="Vivado"? src ../ucf/mp7_payload.tcl

#
src lhc_data_pkg.vhd
src gt_mp7_top_pkg.vhd
src bgo_sync.vhd
src gt_mp7_core/gt_mp7_core_pkg.vhd

## HB 2019-04-24: gtl_module.vhd, gtl_pkg.vhd and algo_mapping_rop.vhd added via tcl script for every module in top.dep

src gt_mp7_core/gtl_fdl_wrapper/gtl_fdl_wrapper.vhd
#
src gt_mp7_core/gtl_fdl_wrapper/fdl/fdl_addr_decode.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/fdl_module.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_rate_counter.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_post_dead_time_counter.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/fdl_fabric.vhd
#src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_pre_scaler.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/fdl_pkg_prescale_float.vhd
#src gt_mp7_core/gtl_fdl_wrapper/fdl/fdl_pkg_prescale_num_denom.vhd
#src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_pre_scaler_fractional_pkg.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_pre_scaler_fractional_float.vhd
#src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_pre_scaler_fractional_num_denom.vhd
#src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_pre_scaler_fractional.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/update_process.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/pulse_converter.vhd
src gt_mp7_core/gtl_fdl_wrapper/fdl/algo_slice.vhd
#
src gt_mp7_core/gtl_fdl_wrapper/gtl/centrality_pipeline.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/ext_cond_pipeline.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/p_m_2_bx_pipeline.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/pipelines.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/eta_comp_signed.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/eta_windows_comp.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/sub_signed_eta.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/sub_eta_integer_obj_vs_obj.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/phi_windows_comp.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/sub_unsigned_phi.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/sub_phi_integer_obj_vs_obj.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_comparators.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_cond_matrix.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_cond_matrix_orm.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_obj_cuts.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_conditions.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_charge_correlations.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_charge_corr_matrix.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_comparators.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_cond_matrix.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_obj_cuts.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_conditions.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_cond_matrix_orm.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_conditions_orm.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/esums_comparators.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/esums_conditions.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/dr_calculator.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/min_bias_hf_conditions.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/towercount_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/twobody_pt_calculator.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/twobody_pt.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/mass_calculator.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/cuts_instances.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/mass_div_dr_calculator.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/mass_div_dr_comp.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_calo_correlation_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_muon_correlation_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_esums_correlation_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_muon_correlation_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_esums_correlation_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_conditions_orm.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_calo_calo_correlation_orm_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/sum_mass_calc.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/calo_mass_3_obj_condition.vhd
src gt_mp7_core/gtl_fdl_wrapper/gtl/muon_mass_3_obj_condition.vhd
#
src gt_mp7_core/frame/demux_lane/demux_lane_data.vhd
src gt_mp7_core/frame/frame.vhd
src gt_mp7_core/frame/rb/rb_pkg.vhd
src gt_mp7_core/frame/rb/rb.vhd
src gt_mp7_core/frame/tcm/tcm.vhd
src gt_mp7_core/frame/mem/spytrig.vhd
src gt_mp7_core/frame/frame_fabric.vhd
src gt_mp7_core/frame/frame_addr_decode.vhd
src gt_mp7_core/frame/lmp/lmp.vhd
src gt_mp7_core/frame/frame_module_info.vhd
src gt_mp7_core/frame/dm/delay_element.vhd
#
src gt_mp7_core/frame/output_mux/mux.vhd
src gt_mp7_core/frame/output_mux/output_mux.vhd
src gt_mp7_core/gt_mp7_core_addr_decode.vhd
src math_pkg.vhd
src mp7_payload.vhd
src ipbus/slaves/ipb_write_regs.vhd
src ipbus/slaves/ipb_pulse_regs.vhd
src ipbus/slaves/ipb_read_regs.vhd
src ipbus/slaves/ipb_dpmem_4096_32.vhd
src ../ngc/dp_mem_4096x32/dp_mem_4096x32.ngc
src ../ngc/dp_mem_4096x32/dp_mem_4096x32.vhd
#
src -c components/mp7_ttc mp7_ttc_decl.vhd
src -c boards/mp7/base_fw/common mp7_top_decl.vhd
#
src ../ngc/rom_lut_calo_inv_dr_sq_1/rom_lut_calo_inv_dr_sq_1.xci
src ../ngc/rom_lut_calo_inv_dr_sq_2/rom_lut_calo_inv_dr_sq_2.xci
src ../ngc/rom_lut_calo_inv_dr_sq_3/rom_lut_calo_inv_dr_sq_3.xci
src ../ngc/rom_lut_calo_inv_dr_sq_4/rom_lut_calo_inv_dr_sq_4.xci
src ../ngc/rom_lut_calo_inv_dr_sq_5/rom_lut_calo_inv_dr_sq_5.xci
src ../ngc/rom_lut_calo_inv_dr_sq_6/rom_lut_calo_inv_dr_sq_6.xci
src ../ngc/rom_lut_calo_inv_dr_sq_7/rom_lut_calo_inv_dr_sq_7.xci
src ../ngc/rom_lut_calo_inv_dr_sq_8/rom_lut_calo_inv_dr_sq_8.xci
src ../ngc/rom_lut_calo_inv_dr_sq_9/rom_lut_calo_inv_dr_sq_9.xci

src gt_mp7_core/gtl_fdl_wrapper/gtl/rom_lut_calo_inv_dr_sq_all.vhd

src ../ngc/rom_lut_muon_inv_dr_sq_1/rom_lut_muon_inv_dr_sq_1.xci
src ../ngc/rom_lut_muon_inv_dr_sq_2/rom_lut_muon_inv_dr_sq_2.xci
src ../ngc/rom_lut_muon_inv_dr_sq_3/rom_lut_muon_inv_dr_sq_3.xci
src ../ngc/rom_lut_muon_inv_dr_sq_4/rom_lut_muon_inv_dr_sq_4.xci
src ../ngc/rom_lut_muon_inv_dr_sq_5/rom_lut_muon_inv_dr_sq_5.xci
src ../ngc/rom_lut_muon_inv_dr_sq_6/rom_lut_muon_inv_dr_sq_6.xci
src ../ngc/rom_lut_muon_inv_dr_sq_7/rom_lut_muon_inv_dr_sq_7.xci
src ../ngc/rom_lut_muon_inv_dr_sq_8/rom_lut_muon_inv_dr_sq_8.xci
src ../ngc/rom_lut_muon_inv_dr_sq_9/rom_lut_muon_inv_dr_sq_9.xci

src gt_mp7_core/gtl_fdl_wrapper/gtl/rom_lut_muon_inv_dr_sq_all.vhd



