** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=19e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=80e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=225e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=225e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=90e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=4e-6 W=224e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=369e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=4e-6 W=156e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=6e-6 W=369e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=236e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=447e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=84e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=57e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=4e-6 W=57e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=438e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=316e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=316e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 6.46501 mW
** Area: 14292 (mu_m)^2
** Transit frequency: 34.5731 MHz
** Transit frequency with error factor: 34.5733 MHz
** Slew rate: 33.0359 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 107 dB
** negPSRR: 98 dB
** posPSRR: 53 dB
** VoutMax: 4.83001 V
** VoutMin: 0.590001 V
** VcmMax: 4.67001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 123.689 muA
** NormalTransistorPmos: -591.437 muA
** DiodeTransistorPmos: -117.135 muA
** DiodeTransistorPmos: -117.135 muA
** NormalTransistorNmos: 234.27 muA
** NormalTransistorNmos: 234.269 muA
** NormalTransistorNmos: 117.136 muA
** NormalTransistorNmos: 117.136 muA
** NormalTransistorNmos: 166.789 muA
** NormalTransistorNmos: 166.788 muA
** NormalTransistorPmos: -166.788 muA
** NormalTransistorNmos: 166.789 muA
** NormalTransistorNmos: 166.788 muA
** NormalTransistorPmos: -166.788 muA
** DiodeTransistorNmos: 591.438 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -123.688 muA


** Expected Voltages: 
** ibias: 0.581001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.999001  V
** inSourceStageBiasComplementarySecondStage: 0.775001  V
** inTransconductanceComplementarySecondStage: 4.26501  V
** out: 2.5  V
** outFirstStage: 4.26501  V
** outVoltageBiasXXpXX0: 3.81901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.230001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.370001  V
** inner: 0.406001  V


.END