#define HDMIRX_DTOP_MISC_0_BASE 0x173700
//Page HDMIRX_DTOP_MISC_0
#define REG_0000_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x00)//0x1737_00h
    #define REG_0000_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SW_RST Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0020_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x10)//0x1737_08h
    #define REG_0020_HDMIRX_DTOP_MISC_0_REG_DTOP_MISC_IRQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x14)//0x1737_0ah
    #define REG_0028_HDMIRX_DTOP_MISC_0_REG_DTOP_MISC_IRQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x18)//0x1737_0ch
    #define REG_0030_HDMIRX_DTOP_MISC_0_REG_DTOP_MISC_IRQ_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0080_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x40)//0x1737_20h
    #define REG_0080_HDMIRX_DTOP_MISC_0_REG_AV_TIMESTAMP_INC_S0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0084_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x42)//0x1737_21h
    #define REG_0084_HDMIRX_DTOP_MISC_0_REG_AV_TS_LATCH_PULSE_GEN_S0 Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0084_HDMIRX_DTOP_MISC_0_REG_TIMESTAMP_RESULT_SEL_S0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0084_HDMIRX_DTOP_MISC_0_REG_RESET_TIMESTAMP_S0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0084_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_EN_S0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0088_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x44)//0x1737_22h
    #define REG_0088_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_VALUE_S0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_008C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x46)//0x1737_23h
    #define REG_008C_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_VALUE_S0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0090_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x48)//0x1737_24h
    #define REG_0090_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TIMESTAMP_RESULT_S0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0094_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x4a)//0x1737_25h
    #define REG_0094_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TIMESTAMP_RESULT_S0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x50)//0x1737_28h
    #define REG_00A0_HDMIRX_DTOP_MISC_0_REG_AV_TIMESTAMP_INC_S1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x52)//0x1737_29h
    #define REG_00A4_HDMIRX_DTOP_MISC_0_REG_AV_TS_LATCH_PULSE_GEN_S1 Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_00A4_HDMIRX_DTOP_MISC_0_REG_TIMESTAMP_RESULT_SEL_S1 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00A4_HDMIRX_DTOP_MISC_0_REG_RESET_TIMESTAMP_S1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00A4_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_EN_S1 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00A8_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x54)//0x1737_2ah
    #define REG_00A8_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_VALUE_S1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x56)//0x1737_2bh
    #define REG_00AC_HDMIRX_DTOP_MISC_0_REG_FORCE_TIMESTAMP_VALUE_S1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x58)//0x1737_2ch
    #define REG_00B0_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TIMESTAMP_RESULT_S1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x5a)//0x1737_2dh
    #define REG_00B4_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TIMESTAMP_RESULT_S1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00BC_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x5e)//0x1737_2fh
    #define REG_00BC_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TESTBUS_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define REG_00C0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x60)//0x1737_30h
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_XIU2HDCPKEY_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_EN_HDCP_SRAM_RD Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_ENWRITE_HDCP Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_HDCP_SRAM_ACCESS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_LOAD_HDCP_SRAM_ADDR_TRIG Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_HDCP_SRAM_DATA_TRIG Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00C0_HDMIRX_DTOP_MISC_0_REG_XIU_ACK_DIS_HDCPKEY Fld(1,6,AC_MSKB0)//[6:6]
#define REG_00C4_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x62)//0x1737_31h
    #define REG_00C4_HDMIRX_DTOP_MISC_0_REG_HDCPKEY_CPU_ADR Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00C8_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x64)//0x1737_32h
    #define REG_00C8_HDMIRX_DTOP_MISC_0_REG_HDCPKEY_CPU_WDATA Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_HDMIRX_DTOP_MISC_0_REG_CPU_RDATA_HDCPKEY Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x6e)//0x1737_37h
    #define REG_00DC_HDMIRX_DTOP_MISC_0_REG_HDMIRX2XC_PORT_SEL_S0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00DC_HDMIRX_DTOP_MISC_0_REG_HDMIRX2XC_PORT_SEL_S0_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00DC_HDMIRX_DTOP_MISC_0_REG_HDMIRX2XC_PORT_SEL_S1 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00DC_HDMIRX_DTOP_MISC_0_REG_HDMIRX2XC_PORT_SEL_S1_OVE Fld(1,7,AC_MSKB0)//[7:7]
#define REG_00E0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x70)//0x1737_38h
    #define REG_00E0_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_SEL_SAME Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00E0_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_RPT_SEL Fld(1,1,AC_MSKB0)//[1:1]
#define REG_00E8_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x74)//0x1737_3ah
    #define REG_00E8_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_AUD_RPT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00EC_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x76)//0x1737_3bh
    #define REG_00EC_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_AUD_RPT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x78)//0x1737_3ch
    #define REG_00F0_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_VID_RPT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F4_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x7a)//0x1737_3dh
    #define REG_00F4_HDMIRX_DTOP_MISC_0_REG_HDMIRX_TS_VID_RPT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x80)//0x1737_40h
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_SEL Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_PIX_PER_CYCLE Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_V_POL_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_V_POL_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_H_POL_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_H_POL_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_I_MD_DET_CONDI_EN Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_FIELD_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0100_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_FIELD_INV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0104_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x82)//0x1737_41h
    #define REG_0104_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_V_BACK_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x84)//0x1737_42h
    #define REG_0108_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HTT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x86)//0x1737_43h
    #define REG_010C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VTT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x88)//0x1737_44h
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VTT_1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_NO_SIGNAL_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_NO_SIGNAL_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_TESTBUS_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_STABLE_RPT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_VS_POL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_HS_POL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_FIELD_NON_MATCH Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_I_MD_ODD_FIELD Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_I_MD_VTT_EQ Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0110_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_SRC_DET_I_MD_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0114_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x8a)//0x1737_45h
    #define REG_0114_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x8c)//0x1737_46h
    #define REG_0118_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x8e)//0x1737_47h
    #define REG_011C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x90)//0x1737_48h
    #define REG_0120_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x92)//0x1737_49h
    #define REG_0124_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_H_FRONT_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x94)//0x1737_4ah
    #define REG_0128_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_V_FRONT_PORCH_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x96)//0x1737_4bh
    #define REG_012C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_V_FRONT_PORCH_1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_012C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_PORT_SEL Fld(2,4,AC_MSKB0)//[5:4]
#define REG_0134_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x9a)//0x1737_4dh
    #define REG_0134_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HDE_STABLE_CNT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HTT_STABLE_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x9c)//0x1737_4eh
    #define REG_0138_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VDE_STABLE_CNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0138_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VTT_STABLE_CNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0138_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HDE_STABLE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0138_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HTT_STABLE_TOL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_013C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0x9e)//0x1737_4fh
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VDE_STABLE_TOL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VTT_STABLE_TOL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HDE_STABLE_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_HTT_STABLE_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VDE_STABLE_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_VTT_STABLE_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_STABLE_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_013C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_TIMING_DET_STABLE_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0180_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xc0)//0x1737_60h
    #define REG_0180_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xc2)//0x1737_61h
    #define REG_0184_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xc4)//0x1737_62h
    #define REG_0188_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xc6)//0x1737_63h
    #define REG_018C_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xd0)//0x1737_68h
    #define REG_01A0_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xd2)//0x1737_69h
    #define REG_01A4_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xd4)//0x1737_6ah
    #define REG_01A8_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_RD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_HDMIRX_DTOP_MISC_0 (HDMIRX_DTOP_MISC_0_BASE +0xd6)//0x1737_6bh
    #define REG_01AC_HDMIRX_DTOP_MISC_0_REG_HDMIRX_DTOP_MISC_RSV_RD_3 Fld(16,0,AC_FULLW10)//[15:0]

