strict digraph "" {
	node [label="\N"];
	"842:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f01261e8850>",
		clk_sens=False,
		fillcolor=gold,
		label="842:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['crc_poly_size']"];
	"843:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f01261e8910>",
		fillcolor=turquoise,
		label="843:BL
crc_poly_size_7 = 1'b0;
crc_poly_size_8 = 1'b0;
crc_poly_size_16 = 1'b0;
crc_poly_size_32 = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261e8950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261e8b10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261e8c90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261e8e10>]",
		style=filled,
		typ=Block];
	"842:AL" -> "843:BL"	 [cond="[]",
		lineno=None];
	"852:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3790>",
		fillcolor=cadetblue,
		label="852:BS
crc_poly_size_32 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3790>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_842:AL"	 [def_var="['crc_poly_size_16', 'crc_poly_size_8', 'crc_poly_size_7', 'crc_poly_size_32']",
		label="Leaf_842:AL"];
	"852:BS" -> "Leaf_842:AL"	 [cond="[]",
		lineno=None];
	"849:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f01261f3090>",
		fillcolor=lightcyan,
		label="849:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"849:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3110>",
		fillcolor=cadetblue,
		label="849:BS
crc_poly_size_7 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3110>]",
		style=filled,
		typ=BlockingSubstitution];
	"849:CA" -> "849:BS"	 [cond="[]",
		lineno=None];
	"848:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f01261e8f10>",
		fillcolor=linen,
		label="848:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"843:BL" -> "848:CS"	 [cond="[]",
		lineno=None];
	"849:BS" -> "Leaf_842:AL"	 [cond="[]",
		lineno=None];
	"850:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f01261f3290>",
		fillcolor=lightcyan,
		label="850:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"850:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3310>",
		fillcolor=cadetblue,
		label="850:BS
crc_poly_size_8 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3310>]",
		style=filled,
		typ=BlockingSubstitution];
	"850:CA" -> "850:BS"	 [cond="[]",
		lineno=None];
	"852:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f01261f36d0>",
		fillcolor=lightcyan,
		label="852:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"852:CA" -> "852:BS"	 [cond="[]",
		lineno=None];
	"851:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f01261f3490>",
		fillcolor=lightcyan,
		label="851:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"851:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3550>",
		fillcolor=cadetblue,
		label="851:BS
crc_poly_size_16 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01261f3550>]",
		style=filled,
		typ=BlockingSubstitution];
	"851:CA" -> "851:BS"	 [cond="[]",
		lineno=None];
	"850:BS" -> "Leaf_842:AL"	 [cond="[]",
		lineno=None];
	"851:BS" -> "Leaf_842:AL"	 [cond="[]",
		lineno=None];
	"848:CS" -> "849:CA"	 [cond="['crc_poly_size']",
		label=crc_poly_size,
		lineno=848];
	"848:CS" -> "850:CA"	 [cond="['crc_poly_size']",
		label=crc_poly_size,
		lineno=848];
	"848:CS" -> "852:CA"	 [cond="['crc_poly_size']",
		label=crc_poly_size,
		lineno=848];
	"848:CS" -> "851:CA"	 [cond="['crc_poly_size']",
		label=crc_poly_size,
		lineno=848];
}
