{
    "design_name": "bsg_shift_reg",
    "filelist": [
        "basejump_stl/bsg_dataflow/bsg_shift_reg.v"
    ],
    "run_config": [
        {
            "name": "bsg_shift_reg_small_clkperiod_1",
            "description": "implements a shift register of fixed latency with size small at clock period=1",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_small_clkperiod_3",
            "description": "implements a shift register of fixed latency with size small at clock period=3",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_small_clkperiod_5",
            "description": "implements a shift register of fixed latency with size small at clock period=5",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_small_clkperiod_7",
            "description": "implements a shift register of fixed latency with size small at clock period=7",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_small_clkperiod_9",
            "description": "implements a shift register of fixed latency with size small at clock period=9",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_small_clkperiod_11",
            "description": "implements a shift register of fixed latency with size small at clock period=11",
            "design_size": "small",
            "parameters": [
                "stages_p=10",
                "width_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_1",
            "description": "implements a shift register of fixed latency with size large at clock period=1",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_3",
            "description": "implements a shift register of fixed latency with size large at clock period=3",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_5",
            "description": "implements a shift register of fixed latency with size large at clock period=5",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_7",
            "description": "implements a shift register of fixed latency with size large at clock period=7",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_9",
            "description": "implements a shift register of fixed latency with size large at clock period=9",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_large_clkperiod_11",
            "description": "implements a shift register of fixed latency with size large at clock period=11",
            "design_size": "large",
            "parameters": [
                "stages_p=100",
                "width_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_1",
            "description": "implements a shift register of fixed latency with size very_large at clock period=1",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_3",
            "description": "implements a shift register of fixed latency with size very_large at clock period=3",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_5",
            "description": "implements a shift register of fixed latency with size very_large at clock period=5",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_7",
            "description": "implements a shift register of fixed latency with size very_large at clock period=7",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_9",
            "description": "implements a shift register of fixed latency with size very_large at clock period=9",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_very_large_clkperiod_11",
            "description": "implements a shift register of fixed latency with size very_large at clock period=11",
            "design_size": "very_large",
            "parameters": [
                "stages_p=200",
                "width_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_1",
            "description": "implements a shift register of fixed latency with size medium at clock period=1",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_3",
            "description": "implements a shift register of fixed latency with size medium at clock period=3",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_5",
            "description": "implements a shift register of fixed latency with size medium at clock period=5",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_7",
            "description": "implements a shift register of fixed latency with size medium at clock period=7",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_9",
            "description": "implements a shift register of fixed latency with size medium at clock period=9",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_shift_reg_medium_clkperiod_11",
            "description": "implements a shift register of fixed latency with size medium at clock period=11",
            "design_size": "medium",
            "parameters": [
                "stages_p=50",
                "width_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        }
    ]
}