

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Tue Dec 13 20:52:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27649|    27649|  0.276 ms|  0.276 ms|  27649|  27649|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_loop_ctr_encrypt_U0  |dataflow_in_loop_loop_ctr_encrypt  |       26|       26|  0.260 us|  0.260 us|   27|   27|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |    27648|    27648|        28|          -|          -|  1024|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|     822|     192|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|    1918|  140913|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      18|    -|
|Register         |        -|    -|     120|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    2860|  141123|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       2|     265|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+------+--------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|  FF  |   LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+----+------+--------+-----+
    |dataflow_in_loop_loop_ctr_encrypt_U0  |dataflow_in_loop_loop_ctr_encrypt  |        0|   0|  1918|  140913|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+--------+-----+
    |Total                                 |                                   |        0|   0|  1918|  140913|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  274|  64|          60|           1|
    |loop_dataflow_output_count  |         +|   0|  274|  64|          60|           1|
    |bound_minus_1               |         -|   0|  274|  64|          60|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  822| 192|         180|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   60|        120|
    |loop_dataflow_output_count  |   9|          2|   60|        120|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|  120|        240|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  60|   0|   60|          0|
    |loop_dataflow_output_count  |  60|   0|   60|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 120|   0|  120|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|p_read                    |   in|   96|     ap_none|           p_read|        scalar|
|p_read_ap_vld             |   in|    1|     ap_none|           p_read|        scalar|
|this_round_keys_address0  |  out|    4|   ap_memory|  this_round_keys|         array|
|this_round_keys_ce0       |  out|    1|   ap_memory|  this_round_keys|         array|
|this_round_keys_d0        |  out|  128|   ap_memory|  this_round_keys|         array|
|this_round_keys_q0        |   in|  128|   ap_memory|  this_round_keys|         array|
|this_round_keys_we0       |  out|    1|   ap_memory|  this_round_keys|         array|
|this_round_keys_address1  |  out|    4|   ap_memory|  this_round_keys|         array|
|this_round_keys_ce1       |  out|    1|   ap_memory|  this_round_keys|         array|
|this_round_keys_d1        |  out|  128|   ap_memory|  this_round_keys|         array|
|this_round_keys_q1        |   in|  128|   ap_memory|  this_round_keys|         array|
|this_round_keys_we1       |  out|    1|   ap_memory|  this_round_keys|         array|
|block_count               |   in|   60|     ap_none|      block_count|        scalar|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA          |  out|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|   16|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA          |   in|  128|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|             gmem|       pointer|
|plaintext                 |   in|   64|     ap_none|        plaintext|        scalar|
|plaintext_ap_vld          |   in|    1|     ap_none|        plaintext|        scalar|
|ciphertext                |   in|   64|     ap_none|       ciphertext|        scalar|
|ciphertext_ap_vld         |   in|    1|     ap_none|       ciphertext|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|      ctr_encrypt|  return value|
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ciphertext" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 5 'read' 'ciphertext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 6 'read' 'plaintext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%block_count_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %block_count" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 7 'read' 'block_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln18 = br void %for.cond" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 9 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i60 0, void %entry, i60 %i_1, void %for.inc"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.81ns)   --->   "%icmp_ln18 = icmp_eq  i60 %i, i60 %block_count_read" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 11 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln18 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i60 %i, i60 %block_count, i32 0" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (3.41ns)   --->   "%i_1 = add i60 %i, i60 1" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 13 'add' 'i_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc, void %for.end" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 14 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.63ns)   --->   "%call_ln27 = call void @dataflow_in_loop_loop_ctr_encrypt, i128 %gmem, i60 %i, i64 %plaintext_read, i96 %p_read_4, i128 %this_round_keys, i64 %ciphertext_read" [../hw-impl/src/pynqrypt.cpp:27]   --->   Operation 15 'call' 'call_ln27' <Predicate = (!icmp_ln18)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [../hw-impl/src/pynqrypt.cpp:29]   --->   Operation 16 'ret' 'ret_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [../hw-impl/src/pynqrypt.cpp:20]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../hw-impl/src/pynqrypt.cpp:22]   --->   Operation 18 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln27 = call void @dataflow_in_loop_loop_ctr_encrypt, i128 %gmem, i60 %i, i64 %plaintext_read, i96 %p_read_4, i128 %this_round_keys, i64 %ciphertext_read" [../hw-impl/src/pynqrypt.cpp:27]   --->   Operation 19 'call' 'call_ln27' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.cond" [../hw-impl/src/pynqrypt.cpp:18]   --->   Operation 20 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 0000]
ciphertext_read           (read                ) [ 0011]
plaintext_read            (read                ) [ 0011]
block_count_read          (read                ) [ 0011]
p_read_4                  (read                ) [ 0011]
br_ln18                   (br                  ) [ 0111]
i                         (phi                 ) [ 0011]
icmp_ln18                 (icmp                ) [ 0011]
specdataflowpipeline_ln18 (specdataflowpipeline) [ 0000]
i_1                       (add                 ) [ 0111]
br_ln18                   (br                  ) [ 0000]
ret_ln29                  (ret                 ) [ 0000]
speclooptripcount_ln20    (speclooptripcount   ) [ 0000]
specloopname_ln22         (specloopname        ) [ 0000]
call_ln27                 (call                ) [ 0000]
br_ln18                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_loop_ctr_encrypt"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="ciphertext_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="plaintext_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="block_count_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="60" slack="0"/>
<pin id="68" dir="0" index="1" bw="60" slack="0"/>
<pin id="69" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_count_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="96" slack="0"/>
<pin id="74" dir="0" index="1" bw="96" slack="0"/>
<pin id="75" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="60" slack="1"/>
<pin id="80" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="60" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_dataflow_in_loop_loop_ctr_encrypt_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="60" slack="0"/>
<pin id="94" dir="0" index="3" bw="64" slack="1"/>
<pin id="95" dir="0" index="4" bw="96" slack="1"/>
<pin id="96" dir="0" index="5" bw="128" slack="0"/>
<pin id="97" dir="0" index="6" bw="64" slack="1"/>
<pin id="98" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln18_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="60" slack="0"/>
<pin id="105" dir="0" index="1" bw="60" slack="1"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="60" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="ciphertext_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="plaintext_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="block_count_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="60" slack="1"/>
<pin id="126" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="block_count_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_read_4_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="96" slack="1"/>
<pin id="131" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln18_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="60" slack="0"/>
<pin id="140" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="107"><net_src comp="82" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="82" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="54" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="122"><net_src comp="60" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="127"><net_src comp="66" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="132"><net_src comp="72" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="137"><net_src comp="103" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="108" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
 - Input state : 
	Port: ctr_encrypt : p_read | {1 }
	Port: ctr_encrypt : this_round_keys | {2 3 }
	Port: ctr_encrypt : block_count | {1 }
	Port: ctr_encrypt : gmem | {2 3 }
	Port: ctr_encrypt : plaintext | {1 }
	Port: ctr_encrypt : ciphertext | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		specdataflowpipeline_ln18 : 1
		i_1 : 1
		br_ln18 : 2
		call_ln27 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_loop_ctr_encrypt_fu_90 |  9.7666 |   2053  |  140060 |
|----------|---------------------------------------------|---------|---------|---------|
|    add   |                  i_1_fu_108                 |    0    |    0    |    67   |
|----------|---------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln18_fu_103              |    0    |    0    |    27   |
|----------|---------------------------------------------|---------|---------|---------|
|          |          ciphertext_read_read_fu_54         |    0    |    0    |    0    |
|   read   |          plaintext_read_read_fu_60          |    0    |    0    |    0    |
|          |         block_count_read_read_fu_66         |    0    |    0    |    0    |
|          |             p_read_4_read_fu_72             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |  9.7666 |   2053  |  140154 |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|block_count_read_reg_124|   60   |
| ciphertext_read_reg_114|   64   |
|       i_1_reg_138      |   60   |
|        i_reg_78        |   60   |
|    icmp_ln18_reg_134   |    1   |
|    p_read_4_reg_129    |   96   |
| plaintext_read_reg_119 |   64   |
+------------------------+--------+
|          Total         |   405  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| i_reg_78 |  p0  |   2  |  60  |   120  ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   120  ||  1.588  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |  2053  | 140154 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   405  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  2458  | 140163 |
+-----------+--------+--------+--------+
