/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved.
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: iomux_register.h

#ifndef _IOMUX_REGISTER_H_
#define _IOMUX_REGISTER_H_

#define IOMUXC_BASE_ADDR	0x020e0000

#define IOMUXC_OBSERVE_MUX_0 (IOMUXC_BASE_ADDR + 0x0000) // 0x0000
#define IOMUXC_OBSERVE_MUX_1 (IOMUXC_BASE_ADDR + 0x0004) // 0x0004
#define IOMUXC_OBSERVE_MUX_2 (IOMUXC_BASE_ADDR + 0x0008) // 0x0008
#define IOMUXC_OBSERVE_MUX_3 (IOMUXC_BASE_ADDR + 0x000c) // 0x000c
#define IOMUXC_OBSERVE_MUX_4 (IOMUXC_BASE_ADDR + 0x0010) // 0x0010
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 (IOMUXC_BASE_ADDR + 0x0014) // 0x0014
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 (IOMUXC_BASE_ADDR + 0x0018) // 0x0018
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 (IOMUXC_BASE_ADDR + 0x001c) // 0x001c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 (IOMUXC_BASE_ADDR + 0x0020) // 0x0020
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 (IOMUXC_BASE_ADDR + 0x0024) // 0x0024
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 (IOMUXC_BASE_ADDR + 0x0028) // 0x0028
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 (IOMUXC_BASE_ADDR + 0x002c) // 0x002c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 (IOMUXC_BASE_ADDR + 0x0030) // 0x0030
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 (IOMUXC_BASE_ADDR + 0x0034) // 0x0034
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 (IOMUXC_BASE_ADDR + 0x0038) // 0x0038
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 (IOMUXC_BASE_ADDR + 0x003c) // 0x003c
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 (IOMUXC_BASE_ADDR + 0x0040) // 0x0040
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 (IOMUXC_BASE_ADDR + 0x0044) // 0x0044
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 (IOMUXC_BASE_ADDR + 0x0048) // 0x0048
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 (IOMUXC_BASE_ADDR + 0x004c) // 0x004c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 (IOMUXC_BASE_ADDR + 0x0050) // 0x0050
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 (IOMUXC_BASE_ADDR + 0x0054) // 0x0054
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 (IOMUXC_BASE_ADDR + 0x0058) // 0x0058
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 (IOMUXC_BASE_ADDR + 0x005c) // 0x005c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 (IOMUXC_BASE_ADDR + 0x0060) // 0x0060
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 (IOMUXC_BASE_ADDR + 0x0064) // 0x0064
#define IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 (IOMUXC_BASE_ADDR + 0x0068) // 0x0068
#define IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC (IOMUXC_BASE_ADDR + 0x006c) // 0x006c
#define IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK (IOMUXC_BASE_ADDR + 0x0070) // 0x0070
#define IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK (IOMUXC_BASE_ADDR + 0x0074) // 0x0074
#define IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC (IOMUXC_BASE_ADDR + 0x0078) // 0x0078
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_COL (IOMUXC_BASE_ADDR + 0x007c) // 0x007c
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS (IOMUXC_BASE_ADDR + 0x0080) // 0x0080
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC (IOMUXC_BASE_ADDR + 0x0084) // 0x0084
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO (IOMUXC_BASE_ADDR + 0x0088) // 0x0088
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK (IOMUXC_BASE_ADDR + 0x008c) // 0x008c
#define IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK (IOMUXC_BASE_ADDR + 0x0090) // 0x0090
#define IOMUXC_SW_MUX_CTL_PAD_ENET2_COL (IOMUXC_BASE_ADDR + 0x0094) // 0x0094
#define IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS (IOMUXC_BASE_ADDR + 0x0098) // 0x0098
#define IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK (IOMUXC_BASE_ADDR + 0x009c) // 0x009c
#define IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK (IOMUXC_BASE_ADDR + 0x00a0) // 0x00a0
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 (IOMUXC_BASE_ADDR + 0x00a4) // 0x00a4
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 (IOMUXC_BASE_ADDR + 0x00a8) // 0x00a8
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 (IOMUXC_BASE_ADDR + 0x00ac) // 0x00ac
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 (IOMUXC_BASE_ADDR + 0x00b0) // 0x00b0
#define IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 (IOMUXC_BASE_ADDR + 0x00b4) // 0x00b4
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 (IOMUXC_BASE_ADDR + 0x00b8) // 0x00b8
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 (IOMUXC_BASE_ADDR + 0x00bc) // 0x00bc
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 (IOMUXC_BASE_ADDR + 0x00c0) // 0x00c0
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 (IOMUXC_BASE_ADDR + 0x00c4) // 0x00c4
#define IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 (IOMUXC_BASE_ADDR + 0x00c8) // 0x00c8
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK (IOMUXC_BASE_ADDR + 0x00cc) // 0x00cc
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00 (IOMUXC_BASE_ADDR + 0x00d0) // 0x00d0
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01 (IOMUXC_BASE_ADDR + 0x00d4) // 0x00d4
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02 (IOMUXC_BASE_ADDR + 0x00d8) // 0x00d8
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03 (IOMUXC_BASE_ADDR + 0x00dc) // 0x00dc
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04 (IOMUXC_BASE_ADDR + 0x00e0) // 0x00e0
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05 (IOMUXC_BASE_ADDR + 0x00e4) // 0x00e4
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06 (IOMUXC_BASE_ADDR + 0x00e8) // 0x00e8
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07 (IOMUXC_BASE_ADDR + 0x00ec) // 0x00ec
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08 (IOMUXC_BASE_ADDR + 0x00f0) // 0x00f0
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09 (IOMUXC_BASE_ADDR + 0x00f4) // 0x00f4
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10 (IOMUXC_BASE_ADDR + 0x00f8) // 0x00f8
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11 (IOMUXC_BASE_ADDR + 0x00fc) // 0x00fc
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12 (IOMUXC_BASE_ADDR + 0x0100) // 0x0100
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13 (IOMUXC_BASE_ADDR + 0x0104) // 0x0104
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14 (IOMUXC_BASE_ADDR + 0x0108) // 0x0108
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15 (IOMUXC_BASE_ADDR + 0x010c) // 0x010c
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16 (IOMUXC_BASE_ADDR + 0x0110) // 0x0110
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17 (IOMUXC_BASE_ADDR + 0x0114) // 0x0114
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18 (IOMUXC_BASE_ADDR + 0x0118) // 0x0118
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19 (IOMUXC_BASE_ADDR + 0x011c) // 0x011c
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20 (IOMUXC_BASE_ADDR + 0x0120) // 0x0120
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21 (IOMUXC_BASE_ADDR + 0x0124) // 0x0124
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22 (IOMUXC_BASE_ADDR + 0x0128) // 0x0128
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23 (IOMUXC_BASE_ADDR + 0x012c) // 0x012c
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE (IOMUXC_BASE_ADDR + 0x0130) // 0x0130
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC (IOMUXC_BASE_ADDR + 0x0134) // 0x0134
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET (IOMUXC_BASE_ADDR + 0x0138) // 0x0138
#define IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC (IOMUXC_BASE_ADDR + 0x013c) // 0x013c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE (IOMUXC_BASE_ADDR + 0x0140) // 0x0140
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B (IOMUXC_BASE_ADDR + 0x0144) // 0x0144
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B (IOMUXC_BASE_ADDR + 0x0148) // 0x0148
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE (IOMUXC_BASE_ADDR + 0x014c) // 0x014c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 (IOMUXC_BASE_ADDR + 0x0150) // 0x0150
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 (IOMUXC_BASE_ADDR + 0x0154) // 0x0154
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 (IOMUXC_BASE_ADDR + 0x0158) // 0x0158
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 (IOMUXC_BASE_ADDR + 0x015c) // 0x015c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 (IOMUXC_BASE_ADDR + 0x0160) // 0x0160
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 (IOMUXC_BASE_ADDR + 0x0164) // 0x0164
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 (IOMUXC_BASE_ADDR + 0x0168) // 0x0168
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 (IOMUXC_BASE_ADDR + 0x016c) // 0x016c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B (IOMUXC_BASE_ADDR + 0x0170) // 0x0170
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B (IOMUXC_BASE_ADDR + 0x0174) // 0x0174
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B (IOMUXC_BASE_ADDR + 0x0178) // 0x0178
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B (IOMUXC_BASE_ADDR + 0x017c) // 0x017c
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 (IOMUXC_BASE_ADDR + 0x0180) // 0x0180
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 (IOMUXC_BASE_ADDR + 0x0184) // 0x0184
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2 (IOMUXC_BASE_ADDR + 0x0188) // 0x0188
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3 (IOMUXC_BASE_ADDR + 0x018c) // 0x018c
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS (IOMUXC_BASE_ADDR + 0x0190) // 0x0190
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK (IOMUXC_BASE_ADDR + 0x0194) // 0x0194
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B (IOMUXC_BASE_ADDR + 0x0198) // 0x0198
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B (IOMUXC_BASE_ADDR + 0x019c) // 0x019c
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 (IOMUXC_BASE_ADDR + 0x01a0) // 0x01a0
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 (IOMUXC_BASE_ADDR + 0x01a4) // 0x01a4
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2 (IOMUXC_BASE_ADDR + 0x01a8) // 0x01a8
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3 (IOMUXC_BASE_ADDR + 0x01ac) // 0x01ac
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS (IOMUXC_BASE_ADDR + 0x01b0) // 0x01b0
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK (IOMUXC_BASE_ADDR + 0x01b4) // 0x01b4
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B (IOMUXC_BASE_ADDR + 0x01b8) // 0x01b8
#define IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B (IOMUXC_BASE_ADDR + 0x01bc) // 0x01bc
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0 (IOMUXC_BASE_ADDR + 0x01c0) // 0x01c0
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1 (IOMUXC_BASE_ADDR + 0x01c4) // 0x01c4
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2 (IOMUXC_BASE_ADDR + 0x01c8) // 0x01c8
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3 (IOMUXC_BASE_ADDR + 0x01cc) // 0x01cc
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL (IOMUXC_BASE_ADDR + 0x01d0) // 0x01d0
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC (IOMUXC_BASE_ADDR + 0x01d4) // 0x01d4
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0 (IOMUXC_BASE_ADDR + 0x01d8) // 0x01d8
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1 (IOMUXC_BASE_ADDR + 0x01dc) // 0x01dc
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2 (IOMUXC_BASE_ADDR + 0x01e0) // 0x01e0
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3 (IOMUXC_BASE_ADDR + 0x01e4) // 0x01e4
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL (IOMUXC_BASE_ADDR + 0x01e8) // 0x01e8
#define IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC (IOMUXC_BASE_ADDR + 0x01ec) // 0x01ec
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0 (IOMUXC_BASE_ADDR + 0x01f0) // 0x01f0
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1 (IOMUXC_BASE_ADDR + 0x01f4) // 0x01f4
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2 (IOMUXC_BASE_ADDR + 0x01f8) // 0x01f8
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3 (IOMUXC_BASE_ADDR + 0x01fc) // 0x01fc
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL (IOMUXC_BASE_ADDR + 0x0200) // 0x0200
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC (IOMUXC_BASE_ADDR + 0x0204) // 0x0204
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0 (IOMUXC_BASE_ADDR + 0x0208) // 0x0208
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1 (IOMUXC_BASE_ADDR + 0x020c) // 0x020c
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2 (IOMUXC_BASE_ADDR + 0x0210) // 0x0210
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3 (IOMUXC_BASE_ADDR + 0x0214) // 0x0214
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL (IOMUXC_BASE_ADDR + 0x0218) // 0x0218
#define IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC (IOMUXC_BASE_ADDR + 0x021c) // 0x021c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CLK (IOMUXC_BASE_ADDR + 0x0220) // 0x0220
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CMD (IOMUXC_BASE_ADDR + 0x0224) // 0x0224
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 (IOMUXC_BASE_ADDR + 0x0228) // 0x0228
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 (IOMUXC_BASE_ADDR + 0x022c) // 0x022c
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 (IOMUXC_BASE_ADDR + 0x0230) // 0x0230
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 (IOMUXC_BASE_ADDR + 0x0234) // 0x0234
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK (IOMUXC_BASE_ADDR + 0x0238) // 0x0238
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD (IOMUXC_BASE_ADDR + 0x023c) // 0x023c
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 (IOMUXC_BASE_ADDR + 0x0240) // 0x0240
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 (IOMUXC_BASE_ADDR + 0x0244) // 0x0244
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 (IOMUXC_BASE_ADDR + 0x0248) // 0x0248
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 (IOMUXC_BASE_ADDR + 0x024c) // 0x024c
#define IOMUXC_SW_MUX_CTL_PAD_SD3_CLK (IOMUXC_BASE_ADDR + 0x0250) // 0x0250
#define IOMUXC_SW_MUX_CTL_PAD_SD3_CMD (IOMUXC_BASE_ADDR + 0x0254) // 0x0254
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 (IOMUXC_BASE_ADDR + 0x0258) // 0x0258
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 (IOMUXC_BASE_ADDR + 0x025c) // 0x025c
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 (IOMUXC_BASE_ADDR + 0x0260) // 0x0260
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 (IOMUXC_BASE_ADDR + 0x0264) // 0x0264
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 (IOMUXC_BASE_ADDR + 0x0268) // 0x0268
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5 (IOMUXC_BASE_ADDR + 0x026c) // 0x026c
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 (IOMUXC_BASE_ADDR + 0x0270) // 0x0270
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 (IOMUXC_BASE_ADDR + 0x0274) // 0x0274
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CLK (IOMUXC_BASE_ADDR + 0x0278) // 0x0278
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CMD (IOMUXC_BASE_ADDR + 0x027c) // 0x027c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0 (IOMUXC_BASE_ADDR + 0x0280) // 0x0280
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1 (IOMUXC_BASE_ADDR + 0x0284) // 0x0284
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2 (IOMUXC_BASE_ADDR + 0x0288) // 0x0288
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3 (IOMUXC_BASE_ADDR + 0x028c) // 0x028c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4 (IOMUXC_BASE_ADDR + 0x0290) // 0x0290
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5 (IOMUXC_BASE_ADDR + 0x0294) // 0x0294
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6 (IOMUXC_BASE_ADDR + 0x0298) // 0x0298
#define IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7 (IOMUXC_BASE_ADDR + 0x029c) // 0x029c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B (IOMUXC_BASE_ADDR + 0x02a0) // 0x02a0
#define IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA (IOMUXC_BASE_ADDR + 0x02a4) // 0x02a4
#define IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE (IOMUXC_BASE_ADDR + 0x02a8) // 0x02a8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00 (IOMUXC_BASE_ADDR + 0x02ac) // 0x02ac
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01 (IOMUXC_BASE_ADDR + 0x02b0) // 0x02b0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02 (IOMUXC_BASE_ADDR + 0x02b4) // 0x02b4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03 (IOMUXC_BASE_ADDR + 0x02b8) // 0x02b8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04 (IOMUXC_BASE_ADDR + 0x02bc) // 0x02bc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05 (IOMUXC_BASE_ADDR + 0x02c0) // 0x02c0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06 (IOMUXC_BASE_ADDR + 0x02c4) // 0x02c4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07 (IOMUXC_BASE_ADDR + 0x02c8) // 0x02c8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08 (IOMUXC_BASE_ADDR + 0x02cc) // 0x02cc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09 (IOMUXC_BASE_ADDR + 0x02d0) // 0x02d0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10 (IOMUXC_BASE_ADDR + 0x02d4) // 0x02d4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11 (IOMUXC_BASE_ADDR + 0x02d8) // 0x02d8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12 (IOMUXC_BASE_ADDR + 0x02dc) // 0x02dc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13 (IOMUXC_BASE_ADDR + 0x02e0) // 0x02e0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14 (IOMUXC_BASE_ADDR + 0x02e4) // 0x02e4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15 (IOMUXC_BASE_ADDR + 0x02e8) // 0x02e8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 (IOMUXC_BASE_ADDR + 0x02ec) // 0x02ec
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 (IOMUXC_BASE_ADDR + 0x02f0) // 0x02f0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 (IOMUXC_BASE_ADDR + 0x02f4) // 0x02f4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 (IOMUXC_BASE_ADDR + 0x02f8) // 0x02f8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B (IOMUXC_BASE_ADDR + 0x02fc) // 0x02fc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B (IOMUXC_BASE_ADDR + 0x0300) // 0x0300
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B (IOMUXC_BASE_ADDR + 0x0304) // 0x0304
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B (IOMUXC_BASE_ADDR + 0x0308) // 0x0308
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B (IOMUXC_BASE_ADDR + 0x030c) // 0x030c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0 (IOMUXC_BASE_ADDR + 0x0310) // 0x0310
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1 (IOMUXC_BASE_ADDR + 0x0314) // 0x0314
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0 (IOMUXC_BASE_ADDR + 0x0318) // 0x0318
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1 (IOMUXC_BASE_ADDR + 0x031c) // 0x031c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 (IOMUXC_BASE_ADDR + 0x0320) // 0x0320
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0 (IOMUXC_BASE_ADDR + 0x0324) // 0x0324
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1 (IOMUXC_BASE_ADDR + 0x0328) // 0x0328
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P (IOMUXC_BASE_ADDR + 0x032c) // 0x032c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P (IOMUXC_BASE_ADDR + 0x0330) // 0x0330
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P (IOMUXC_BASE_ADDR + 0x0334) // 0x0334
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P (IOMUXC_BASE_ADDR + 0x0338) // 0x0338
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P (IOMUXC_BASE_ADDR + 0x033c) // 0x033c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET (IOMUXC_BASE_ADDR + 0x0340) // 0x0340
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD (IOMUXC_BASE_ADDR + 0x0344) // 0x0344
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK (IOMUXC_BASE_ADDR + 0x0348) // 0x0348
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI (IOMUXC_BASE_ADDR + 0x034c) // 0x034c
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO (IOMUXC_BASE_ADDR + 0x0350) // 0x0350
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS (IOMUXC_BASE_ADDR + 0x0354) // 0x0354
#define IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B (IOMUXC_BASE_ADDR + 0x0358) // 0x0358
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00 (IOMUXC_BASE_ADDR + 0x035c) // 0x035c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01 (IOMUXC_BASE_ADDR + 0x0360) // 0x0360
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02 (IOMUXC_BASE_ADDR + 0x0364) // 0x0364
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03 (IOMUXC_BASE_ADDR + 0x0368) // 0x0368
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04 (IOMUXC_BASE_ADDR + 0x036c) // 0x036c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05 (IOMUXC_BASE_ADDR + 0x0370) // 0x0370
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06 (IOMUXC_BASE_ADDR + 0x0374) // 0x0374
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07 (IOMUXC_BASE_ADDR + 0x0378) // 0x0378
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08 (IOMUXC_BASE_ADDR + 0x037c) // 0x037c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09 (IOMUXC_BASE_ADDR + 0x0380) // 0x0380
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10 (IOMUXC_BASE_ADDR + 0x0384) // 0x0384
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11 (IOMUXC_BASE_ADDR + 0x0388) // 0x0388
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12 (IOMUXC_BASE_ADDR + 0x038c) // 0x038c
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13 (IOMUXC_BASE_ADDR + 0x0390) // 0x0390
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00 (IOMUXC_BASE_ADDR + 0x0394) // 0x0394
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01 (IOMUXC_BASE_ADDR + 0x0398) // 0x0398
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02 (IOMUXC_BASE_ADDR + 0x039c) // 0x039c
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03 (IOMUXC_BASE_ADDR + 0x03a0) // 0x03a0
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04 (IOMUXC_BASE_ADDR + 0x03a4) // 0x03a4
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05 (IOMUXC_BASE_ADDR + 0x03a8) // 0x03a8
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06 (IOMUXC_BASE_ADDR + 0x03ac) // 0x03ac
#define IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07 (IOMUXC_BASE_ADDR + 0x03b0) // 0x03b0
#define IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC (IOMUXC_BASE_ADDR + 0x03b4) // 0x03b4
#define IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK (IOMUXC_BASE_ADDR + 0x03b8) // 0x03b8
#define IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK (IOMUXC_BASE_ADDR + 0x03bc) // 0x03bc
#define IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC (IOMUXC_BASE_ADDR + 0x03c0) // 0x03c0
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_COL (IOMUXC_BASE_ADDR + 0x03c4) // 0x03c4
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS (IOMUXC_BASE_ADDR + 0x03c8) // 0x03c8
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC (IOMUXC_BASE_ADDR + 0x03cc) // 0x03cc
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO (IOMUXC_BASE_ADDR + 0x03d0) // 0x03d0
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK (IOMUXC_BASE_ADDR + 0x03d4) // 0x03d4
#define IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK (IOMUXC_BASE_ADDR + 0x03d8) // 0x03d8
#define IOMUXC_SW_PAD_CTL_PAD_ENET2_COL (IOMUXC_BASE_ADDR + 0x03dc) // 0x03dc
#define IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS (IOMUXC_BASE_ADDR + 0x03e0) // 0x03e0
#define IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK (IOMUXC_BASE_ADDR + 0x03e4) // 0x03e4
#define IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK (IOMUXC_BASE_ADDR + 0x03e8) // 0x03e8
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL0 (IOMUXC_BASE_ADDR + 0x03ec) // 0x03ec
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL1 (IOMUXC_BASE_ADDR + 0x03f0) // 0x03f0
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL2 (IOMUXC_BASE_ADDR + 0x03f4) // 0x03f4
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL3 (IOMUXC_BASE_ADDR + 0x03f8) // 0x03f8
#define IOMUXC_SW_PAD_CTL_PAD_KEY_COL4 (IOMUXC_BASE_ADDR + 0x03fc) // 0x03fc
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0 (IOMUXC_BASE_ADDR + 0x0400) // 0x0400
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1 (IOMUXC_BASE_ADDR + 0x0404) // 0x0404
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2 (IOMUXC_BASE_ADDR + 0x0408) // 0x0408
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3 (IOMUXC_BASE_ADDR + 0x040c) // 0x040c
#define IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4 (IOMUXC_BASE_ADDR + 0x0410) // 0x0410
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK (IOMUXC_BASE_ADDR + 0x0414) // 0x0414
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00 (IOMUXC_BASE_ADDR + 0x0418) // 0x0418
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01 (IOMUXC_BASE_ADDR + 0x041c) // 0x041c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02 (IOMUXC_BASE_ADDR + 0x0420) // 0x0420
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03 (IOMUXC_BASE_ADDR + 0x0424) // 0x0424
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04 (IOMUXC_BASE_ADDR + 0x0428) // 0x0428
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05 (IOMUXC_BASE_ADDR + 0x042c) // 0x042c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06 (IOMUXC_BASE_ADDR + 0x0430) // 0x0430
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07 (IOMUXC_BASE_ADDR + 0x0434) // 0x0434
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08 (IOMUXC_BASE_ADDR + 0x0438) // 0x0438
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09 (IOMUXC_BASE_ADDR + 0x043c) // 0x043c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10 (IOMUXC_BASE_ADDR + 0x0440) // 0x0440
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11 (IOMUXC_BASE_ADDR + 0x0444) // 0x0444
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12 (IOMUXC_BASE_ADDR + 0x0448) // 0x0448
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13 (IOMUXC_BASE_ADDR + 0x044c) // 0x044c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14 (IOMUXC_BASE_ADDR + 0x0450) // 0x0450
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15 (IOMUXC_BASE_ADDR + 0x0454) // 0x0454
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16 (IOMUXC_BASE_ADDR + 0x0458) // 0x0458
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17 (IOMUXC_BASE_ADDR + 0x045c) // 0x045c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18 (IOMUXC_BASE_ADDR + 0x0460) // 0x0460
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19 (IOMUXC_BASE_ADDR + 0x0464) // 0x0464
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20 (IOMUXC_BASE_ADDR + 0x0468) // 0x0468
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21 (IOMUXC_BASE_ADDR + 0x046c) // 0x046c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22 (IOMUXC_BASE_ADDR + 0x0470) // 0x0470
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23 (IOMUXC_BASE_ADDR + 0x0474) // 0x0474
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE (IOMUXC_BASE_ADDR + 0x0478) // 0x0478
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC (IOMUXC_BASE_ADDR + 0x047c) // 0x047c
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET (IOMUXC_BASE_ADDR + 0x0480) // 0x0480
#define IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC (IOMUXC_BASE_ADDR + 0x0484) // 0x0484
#define IOMUXC_SW_PAD_CTL_PAD_NAND_ALE (IOMUXC_BASE_ADDR + 0x0488) // 0x0488
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B (IOMUXC_BASE_ADDR + 0x048c) // 0x048c
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B (IOMUXC_BASE_ADDR + 0x0490) // 0x0490
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CLE (IOMUXC_BASE_ADDR + 0x0494) // 0x0494
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00 (IOMUXC_BASE_ADDR + 0x0498) // 0x0498
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01 (IOMUXC_BASE_ADDR + 0x049c) // 0x049c
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02 (IOMUXC_BASE_ADDR + 0x04a0) // 0x04a0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03 (IOMUXC_BASE_ADDR + 0x04a4) // 0x04a4
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04 (IOMUXC_BASE_ADDR + 0x04a8) // 0x04a8
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05 (IOMUXC_BASE_ADDR + 0x04ac) // 0x04ac
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06 (IOMUXC_BASE_ADDR + 0x04b0) // 0x04b0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07 (IOMUXC_BASE_ADDR + 0x04b4) // 0x04b4
#define IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B (IOMUXC_BASE_ADDR + 0x04b8) // 0x04b8
#define IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B (IOMUXC_BASE_ADDR + 0x04bc) // 0x04bc
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B (IOMUXC_BASE_ADDR + 0x04c0) // 0x04c0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B (IOMUXC_BASE_ADDR + 0x04c4) // 0x04c4
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0 (IOMUXC_BASE_ADDR + 0x04c8) // 0x04c8
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1 (IOMUXC_BASE_ADDR + 0x04cc) // 0x04cc
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2 (IOMUXC_BASE_ADDR + 0x04d0) // 0x04d0
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3 (IOMUXC_BASE_ADDR + 0x04d4) // 0x04d4
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS (IOMUXC_BASE_ADDR + 0x04d8) // 0x04d8
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK (IOMUXC_BASE_ADDR + 0x04dc) // 0x04dc
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B (IOMUXC_BASE_ADDR + 0x04e0) // 0x04e0
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B (IOMUXC_BASE_ADDR + 0x04e4) // 0x04e4
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0 (IOMUXC_BASE_ADDR + 0x04e8) // 0x04e8
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1 (IOMUXC_BASE_ADDR + 0x04ec) // 0x04ec
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2 (IOMUXC_BASE_ADDR + 0x04f0) // 0x04f0
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3 (IOMUXC_BASE_ADDR + 0x04f4) // 0x04f4
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS (IOMUXC_BASE_ADDR + 0x04f8) // 0x04f8
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK (IOMUXC_BASE_ADDR + 0x04fc) // 0x04fc
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B (IOMUXC_BASE_ADDR + 0x0500) // 0x0500
#define IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B (IOMUXC_BASE_ADDR + 0x0504) // 0x0504
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0 (IOMUXC_BASE_ADDR + 0x0508) // 0x0508
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1 (IOMUXC_BASE_ADDR + 0x050c) // 0x050c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2 (IOMUXC_BASE_ADDR + 0x0510) // 0x0510
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3 (IOMUXC_BASE_ADDR + 0x0514) // 0x0514
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL (IOMUXC_BASE_ADDR + 0x0518) // 0x0518
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC (IOMUXC_BASE_ADDR + 0x051c) // 0x051c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0 (IOMUXC_BASE_ADDR + 0x0520) // 0x0520
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1 (IOMUXC_BASE_ADDR + 0x0524) // 0x0524
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2 (IOMUXC_BASE_ADDR + 0x0528) // 0x0528
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3 (IOMUXC_BASE_ADDR + 0x052c) // 0x052c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL (IOMUXC_BASE_ADDR + 0x0530) // 0x0530
#define IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC (IOMUXC_BASE_ADDR + 0x0534) // 0x0534
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0 (IOMUXC_BASE_ADDR + 0x0538) // 0x0538
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1 (IOMUXC_BASE_ADDR + 0x053c) // 0x053c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2 (IOMUXC_BASE_ADDR + 0x0540) // 0x0540
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3 (IOMUXC_BASE_ADDR + 0x0544) // 0x0544
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL (IOMUXC_BASE_ADDR + 0x0548) // 0x0548
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC (IOMUXC_BASE_ADDR + 0x054c) // 0x054c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0 (IOMUXC_BASE_ADDR + 0x0550) // 0x0550
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1 (IOMUXC_BASE_ADDR + 0x0554) // 0x0554
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2 (IOMUXC_BASE_ADDR + 0x0558) // 0x0558
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3 (IOMUXC_BASE_ADDR + 0x055c) // 0x055c
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL (IOMUXC_BASE_ADDR + 0x0560) // 0x0560
#define IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC (IOMUXC_BASE_ADDR + 0x0564) // 0x0564
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CLK (IOMUXC_BASE_ADDR + 0x0568) // 0x0568
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD (IOMUXC_BASE_ADDR + 0x056c) // 0x056c
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0 (IOMUXC_BASE_ADDR + 0x0570) // 0x0570
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1 (IOMUXC_BASE_ADDR + 0x0574) // 0x0574
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2 (IOMUXC_BASE_ADDR + 0x0578) // 0x0578
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3 (IOMUXC_BASE_ADDR + 0x057c) // 0x057c
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK (IOMUXC_BASE_ADDR + 0x0580) // 0x0580
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD (IOMUXC_BASE_ADDR + 0x0584) // 0x0584
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0 (IOMUXC_BASE_ADDR + 0x0588) // 0x0588
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1 (IOMUXC_BASE_ADDR + 0x058c) // 0x058c
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2 (IOMUXC_BASE_ADDR + 0x0590) // 0x0590
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3 (IOMUXC_BASE_ADDR + 0x0594) // 0x0594
#define IOMUXC_SW_PAD_CTL_PAD_SD3_CLK (IOMUXC_BASE_ADDR + 0x0598) // 0x0598
#define IOMUXC_SW_PAD_CTL_PAD_SD3_CMD (IOMUXC_BASE_ADDR + 0x059c) // 0x059c
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0 (IOMUXC_BASE_ADDR + 0x05a0) // 0x05a0
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1 (IOMUXC_BASE_ADDR + 0x05a4) // 0x05a4
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2 (IOMUXC_BASE_ADDR + 0x05a8) // 0x05a8
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3 (IOMUXC_BASE_ADDR + 0x05ac) // 0x05ac
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4 (IOMUXC_BASE_ADDR + 0x05b0) // 0x05b0
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5 (IOMUXC_BASE_ADDR + 0x05b4) // 0x05b4
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6 (IOMUXC_BASE_ADDR + 0x05b8) // 0x05b8
#define IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7 (IOMUXC_BASE_ADDR + 0x05bc) // 0x05bc
#define IOMUXC_SW_PAD_CTL_PAD_SD4_CLK (IOMUXC_BASE_ADDR + 0x05c0) // 0x05c0
#define IOMUXC_SW_PAD_CTL_PAD_SD4_CMD (IOMUXC_BASE_ADDR + 0x05c4) // 0x05c4
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0 (IOMUXC_BASE_ADDR + 0x05c8) // 0x05c8
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1 (IOMUXC_BASE_ADDR + 0x05cc) // 0x05cc
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2 (IOMUXC_BASE_ADDR + 0x05d0) // 0x05d0
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3 (IOMUXC_BASE_ADDR + 0x05d4) // 0x05d4
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4 (IOMUXC_BASE_ADDR + 0x05d8) // 0x05d8
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5 (IOMUXC_BASE_ADDR + 0x05dc) // 0x05dc
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6 (IOMUXC_BASE_ADDR + 0x05e0) // 0x05e0
#define IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7 (IOMUXC_BASE_ADDR + 0x05e4) // 0x05e4
#define IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B (IOMUXC_BASE_ADDR + 0x05e8) // 0x05e8
#define IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA (IOMUXC_BASE_ADDR + 0x05ec) // 0x05ec
#define IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE (IOMUXC_BASE_ADDR + 0x05f0) // 0x05f0
#define IOMUXC_SW_PAD_CTL_GRP_ADDDS (IOMUXC_BASE_ADDR + 0x05f4) // 0x05f4
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL (IOMUXC_BASE_ADDR + 0x05f8) // 0x05f8
#define IOMUXC_SW_PAD_CTL_GRP_DDRPKE (IOMUXC_BASE_ADDR + 0x05fc) // 0x05fc
#define IOMUXC_SW_PAD_CTL_GRP_DDRPK (IOMUXC_BASE_ADDR + 0x0600) // 0x0600
#define IOMUXC_SW_PAD_CTL_GRP_DDRHYS (IOMUXC_BASE_ADDR + 0x0604) // 0x0604
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE (IOMUXC_BASE_ADDR + 0x0608) // 0x0608
#define IOMUXC_SW_PAD_CTL_GRP_B0DS (IOMUXC_BASE_ADDR + 0x060c) // 0x060c
#define IOMUXC_SW_PAD_CTL_GRP_B1DS (IOMUXC_BASE_ADDR + 0x0610) // 0x0610
#define IOMUXC_SW_PAD_CTL_GRP_CTLDS (IOMUXC_BASE_ADDR + 0x0614) // 0x0614
#define IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE (IOMUXC_BASE_ADDR + 0x0618) // 0x0618
#define IOMUXC_SW_PAD_CTL_GRP_B2DS (IOMUXC_BASE_ADDR + 0x061c) // 0x061c
#define IOMUXC_SW_PAD_CTL_GRP_B3DS (IOMUXC_BASE_ADDR + 0x0620) // 0x0620
#define IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0624) // 0x0624
#define IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0628) // 0x0628
#define IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x062c) // 0x062c
#define IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0630) // 0x0630
#define IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0634) // 0x0634
#define IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0638) // 0x0638
#define IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x063c) // 0x063c
#define IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0640) // 0x0640
#define IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0644) // 0x0644
#define IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0648) // 0x0648
#define IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x064c) // 0x064c
#define IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0650) // 0x0650
#define IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0654) // 0x0654
#define IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0658) // 0x0658
#define IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x065c) // 0x065c
#define IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0660) // 0x0660
#define IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0664) // 0x0664
#define IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0668) // 0x0668
#define IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x066c) // 0x066c
#define IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0670) // 0x0670
#define IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0674) // 0x0674
#define IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0678) // 0x0678
#define IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x067c) // 0x067c
#define IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0680) // 0x0680
#define IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0684) // 0x0684
#define IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0688) // 0x0688
#define IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x068c) // 0x068c
#define IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0690) // 0x0690
#define IOMUXC_CANFD_IPD_M_CAN_0_RX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0694) // 0x0694
#define IOMUXC_CANFD_IPD_M_CAN_1_RX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0698) // 0x0698
#define IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x069c) // 0x069c
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x06a0) // 0x06a0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1 (IOMUXC_BASE_ADDR + 0x06a4) // 0x06a4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2 (IOMUXC_BASE_ADDR + 0x06a8) // 0x06a8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3 (IOMUXC_BASE_ADDR + 0x06ac) // 0x06ac
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4 (IOMUXC_BASE_ADDR + 0x06b0) // 0x06b0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5 (IOMUXC_BASE_ADDR + 0x06b4) // 0x06b4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6 (IOMUXC_BASE_ADDR + 0x06b8) // 0x06b8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7 (IOMUXC_BASE_ADDR + 0x06bc) // 0x06bc
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8 (IOMUXC_BASE_ADDR + 0x06c0) // 0x06c0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9 (IOMUXC_BASE_ADDR + 0x06c4) // 0x06c4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11 (IOMUXC_BASE_ADDR + 0x06c8) // 0x06c8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12 (IOMUXC_BASE_ADDR + 0x06cc) // 0x06cc
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13 (IOMUXC_BASE_ADDR + 0x06d0) // 0x06d0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14 (IOMUXC_BASE_ADDR + 0x06d4) // 0x06d4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15 (IOMUXC_BASE_ADDR + 0x06d8) // 0x06d8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16 (IOMUXC_BASE_ADDR + 0x06dc) // 0x06dc
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17 (IOMUXC_BASE_ADDR + 0x06e0) // 0x06e0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18 (IOMUXC_BASE_ADDR + 0x06e4) // 0x06e4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19 (IOMUXC_BASE_ADDR + 0x06e8) // 0x06e8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20 (IOMUXC_BASE_ADDR + 0x06ec) // 0x06ec
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21 (IOMUXC_BASE_ADDR + 0x06f0) // 0x06f0
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22 (IOMUXC_BASE_ADDR + 0x06f4) // 0x06f4
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23 (IOMUXC_BASE_ADDR + 0x06f8) // 0x06f8
#define IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10 (IOMUXC_BASE_ADDR + 0x06fc) // 0x06fc
#define IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0700) // 0x0700
#define IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0704) // 0x0704
#define IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0708) // 0x0708
#define IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x070c) // 0x070c
#define IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0710) // 0x0710
#define IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0714) // 0x0714
#define IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0718) // 0x0718
#define IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x071c) // 0x071c
#define IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0720) // 0x0720
#define IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0724) // 0x0724
#define IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0728) // 0x0728
#define IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x072c) // 0x072c
#define IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0730) // 0x0730
#define IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0734) // 0x0734
#define IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0738) // 0x0738
#define IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x073c) // 0x073c
#define IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0740) // 0x0740
#define IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0744) // 0x0744
#define IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0748) // 0x0748
#define IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x074c) // 0x074c
#define IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0750) // 0x0750
#define IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0754) // 0x0754
#define IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0758) // 0x0758
#define IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x075c) // 0x075c
#define IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0760) // 0x0760
#define IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0764) // 0x0764
#define IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0768) // 0x0768
#define IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x076c) // 0x076c
#define IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0770) // 0x0770
#define IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0774) // 0x0774
#define IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0778) // 0x0778
#define IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x077c) // 0x077c
#define IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0780) // 0x0780
#define IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0784) // 0x0784
#define IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0788) // 0x0788
#define IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x078c) // 0x078c
#define IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0790) // 0x0790
#define IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0794) // 0x0794
#define IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0798) // 0x0798
#define IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x079c) // 0x079c
#define IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07a0) // 0x07a0
#define IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07a4) // 0x07a4
#define IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07a8) // 0x07a8
#define IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07ac) // 0x07ac
#define IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07b0) // 0x07b0
#define IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07b4) // 0x07b4
#define IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07b8) // 0x07b8
#define IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07bc) // 0x07bc
#define IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07c0) // 0x07c0
#define IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07c4) // 0x07c4
#define IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5 (IOMUXC_BASE_ADDR + 0x07c8) // 0x07c8
#define IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6 (IOMUXC_BASE_ADDR + 0x07cc) // 0x07cc
#define IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7 (IOMUXC_BASE_ADDR + 0x07d0) // 0x07d0
#define IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5 (IOMUXC_BASE_ADDR + 0x07d4) // 0x07d4
#define IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6 (IOMUXC_BASE_ADDR + 0x07d8) // 0x07d8
#define IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7 (IOMUXC_BASE_ADDR + 0x07dc) // 0x07dc
#define IOMUXC_LCDIF1_LCDIF_BUSY_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07e0) // 0x07e0
#define IOMUXC_LCDIF2_LCDIF_BUSY_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07e4) // 0x07e4
#define IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07e8) // 0x07e8
#define IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07ec) // 0x07ec
#define IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07f0) // 0x07f0
#define IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07f4) // 0x07f4
#define IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x07f8) // 0x07f8
#define IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x07fc) // 0x07fc
#define IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0800) // 0x0800
#define IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0804) // 0x0804
#define IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0808) // 0x0808
#define IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 (IOMUXC_BASE_ADDR + 0x080c) // 0x080c
#define IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0810) // 0x0810
#define IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0814) // 0x0814
#define IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0818) // 0x0818
#define IOMUXC_SDMA_EVENTS_SELECT_INPUT_14 (IOMUXC_BASE_ADDR + 0x081c) // 0x081c
#define IOMUXC_SDMA_EVENTS_SELECT_INPUT_15 (IOMUXC_BASE_ADDR + 0x0820) // 0x0820
#define IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0824) // 0x0824
#define IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0828) // 0x0828
#define IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x082c) // 0x082c
#define IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0830) // 0x0830
#define IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0834) // 0x0834
#define IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0838) // 0x0838
#define IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x083c) // 0x083c
#define IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0840) // 0x0840
#define IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0844) // 0x0844
#define IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0848) // 0x0848
#define IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x084c) // 0x084c
#define IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0850) // 0x0850
#define IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0854) // 0x0854
#define IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0858) // 0x0858
#define IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x085c) // 0x085c
#define IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0860) // 0x0860
#define IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0864) // 0x0864
#define IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0868) // 0x0868
#define IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x086c) // 0x086c
#define IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0870) // 0x0870
#define IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0874) // 0x0874
#define IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT (IOMUXC_BASE_ADDR + 0x0878) // 0x0878

// ----------------------------
// IOMUXC: iomuxc_gpr
//
#define IOMUXC_GPR0 (IOMUXC_GPR_BASE_ADDR + 0x0000) // 0x0000
#define IOMUXC_GPR1 (IOMUXC_GPR_BASE_ADDR + 0x0004) // 0x0004
#define IOMUXC_GPR2 (IOMUXC_GPR_BASE_ADDR + 0x0008) // 0x0008
#define IOMUXC_GPR3 (IOMUXC_GPR_BASE_ADDR + 0x000c) // 0x000c
#define IOMUXC_GPR4 (IOMUXC_GPR_BASE_ADDR + 0x0010) // 0x0010
#define IOMUXC_GPR5 (IOMUXC_GPR_BASE_ADDR + 0x0014) // 0x0014
#define IOMUXC_GPR6 (IOMUXC_GPR_BASE_ADDR + 0x0018) // 0x0018
#define IOMUXC_GPR7 (IOMUXC_GPR_BASE_ADDR + 0x001c) // 0x001c
#define IOMUXC_GPR8 (IOMUXC_GPR_BASE_ADDR + 0x0020) // 0x0020
#define IOMUXC_GPR9 (IOMUXC_GPR_BASE_ADDR + 0x0024) // 0x0024
#define IOMUXC_GPR10 (IOMUXC_GPR_BASE_ADDR + 0x0028) // 0x0028
#define IOMUXC_GPR11 (IOMUXC_GPR_BASE_ADDR + 0x002c) // 0x002c
#define IOMUXC_GPR12 (IOMUXC_GPR_BASE_ADDR + 0x0030) // 0x0030
#define IOMUXC_GPR13 (IOMUXC_GPR_BASE_ADDR + 0x0034) // 0x0034
#define IOMUXC_GPR14 (IOMUXC_GPR_BASE_ADDR + 0x0038) // 0x0038
#define IOMUXC_GPR15 (IOMUXC_GPR_BASE_ADDR + 0x003c) // 0x003c

#endif // _IOMUX_REGISTER_H_
