$date
	Sat Jun 11 13:35:12 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 64 ! q [63:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$var reg 1 % upcount $end
$scope module _ctr $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ reset $end
$var wire 1 % upcount $end
$var reg 64 & q [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
1$
0#
0"
b0 !
$end
#1000
1"
0$
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
1#
#7000
b1 !
b1 &
1"
#8000
0"
#9000
b10 !
b10 &
1"
#10000
0"
#11000
b11 !
b11 &
1"
#12000
0"
#13000
b100 !
b100 &
1"
#14000
0"
#15000
b101 !
b101 &
1"
#16000
0"
0%
#17000
b100 !
b100 &
1"
#18000
0"
#19000
b11 !
b11 &
1"
#20000
0"
#21000
b10 !
b10 &
1"
#22000
0"
#23000
b1 !
b1 &
1"
#24000
0"
#25000
b0 !
b0 &
1"
#26000
0"
