.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000110100000001000111100001000000000
000000000000000000000100000000001111111100000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000001000001100110000000011
000000000000000000000000000101000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
100000000000000111000000000101000000000000001000000000
000010000000001111000010110000100000000000000000001000
001000000000000001000000000000000000000000001000000000
100000000000000000100000000000001000000000000000000000
110000000000000000000000000001101000111100001000000000
010000000000000000000011100000000000111100000000000001
000000000000000000000110000000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000001001000001100110000000001
000000000000000000000010010000000000110011000000000001
000000000000000000000000001000011010110110000000000010
000000000000001101000000001101011000111001000000000000
000000000000000000000000000000000000000000000101000000
000010000000000000000000000001000000000010000010000010
000000000000010000000000000001011100000010100000000000
000000000000100000000000001101100000010111110000000000

.logic_tile 5 1
100000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000001000000110100011100001000000001000000000
100000000000001111000000000000101100000000000000000000
110000000000000000000011100011101000111100001000000000
010010000000000000000100000000000000111100000000000100
000000000000000001100000000101101000000010100000000000
000000000000000000000000000000000000000010100000000001
000000000000000000000000011111000001010110100000000000
000000000000000000000011010001001101011001100000000000
000010000000000011100000001011111110001100110000000000
000001000000000000000010100011110000110011000000000101
000000000000000000000000000000000000000000000100000000
000000000000000001000000001101000000000010000010000000
000000000000000000000010001011100001001001000000000000
000000000000000000000010111001101111011111100000000000

.logic_tile 6 1
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000010000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000001000001110111110100000000000
010000000000000000000000001111000000111101010000000000
000010000001011001100110100000000000000000000000000000
000001000000100001000010110000000000000000000000000000
000000000000000000000000010011111010001100110000000001
000000000000000000000010000000010000110011000000000000
000000000000000001000010001000000001100000010000000000
000000000000000000000000001011001011010000100000000000
000000000000001000000110101011111011000100000000000010
000000000000000011000000001101011000101100000000000000
000000000000010000000110101101111011100000110000000000
000000000000100000000000000011011010000000010000000000

.logic_tile 7 1
000000000000000000000000010000000000001111000000000000
000000000000000000000011100000001011001111000001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110000101000000001001000000100001
010000000000000001000000000000001011001001000000100000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000111000000000010000010100100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000011001110111101010000000000
000001001010000000000000000000100000111101010010000000
000000000000001001000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000001010111100110010000000
000000000000000000000000000000011010111100110011100001

.ramb_tile 8 1
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000001111011111001100110100000000
000000000000000000000000000111101101100110010000000100
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000001111100110000111111000010110100000000000
010000000000000001100000001101100000111100000000000000
000000000000000000000000001000001011011010010100000000
000000000000000000000000001111011000100101100000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010111100001001111000100000000
000000000000000000000010001111001110110000110000000001
000000000000100000000000010000001010010101010000000000
000000000000010000000010000101000000101010100000000000
010000000000000001100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 10 1
000000000000100001100110000000000000000000000000000000
000000100001011101000011110000000000000000000000000000
001000000000000001100000000001000000010110100100000000
100000000000000000000000000000000000010110100000000000
010001000000000000000000000000000000000000000000000000
010010000000001111000000000000000000000000000000000000
000000000000000000000000000000000001000110000000000000
000000000000000000000000000001001000001001000000000010
000000000000000000000000000001001011110100010000000000
000000000000000000000000000000101111110100010000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100010010000000000000000000000000000
110000000000000000000010100000000000000000000000000000

.logic_tile 11 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000010101101101011010000010100000000
000000000000000000000100000001001011010010110001000000
000000000000000000000000001000000000010000100000000000
000000000000000000000000000101001010100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000011100011101001111111110000000000
000000000000000000000000001101111010000111010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000101100001100000010010000001
000000000000000000000000000000001101100000010000000000
000000000000001000000000001011111000110000110000000000
000000000000000001000000000111111100110000010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000101000011100000001010000000000000000000
000000000000001000000000000011101000111100001000000000
000000000000001111000000000000000000111100000000000001
000000000000000000000000001111001000101001110000000000
000100000000000000000000001011001001111110110000000000
000000000000000000000011101000011111111000100000000000
000000000000000000000000000111011000110100010000000000
000000000000000011100110001001100000101001010000000000
000000000000000000100000001111001111011001100000000000
000000000000000111000111010000001100001011100000000000
000000000000000000000011101111011110000111010000000000
000000000000000111000000010111011000001100110000000000
000000000000000000000010000000110000110011000000000101

.logic_tile 15 1
000000000000000001000000000001000000000000001000000000
000000000000000000100010000000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000000000100
000000000000000000010000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001001100000001000011011111000100000000000
100000000000000111000000001101001101110100010010000000
010000000000000000000010100000000000000000000100000100
010000000000000000000110111101000000000010001000000001
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000001111000100000100
000000000000000000000000000000001011001111000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000001011000000000000000010000000
010000001100000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000

.logic_tile 18 1
000000000000000000000110000000000001000000001000000000
000000000000010000000011110000001110000000000000001000
001000000000001000000000010111100000000000001000000000
100000000000001011000010000000101100000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000101110110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000111000000000011001001001100110100000000
000000000000000000000000000000001100110011001000000000
000000000000001000000000000001100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000011000000011000000000010110100000000000
000000000000000000100010000111000000101001010000000000
010000000000000001100110000111111110001100110100000000
010000000000000000000000000011100000110011000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110000000000001000000001000000000
000000000000001101000000000000001111000000000000001000
000000000000000001100110000101100000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000000000000001001111100001000000001
000000000000001001000000000000001010111100000000000001
000000000000000111000000000011001001011100010000000000
000000000000000000000000000111001001011100100000000000
000000000000000001000000001001011000101010000000000000
000000000000001001000000001001111000101011010000000000
000000000000001000000000000111011111010100000000000000
000000000000000001000000000101011001100100000000000000
000000000000000101000000001001101101000111110000000010
000000000000000101000000001111001100010111110000000000
000000000000000000000011000111111010001100110000000001
000000000000000000000100000000101100110011000000000011

.logic_tile 2 2
000000000000000001000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000000000001001110000001000000000000
000000001010000000100010100011011010010110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000111011101100110110000000000
000010000000000111000010101011011001010000110000000000
000000000000001000000010100000001100001100110000000000
000000000000000001000000001101000000110011000000000000
000000100000000000000000001111111010001101010000000000
000001000000001101000010100011011001001001010000000010
000000000000000000000000000001000000001100110000000000
000000000000000111000000000000001011110011000000100011

.logic_tile 3 2
100000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000100001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100110000101111010101000000000000001
000000000000000000100000000000010000101000000010000000
000000000000000000000011000000000000000000000110000000
000000000000000000000100000101000000000010000010000001
000000000000000000000110100000000000000000000110000000
000000000000000000000100001111000000000010000010000100
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 4 2
100000000000000000000110110101100001100000010000000000
000000000110000000000010011011101000110110110000000000
001000000000001001100000011001101000101001110000000000
100000000000000101100010110001011001111110110000000000
010000000000001000000011100000000000000000100100000000
110000001000000101000000000000001100000000000000000000
000000000000000001100000010011111001010100000000000000
000000001100000000100011100111111100011000000000000000
000000000000000001100000011011101101010100100010000000
000000000010001001000010000111101001100000010000000000
000000000001010101000110010001111101000000010000000000
000000000000100011000010000111111000001001010000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000010
000000000000000001100000011001011010001000000000000000
000000001110000000000010101111101010011100000000000000

.logic_tile 5 2
100001000100001111000000001111111110001001000000000000
000000100000000001000011100001011100101000000000000000
001000000000000000000000010011100000010110100000000000
100001000000100111000011110111101000100110010000000000
010001000000101001100000000000001100000100000100000000
010000000000000101000000000000010000000000000010000000
000000000000001011100111111001001011100110110000000000
000000000000000001100011111101001010010000100000000000
000000000100001000000011011111101011110110010000000000
000000000000001111000111100101001001010110000000000000
000000000000000000010000000000011010111001000000000000
000000000000000000000011110101001111110110000000000000
000000000000001001000000010111000001010110100000000000
000000000000000111100011011011001011100110010000000000
000000000000000000000000010000001110000100000100000000
000000000000000001000010000000000000000000000010000010

.logic_tile 6 2
000000000000001000000000010000000000000000001000000000
000000000000001111000011100000001001000000000000001000
001000000000000000000000010001100001000000001000000000
100000000000000000000010000000101111000000000000000000
110000000000010000000110010111101000111100001000000000
010000000000100001000111110000100000111100000000000000
000000000001000111100000000000000000000000001000000000
000000001110000000100011100000001010000000000000000000
000000000000000000000000010101101001101101110000000000
000000000000000000000011101101101001001000010000000000
000000000000000000000110000001011111101100000000000000
000000000000000000000010101111011101001000000000000000
000000000000000000000000000000001011001100110110000001
000000001000000000000010100000001001001100110000100111
010000000000000000000110100011100000000000000000000000
110000001100000000000011001101100000101001010000000000

.logic_tile 7 2
000000100001011000000000011111111100101101010110000000
000000000000100001000010001001111011011101100000000000
001000000001000000000011111101011111111000100100000000
100000000000100000000110001111101101111110100010000000
110000000000000001100010110011111110101101010110000000
010000000000000000000010100001111011011101100000000000
000000000001010000000000001111001011101001110100000000
000010100000000000000000001111011101101010110010000000
000000000000000000000000000011111110110100010100000000
000000000000000000000010011101111001111001110000000001
000000100000000000000110001111001011101001110110000000
000001001100100000000100001111111101101010110000000000
000000001110000101000110000111111100110100010100000000
000000000000000000100000001101111010111001110010000000
000010000000000001100000000000000001001100110000000000
000000000000000000000010111101001001110011000001000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000001110100000000000000000000000000000

.logic_tile 9 2
000000000000000000000110000000011011011110000000000000
000000000000000000000011101011001001101101000000000000
001000000000000011100000010011101011011010010100000000
100000000000000000100010000000101000011010010000000001
010000000000000001100000010111000001001111000100000000
010000000000000000000011100011101100110000110000000001
000000000000001000000000000000011110011010010100000000
000000000000000001000000001101011001100101100000000001
000001000110001000000000000101001001010010110000000000
000010000001010001000011110000111111010010110000000000
000000000000101000000000000011101100011110000000000000
000000000000010111000011110000001111011110000000000000
000000001010000000000000010000011011011010010100000000
000010100000000000000010001011001001100101100000000100
010000000000010000000110000011101011010010110000000000
000000000000100000000000000000101000010010110000000000

.logic_tile 10 2
000000000000000101000000000001011000101010100010000000
000000000000000000000000000000000000101010100010000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000011111010000000010000000
000000000000000000000000000001011000100000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001000000000010110100110100111
000000000000000000000000000011000000101001010011000100
000010000001010000000000001001011000000011010010000000
000001000000100000000000001111001100010110000001000000
010000001000000000000111100111100001100000010010000001
110000000000000000000100000001101000000000000000100000

.logic_tile 11 2
000000000110000111000010100001101101011010010010000001
000000000000000000100100000000011101011010010000000000
000000000000000101000000010001101111011010010010000001
000000000000000000100011010000111010011010010000000000
000010100000000101000000001111001000000011110000000001
000001000000000000100010111111110000111100000000000100
000000000000000000000010000000011110111000010000000000
000000000000001101000110101001011111110100100000000000
000000000001000111000011101111101100101000010000000000
000000000000000000000100000111101010110000010000000000
000000000000001000000000011000000000100000010010000001
000000000000000001000010001101001000010000100000000000
000000000000000000000110000000011011111000010000000010
000000001000000000000010001111001001110100100000000000
000000000000000011100110010101111100111000010000000000
000000000000000000100011000000101011111000010000000000

.logic_tile 12 2
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000100000000000000000000000100000010110100000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100001001111000000000001
000010000000000000000000001011101000110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000001000000000001100110001011101101001001010000000000
000010000000001111000011100011111001001000000000000000
000000000000000111100010111000001011001011100010000000
000000000000100000000111101011001010000111010000000000
000000001010001111100010100101011000101110010000000000
000010100000000001000010110011101111011110100000000000
000001000000000101000000000101011110111010100000000000
000010100000001111100000001101111000110100000000000000
000010000000000000000110100001100001000110000000000000
000001000000000111000000000000101010000110000000000001
000000000000001000000010000111000000100000010000000001
000000000000000101000010000000101011100000010000000000
000001000000000000000110100101001001111111010000000000
000010000000000000000000001001011101101111010000000001
000000000000000000000110000001001010010001100000000000
000000000000000000000000001101001101110010110000000000

.logic_tile 14 2
000000000000000101100000001111100000010000100000000000
000000000000000000000010101001101001110110110000000000
000000100000000101000010110001101011101001010000000000
000000000000000000000011011101111101011110100000000000
000000000000000000000010100101011001000000100000000000
000000000000000000000011100011101001100000110010000000
000000000000001111100111010001111010001100110000000000
000000001100001111000111100011110000110011000000000000
000000000000001011100011101101111010000010100000000000
000000000000000101000100001101010000010111110000000000
000000000000001000000110001101100001000110000000000000
000000000000000001000000001101101010101111010000000000
000000001100000000000000001011011001010000010000000000
000000000000000000000000000011111011010000100000000000
000000000000000000000000010001011011000000010000000000
000000000010000000000010000001101001010000110000000000

.logic_tile 15 2
000000000000000000000000001011000000101111010000000000
000000000000000000000000000101001111000110000000000000
000000000000000000000000010011111001000100000000000000
000000000000001001000010000101101110101100000010000000
000000000000001000000000001101111111110101010000000000
000000000000000001000010101001011110110100010000000000
000000000000000101100111100111011010010100000000000100
000010000000000101000100000011100000111110100000000100
000000000000000101000000010101011100001100110000000000
000000000000001111000011110000100000110011000000000000
000000000001011101000110011011001101010000000000000000
000000000000100011000011001011011111110000100000000000
000000001100000111100111100011100001000110000000000000
000000000000000000000100000111101011101111010000000000
000000000100001001100000010000011100001100110000000000
000000000000001001000010100000001011110011000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001001100000000101000111101101101000010000010100000000
100010100000000000100100001001011101010010110010100000
110000000000000101000110000000000001100110010000000001
110000000000000000100000001001001010011001100000000000
000000000000000101000000000101101000000001010000000000
000000000000000000000000000000010000000001010000000000
000000000000000000000010100000001100110000000000000011
000000000000000000000100000000011011110000000000000100
000000000001010001100000000101101000101000000000000100
000000000000100000000000001011010000000000000000000101
000000000000000000000010100000011000001100110000000000
000000000000000000000000000101000000110011000000100000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 17 2
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000010110001100000000000001000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000011110000001000000000000000000000
000001000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001001111100001000000001
000000000000000000000000000000001010111100000000000000
000000000000000000000000000101101000000010100010000000
000000000000000000000000000000100000000010100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000010101100000000000001000000000
000000001010000000000010000000000000000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000101000000000000001001000000000000000000
110000000000000000000111100000001000001100110100000000
010000000000000000000100001001000000110011000000000000
000000000000001101100000001000001001100000000000000000
000000000000000001000000000101011001010000000000000010
000000000000000000000000000101100000010110100100000000
000000000000000000000010000000000000010110100000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001001111010110000110000000100
000000000000000000000000000101101011111000110000000000
110000000000000111100000001000000001001100110100000000
110000000000000000000000001001001010110011000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000011101100000000000000000
000000000000000101000000001001001010010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000110001000000000100000010000000000
000000000000000001000000000011001101010000100000000000
000000000000001000000000000101111110001100000000000000
000000000000000001000000001001101111001110000000000000
000000000000000000000000001111011100000001000000000000
000000000000000000000000000111011110010110000000000000
000000000000000000000110001001011111111001010000000000
000000000000000000000011111011011011110111110000000000
000000000000001000000010110011011011101111110000000000
000000000000100101000010101111111100010110110000000000
000000000000000000000011100011011001011100000000000100
000000000000001011000000000000101111011100000000000000
000000000001000101100010010000000001001001000000000010
000000000000000101000110001111001100000110000000000000
000000000000000101000010111111101101001001000000000000
000000000000000101000010001011101110010100000000000000

.logic_tile 2 3
100000000000100101000010101011101000010111110000000000
000000000000001101100111110111110000000010100000000000
001000000000000101000010101111100001111001110000000000
100000000000001101000000001011001011010000100000000000
010000000000001101000111100000000000000000000100000000
110000000000000101100000001001000000000010000000000000
000010000001000001100110000001001011010000100000000000
000000000110101101000010110011001000010000010000000000
000000000000001001100000010001111111010001010000000100
000000000000000001000010101111001010101001010000000001
000000000000010000000110100101011011111000000000000000
000000000000000000000000000101011101111010100000000000
000000000000100000000110000111011010000001010000000000
000000000000000000000010101011101100111001110000000000
000000000000001011100000001011011000111001100000000000
000000000000001101000000001001001000010110000000000000

.logic_tile 3 3
100000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010000000000000000000000000001010000010100010000000
100000000000000000000000001001000000000001010011000000
110000000000000111000000000000011100001100110000000000
110000000000000000000000000000001100110011000000000101
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000001101101000110111100000000000
000000000000000011000000001101011010111011100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000010100000000000000000000000000000000000000110000000
000000000110000000000000000111000000000010000000100100

.logic_tile 4 3
000000000000000000000010100000000001000000001000000000
000010000000000000000010110000001010000000000000001000
000000000000000001100000010111100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000001001001100110000000000
000000000000001111000000000000001010110011000000000100
000000000000000111100010100001011001010000000000000000
000000000000000000000110110111111100110000010000000000
000010100000000000000110000111111100111101110000000000
000000000000000000000000001001001111111100010000000000
000000000000001101100000011101101001100010110000000000
000000000000000001000010000011111011111001110000000000
000000001100001000000110001011011001111101010000000000
000000000000001001000100000101101100101110000000000000
000000000000001111000000000111111100001000100000000000
000000000000001001000000001001011010101000010000000000

.logic_tile 5 3
000000000000100000000000010000000001001100110000000000
000000000000000000000011001101001010110011000000000101
000000000000001101000011110111111000010100000000000000
000000000000001011000010010000100000010100000000000000
000000000000000011100111111001101101111000000000000000
000000001000100000000010001101111110111010100000000000
000000000000000011100111101011001111111001100000000000
000000000000000000100110101101011001101001000000000000
000000000010001000000110000101011001111111100000000001
000010000100000001000000000101101101111001010000000000
000000000000100000000000010000011000001100110000000000
000000000000010000000010001111010000110011000000000000
000000100000000001100111101000001110001100110000000000
000000000000000000000010000101010000110011000000000100
000000000000000011100010100111001001100000000000000000
000000001000000000100110111111011111010010100000000000

.logic_tile 6 3
000010000000100000000010100111011111101101010100000000
000000000001001001000111100001001101011000100000000100
001000000000000101000111000001111100101000010100000000
100000000100000101000100001101011101101010110000000000
110000000000000001000110010001101001000010100000000000
110000000000001101000010001101011110000010110000000000
000000000000000001100110100011101100010011100000000000
000000001010001101000010000000001111010011100000000000
000000000000000000000110001101011011010110110000000000
000000000000001111000100001101001010010001110000000000
000000000000000011100111101011011100101001000000000000
000010001000000111100010001001001111010000000000000000
000000000000110000000111000011111101000010100000000000
000001000000000111000010010101101100100001010000000000
000000000000001101100000001000001001000010110000000000
000000000000000001000000001001011011000001110000000000

.logic_tile 7 3
000000000000001101100010110011111000000010110000000000
000000000000000111000110000000011000000010110000000000
001001000000000000000010101000001010011010010100000000
100000000000000000000000001101001001100101100010000000
110000000000000001100000000111100001001100110010000000
010000000000000000000000001111101010110011000000000000
000000000000000011100000010000001011001011010000000000
000000000000010000100011111001001011000111100000000000
000000100000000000000110000001001101011110000010000000
000001000000010000000011110000011111011110000000000000
000000000001010001100000010001011100000010100000000000
000000000000000000000010000000110000000010100000000000
000000000000000000000111110111000001001100110010000000
000000000000000000000010010000101110110011000000000000
010000000000000111000110010000011110011010010100000000
000000000000000000100010010001011101100101100000000010

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000010000000011000000000000001100000000000000100000000
000001000001011011000011110000100000000001000000000000
001000000000000000000011110001100000000000000110000000
100000000000000000000011010000100000000001000000000000
010000000000000000000000000000001110000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001100000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000011110000001000000000000010000011
000000000000100000000000000000001110000100000100000000
000000000001000001000000000000010000000000000010000001

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000010110000000000000000000000000000
110000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000100100000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000000000000000000011011110001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000001101000000000000001000001100111000000000
000001000000001001100000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000010010000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000100000000000001010110011000000000001
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000101000000001000001000101010100000000001
000000000000000000100000001101000000010101010000000000

.logic_tile 12 3
000000000001010000000010100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000100001010000000000000000011101001100111000000000
000000001000000000000000000000001100110011000000000000
000000000000000000000011100011101000001100111000000000
000010000000001101000110100000100000110011000010000000
000000000000000000000000000000001000001100111000000001
000001000100000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000101
000000000110000000000000000000100000110011000000000000
000000000000010101000010100000001000001100111010000100
000000001000000001100100000000001011110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000100000110011000000000001
000000000000000000000000000101001000101010100000000000
000000000000000000000010010000100000101010100001000000

.logic_tile 13 3
000000000000000000000110000001100000000000001000000000
000000000000000000000110100000100000000000000000001000
000000000000000101000011100101000001000000001000000000
000000000000001111100100000000101100000000000000000000
000000000100000111100010010000001001111100001000000000
000000000000000000100010100000001100111100000000000000
000000000000000000000011100111001000110110100000000000
000000000000001111000100000111101001111010100000000000
000000000000000000000000010000001000000010000000000000
000000001000000000000010000111011101000001000000000000
000000000000000001000000001111101010101000010000000000
000000000000000001000000000101001111010000000000000000
000000000000000101000110101001111110101001000000000000
000000000000000101000010111101001001101001010000000000
000000000000001101000000000111111000000010100000000000
000000000000100001100000001101001111000011000000000000

.logic_tile 14 3
000000000000000101000010111101101100010100000000000000
000000000000101101100011100101000000010110100000000000
000000000000010000000111000101011011110100010000000000
000000000000100000000000000000011111110100010000000000
000000100000000101000000000111001100100001010000000000
000000000000000101000010110111001111101000000010000000
000000000000001101000110010101100000101001010000000000
000000000000001001100011001101001001100110010000000000
000000000000100101100000000001111010010111010000000000
000000000010011001000000001111111000000011010000000000
000000000001010001000000000001001010100100100000000000
000000000010100000000000000001101010100000100000000000
000000000000001111000010101111011100100010110000000000
000000000000000001100110011111101100111001110000000000
000000000000000000000010011111111010111001110000000000
000000000000000000000010000011101011111110100000000000

.logic_tile 15 3
000000000000001000000000001101000000000000000000000000
000000000000000011000011100001000000111111110000000001
001000000000000111100010110011011001110001010000000000
100000001110000101100010010111111001110001100000000000
010000000000001111100000000101011110101101010000000000
010000000000000011100010100011101000100100010000000000
000000000000000001100000010000000000000000100100000001
000000000000000000000010010000001101000000000000000000
000000000000001000000011100001101110111000100000000000
000000000000001011000110110000111110111000100000000000
000000000000001000000010101001111101001000000000000000
000000001100001001000010100001001011101000010000000000
000000000000000101000000010101001101000011100000000000
000000000000001101100011000101011010000001000000000000
000000000000001000000000001011111101010000010000000000
000000000000000001000000000001011101100000010000000000

.logic_tile 16 3
000000000100000111000010100001001010010010110000000000
000000000000000000100110010011011011100000100000000001
001000000100000001100110101000000000011001100110100001
100000000000000000000010110001001100100110010001000101
010000000000000000000110100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010100000001111000010101111111011010100100000000000
000000000000000001000110111001111010101000000000000000
000000000000001001100110101001011010111101110000000000
000000000000001101000100000101111111111100100000000000
000000000000001001000000001000000000010110100110000111
000000000000000111000000000001000000101001010001100100
000000000000000000000111000011101010000001010000000011
000000000000000000000100001101010000000000000001100100
110000000000000011100110000001111110001000000000000000
010000000000000000100000001011101001101000010000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000100000000000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000010
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000010000000000000000000000000000
110000000000000000000010010000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000101000000010000000000000000001000000000
000000000000000000000011100000001111000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000010010000001011000000000000000000
110000000000000011000000000000001000111100001000000000
100000000000000000000010010000001010111100000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000100001000000000001011101001101101110000000000
000000000000000101000000001101101001001000010000000000
000010100000001000000111100001011100111000000100000010
000001000000000001000000000111101000111010100000000001
000000000010000000000011011000001110101110000000000100
000000000000000101000110101001011100011101000000000000
000000000000000000000000000001101100000001010000000000
000000000000000000000000001111100000010111110000100100

.logic_tile 2 4
100000000000000000000000000000000001000000100100100000
000000000000000000000011000000001000000000000000000010
001010100000101000000000001000000000001100110000000000
100001000001001011000000001111001010110011000000000101
110000000000000000000000011101000001000110000000000000
010000000000000111000010101011001011101111010000000000
000000000000000111100110000000000000000000100100000000
000000000000000000100100000000001101000000000010000000
000000000000000000000010100111000000000000000100000000
000000000000000000000011100000000000000001000000100000
000000000000000000000000010000000000001100110000000000
000000000000000000000010001101001010110011000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000010001000000001100110000000001
000000001010000000000011001101100000110011000000000000

.logic_tile 3 4
100000000000000101000000010101000000000000001000000000
000000000000000000000011000000000000000000000000001000
001000000000000011000000000101100000000000001000000000
100000000000000101000000000000000000000000000000000000
010000000000000111100010000001101000111100001000000000
110000000010000111100010100000000000111100000000000100
000000000000000011100000000000001000101000000000000000
000000001110000000100000001101000000010100000000000100
000000000000000001000000000000000000000000100110000110
000001000000000000000010100000001101000000000000000000
000000000000000000000000000001101000000001010000000000
000000000000000000000000000001010000101001010000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101001110111000100000000000
000000000000000000000000000000001100111000100000000000

.logic_tile 4 4
100000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000111100111100000000001000000001000000000
100000000000000000100111000000001001000000000000000000
110010000000000000000000000000001001111100001000000000
010000000000000000000000000000001001111100000010000000
001000000000000001100000010101101000000010100000000000
000000000000000000100011110000000000000010100000000000
000000100000000000000010010000000000000000000111000001
000001000000001101000011100011000000000010000000000000
000000000000000000000010100000000000000000000110000001
000000000000000000000100001011000000000010000010000000
000000000000000000000000001101111100000010100000000001
000000000000000000000000000111110000101011110000000010
000000000000000101000000001000011111001011100000000001
000000000000000000100000000001001101000111010000000010

.logic_tile 5 4
000000001100000000000000011011000001100000010000000000
000000000000000101000010101011101001010110100000000000
001000000000000101000110111001000000000000000000000000
100000000000001101000010101101001101001001000000000000
010000000100000111000011110001111101110100000000000000
110010000000001101000010001001001000111100000000000000
000000000000001101000010001111011101100100010100000000
000000000000000011100010110111001111101000010010000000
000000000000011000000010011101101010010100100000000000
000000000000000001000011100101001100010100000000000000
000000000000100101100000010011011010001100110000000000
000000000001000001000010000000110000110011000000100010
000000000000010101000000010001101100110000110000000000
000000000000000000000011100001111010110000010000000000
000000000000001101000110000111111110101111010000000000
000000000000000001100110001111101011001000000000000000

.logic_tile 6 4
000000000000001000000000011111111011101011110000000000
000000100000001001000010011011001001100111110000000000
000000000000001000000010110000011101001100000000000000
000000000000000111000011000000001100001100000000000000
000000000000000000000000000111111011101001010000000000
000000000000001101000000001001111101100001010000000000
000000000100001000000011111011001001100001010000000000
000000000000000111010110011101111110101001010000000000
000000000000000001100000011001101011101001010000000000
000000001000000000000010000001101001101001000000000000
000000000000000001100110000101111101010000100000000000
000000001100001111100010110011111101010000000000000000
000000001010000000000000000101101010110000110000000000
000000000000000000000000001001101000110000010000000000
000000001110000000000111011011111110111101010000000000
000000000000001101000110000011011010111001110000000000

.logic_tile 7 4
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100011010010100000000
100000000000000000000000000001011011100101100001000000
110000000000000000000000010111111110011110000000000000
110000000000000000000010000000101110011110000000000000
000000000000010000000110000011100000010110100000000000
000000000000001101000000000001101011110000110000000000
000000000000000000000000001111011010010110100000000000
000000000000000000000000001101000000111100000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000011110000000000000000000000000000
000000000000001101000011100111111110000011110100000000
000000000000001001100100000111100000111100000010000000
010000000010001000000000011000011010011010010100000000
000000000001010001000010000101011110100101100010000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000001100000000000000100000000
000000000000000101000000000000000000000001000000000000
001000000000000101000000000101100000010110100000000000
100000000000000101000000000000000000010110100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000001110000000000111000000000000000000100100000000
000000001100000000000100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000010000000001001111000000000000
000000101100000000000011110000001101001111000000000000
001010000000000101000111000000001100000100000100000001
100000000000000000000100000000000000000000000001000001
010000000000000000000111000000011000000011110000000000
010000000000000000000100000000000000000011110000000000
000000000000000011100111101000000000000000000110000001
000000000000000000100100001001000000000010000000000001
000000000000001000000000001000000000000000000110000100
000000000000000111000010101101000000000010000000000011
000000000010000000000000000011000000010110100000000000
000000000000000000000010100000100000010110100000000000
000010101000000000000000000000000000000000100100000101
000001000000000000000000000000001011000000000011000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000000

.logic_tile 11 4
100000000000001101000010100111101010001110010010000001
000000000000000111100111100101011000110001100000000000
001000100001000000000000010000000000010110100000000000
100001000000000000000011010001000000101001010000000000
010000000000000101000000000000011100000011110000000000
010000000000000000000010110000010000000011110000000000
000001000000000000000010100000000000001111000000000000
000000000000000000000100000000001001001111000000000000
000000100000000000000000001000000000010110100000000000
000011000000010101000010101101000000101001010000000000
000000000000000000000010100011000000010110100000000000
000000000100010000000000000000000000010110100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000001100000011110000000000
000000000000001001000000000000010000000011110000000000

.logic_tile 12 4
100000000000001101000000010001000000010110100000000000
000000000001010101100010000000000000010110100000000010
001000000000000101000000001000011010000111100000000000
100001000000000000100010111101001010001011010000000000
010000000000000101000111100000000000000000100100000000
110000000000001101000110110000001100000000000000000000
000000100000000101000000010001100000010110100000000000
000001000000000000100010100000100000010110100000000000
000000000000001000000000010101000000010110100000000000
000000001010000111000011001001101110110000110000000000
000000000000000000000000000101001101101000010000000000
000001000000000000000000000001011011110000010000000000
000001000000000001100000000001111010001100000000000001
000010000000000000000000000101011000000011000010000000
000000000001010000000000001001001011110011000010000001
000000001000000000000000001101001000001100110010000000

.logic_tile 13 4
000000000000000000000010110101000000001111000100000000
000000000000000000000010101011101010110000110000000001
001000000000000101000000000011101111011010010100000010
100000000000001101000011110000101010011010010001000000
110000000000000101100010010000011011100001110000000000
000000000000000000000010100111001101010010110000000000
000000000000011101100010101001111110101001010000000000
000000000010000101000000001111000000010101010000000000
000000000000000000000110000011111111101000000000000000
000000000000000000000110111101111000010000100000000000
000000100001000000000010001111111000000001110000000000
000000000000100000000110110111011001000001010000000000
000000000000000111000000010001101101010010100000000000
000000000000000000000010010000011011010010100000000000
000000000000001001000000000101101000000011110000000000
000000000100000001100010101111010000111100000000000011

.logic_tile 14 4
000000100000000101000010100111011111011100100000000000
000000001000000000000100000000011111011100100000000000
001000000000000111000011101000001110001011100000000000
100000000000000101000111111011001001000111010000000010
110000000000001111100110101011111110010010000000000000
110000001110000111000000001001101100111011010000000000
000000000000001101000000010101111001101110010000000000
000000000000001111000011110001001011101001010000000000
000010100000000011100000000001111010001100110000000000
000001100000010001000000000000110000110011000000100001
000000000000100001100111010111101010101110000000000000
000000000001000111000110010000101010101110000000000000
000000000000000001000111101011011001111011110100000000
000010000000001001000000000011001101010010100000000001
000000000000001101100111011111101011010111110000000000
000000000010000111000111010101011100000110000000000000

.logic_tile 15 4
000000000000001001100111000011011111110011110000000000
000000000000000001100010100101111000110010100000000000
001000000000000000000110101111100000111111110000000000
100000001000001101000010101011000000101001010010000000
010000000000001101000010011001000001011111100000000000
110000000010000101100110100011001011001001000000000000
000000000000000001100011010101100000001100110000100000
000001000000000000100110000000001000110011000000000000
000000000001010000000110100111101111111100100100000000
000000000010000000000000001001001001111100110000000001
000000000000001000010010110111011100101001110000000000
000000000000001111000010100101111011101000100000000000
000000000000000000000110100001011110101001010000000000
000000000000000001000000000001111111010100100000000000
000000000000000011100110111000011111110010100000000000
000000001000000001100010101001011011110001010000000000

.logic_tile 16 4
000000000000000101000000000001000000000000001000000000
000100000000000000000000000000000000000000000000001000
001000000000000000000000000101100000000000001000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000010100001001000001100110000100000
110000000000000000000010110000000000110011000000000000
000000100000000101000110100000000001001100110000000000
000001001010001101000000001101001101110011000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000011101101101011101110010100000000
000000000000000000000100000101111110010100100000000001
000000000000000000000111001001001100001100110000000000
000000000000000000000000000101000000110011000001000000
000000000000100000000000000101100000001100110000000000
000000000111001001000000000000001011110011000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000001101101100101000000000000000
000000000000000000000011100011010000111101010000000000
000000000000000101000110000001111010111101010000000000
000000000000000000100110100111110000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100110000111011010010111110000000000
000000000000001001100000000111100000000010100010000000
000000000000001000000111100001111000000010100000000000
000000000000000001000000000000100000000010100000000000
000000000001010000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000011101011011010010111110000000000
000000000000001011000000000011100000000010100000000000
000000000001010000000000000001001101001001110000000000
000000000000000000000000000000101101001001110000000000

.logic_tile 2 5
000000000000000101000110100011111010000111010000000000
000000000010010000000011110101011110101011010000000000
000000000000001101000111001111111010110100000000000000
000000000000000101000100001111001001100000000000000000
000000000001011101000110110001011001100001010000000000
000000000000000011100011011001111101010000000000000100
000000000001011101000010101000011001001011000000000000
000000000000101001000010111011001000000111000000000000
000000000000000111000000000001001001111110100000000000
000000000000000000000010001011011101111000100000000000
000000000000000001100010010001011001111000000000000000
000000000000000000000010100011101010010000000000000000
000010000000000001100000001000000001001001000000000000
000000000000000000000000001101001101000110000000000000
000000000000000101000000010011101010101110000000000000
000000000000000000100010001101111010111101010000000000

.logic_tile 3 5
100000100000000000000010000101011000000010100000000100
000001000000000000000010100000100000000010100010000000
001010000001010111100010100000011011100010110000000000
100001000000001101100000001001001001010001110000000000
110000000000010000000000011111111100101011010000000000
010000000000000000000011111011101001010111010000000000
000010100000000101000111100000000000001111000010000000
000001000000000101000000000000001011001111000000000010
000000000000000000000000000000011001010001110000000000
000000000000000000000010010111011010100010110000000000
000010000000000001000000000000001110000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000001000010011101100001010110100000000000
000000000000000000000010100001001011011001100000000000
000000000000000000000000010000000000000000000100000001
000000000000010000000010001111000000000010000010000010

.logic_tile 4 5
100000000000000101100010100101101111000000010000000000
000000000000000000000010010101011010000110100000000000
001000000000001111000010100000001010000100000100000000
100000000000001011000010100000010000000000000010000000
010000000000000111000011110011100000010110100010000000
010000000000000000000010000000100000010110100000000000
000000000000001111000110100111111000101100000000000000
000000000000000101000000001111101000000100000000000000
000000000000000000000000001000011000101100010000000100
000000000000000000000000001001011010011100100000000000
000000000000000000000011101101111010110000010000000000
000000000000000000000100000111011001010000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010110000100000000001000010000000
000000000000010000000111001000001010010100000000000000
000000000000000101000100000001000000101000000000000000

.logic_tile 5 5
000000000000101000000110101101101110000100000000000000
000000000000011011000011110101011010000000000000000000
001000000000000101000010100101001100101011010100000000
100000000000001101000100001011111001000001000000000001
010000000000000101000010110001100000010110100000000000
010000000000000001000010000001000000000000000000000000
000000000000001101000010100001000001100000010000000000
000000000000000011100000000000001000100000010000000000
000001000000100000000010000111011110010100000000000000
000010100001010000000010110111010000111110100000000000
000000000000000000000000010011111000101001000000000000
000000000000000000000011101101101010010000000000000000
000000000000001001000011111000001010001101010000000000
000000001010011011000010100111001111001110100000000000
000000000000000011100000010000011011110100010100000000
000000000000010000100011011011011001111000100010000000

.logic_tile 6 5
000000000000101000000010000011101110010100110000000000
000001000000000001000011110000111001010100110000000000
001010000000000111100110100101111101101101010100000000
100001000110000000100000000101101011011101100000000000
110000000000001011100111100001011100111001010000000000
110000000110001011100100000101101000110111110000000000
000000000000000111000110000111101111000111100000000000
000000000000000000000010001011101001001111110000000000
000000000000000101000110100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000100101001100011110101101101101100010000000000
000000000001001101100010000000001011101100010000000010
000000000000000101100010000000011000111001000000000000
000000000000000000000010001101001100110110000000000000
000000000000000000000010100011011100000110100000000000
000000000000000000000100000011011111000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001011101010110101000100000000
100000000000000000000000001111101101001010110000000000
110000000110000001100110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000010000011100001100110100000000
000000000110000000000010000000011101001100110000000000
000000000000000000000110000000011010010010110000000000
000000000000000000000000000111011011100001110000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000111100000011010011010010100000000
000000000000000000000000000111011011100101100000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000110010101000000010110100000000000
000000000000000000000011110000000000010110100000000000
001000000000000000000110000000000000000000100100000000
100000000000000000000010100000001111000000000000000000
010000000000000001100010001000000000010110100000000000
110000000000000101000000001001000000101001010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010000101000000101001010000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000

.logic_tile 10 5
000000000000001000000000010001100000000000001000000000
000000000000000101000010100000000000000000000000001000
000000000000001101100000000001100000000000001000000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111001000001100111000000001
000000000000000000000000000000000000110011000000000010

.logic_tile 11 5
100010000000001000000011111011011010010111100000000000
000010100000000001000010001011011001001011110000000010
001000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000010000000
010000001000000001100010100000011110000100000100100000
110001000000000000000100000000000000000000000000000000
000000000000000000000000010011000000000000000100000001
000000000000000000000010000000100000000001000000000000
000000001110000001000000000000000000000000000000000000
000000001010000000100011010000000000000000000000000000
000010100010000000000000010001001011001011010010000000
000000001000000000000011010000001111001011010000000000
000000000000000111000000010000000000000000100100000000
000000000000000000000010110000001110000000000000100000
000000100000000000000000000000000000000000100100000000
000001000110001011000010100000001111000000000000100000

.logic_tile 12 5
100000001100000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000010111100000000000000100000000
100000000000000000000011100000100000000001000000000000
110000000000000101000000000011100000000000000100000000
110000000001000111100000000000000000000001000000000000
000000000000000000000010111101100000110000110000000000
000000000000000000000110011101101010101001010000000000
000011000000100001100011000111100000000000000100000000
000010100000010000000100000000000000000001000000100000
000000000000000111000000000000001010110000000000000000
000000001010000000100000000000001100110000000000000000
000000000000000000000010100000001100000100000100000000
000000000000001111000100000000010000000000000000000000
000000000000000000000111000000000000000000100100000000
000000001010001011000100000000001110000000000000000000

.logic_tile 13 5
000000000000000011100000001000001101100101100000000000
000000000000000000000010100011011011011010010000000000
001000000000001000000110100011111010010110100000000000
100000000000100111000010101011010000000011110000000000
110000000001001000000111101101011000101001010000000000
000000000000000101000110101111110000111100000000000100
000000000000000101100010100001011111100101100100000010
000000000000000000000100000000111001100101100000000000
000000000000000000000111000111111100111100000000000000
000000000000000000000100000111110000000011110000000000
000000000000000000000010000111111000111100000000000000
000000000000000111000110110001110000000011110000000001
000000000000000001100000001000001111011010010100000001
000000000000000000000011110001011101100101100000100000
000000000000000000000010100101011010100101100100000100
000000000000000000000110100000101010100101100000000000

.logic_tile 14 5
000000000000000101100010110000001100000011000000000000
000000000000001001000010110000001010000011000000000000
001001000000000111100010000001000000111001110100000011
100010100000000101000110111101001001100000010000000000
010000000000001111100010110111111011111001000000000000
010000000000000101100111110000101010111001000000000000
000000000001101111100000001001111100011010010000000001
000000000001110101100000001011101000111100000000000000
000000000000001101100000000001101100111101010000000000
000000000000000001000000000101000000101000000000000000
000000000000001011100111001001111110101011010000000000
000000001010001011100100000111001110000010000000000000
000000000000001000000000000101011100011010010000000000
000000000000000001000000000000001011011010010000000000
000000000000001101100000011011011111100010010000000000
000000000000000001000010000111001001010010100000000000

.logic_tile 15 5
000000000000000101000000010101001110101001010000000000
000000100000000000100010010111110000010101010000000000
001000100000000101100000000000011110010011100000100001
100000000000000101000000000101001111100011010000100000
110000000000000000000010100011111010101000000000000000
110000001100001111000010100000110000101000000000000010
000000000000000111000011100001001011111011110000000000
000010000000000000000010110001111000111001010000000000
000000000000000001100110001101001110010110100010000000
000000000000000000000010000111010000101010100000100000
000000000000001000000010000011011010101000010000000000
000000000000000001000000000101111111001000000000000000
000000000000000101100111100111001101101000000000000000
000000000000000000100010001011101100100000010000000000
000000100001010111100000000001111011101110010100000001
000000000000000000100000001011001101101101010000000000

.logic_tile 16 5
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000001000
000000000000010111000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000001101111100000000000000
000010100000000000000110100101000000000000001000000000
000000000100100000000000000000100000000000000000000000
000000000000000000000010000111001001110100010000000000
000000000000000000000011101001101011100010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000111001110001000101
000000000100000000000000000001001111110110110001100111

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000111000000000000000000000000001000000000
000001000000000000000000000000001010000000000000001000
000010000000000000000111000111100000000000001000000000
000001000000000000000010100000100000000000000000000000
000000000000000001000000000000001000001100110000000000
000000000000000101000010000000001010110011000000000100
000000000000000101000110010001111111001000000000000000
000000000000000111100011001101111011000110100000000000
000000000000000000000000010101111111000111010000000000
000000000000000000000010001011011011001011000000000100
000000000000000000000000000111101010001100110000000000
000000000000000000000000000000101000110011000000100000
000000000000000000000000001001101011010110000000000000
000000000000000000000000001101101010100000000000000000
000000000000000000000011010111101010001100110000000000
000000000000000000000010000000100000110011000000000000

.logic_tile 2 6
000000000000010111000110001001001110101101010000000000
000000001010000111000010110111011000111101110000000000
000000000000000101100010111111111011101011110000000000
000000000000000101000011011111111000100111110000000000
000000000000000011100010111101011110010110100000000000
000010000000000000000011011001110000010100000000000000
000000000000000011100010010001111011001010000000000000
000000000000000001000011011011001110001001000000000000
000010100000000000000010110001011101011000100000000000
000000000000000000000010001001111010111000100000000000
000000000000000101000110010101011101010000000000000001
000000000000000111000010100111001001010010100000000000
000000000000001000000000001011111000100000110000000000
000000000000000001000010001101001011110000110000000000
000000000000000101000010101011101101010111000000000000
000000000000000001000010101101111010100010000000000000

.logic_tile 3 6
100000000000011011100111000001101101001110100000000000
000000000000000001000110111111001000001000100000000000
001000000000001011100011110000011001010010100000000000
100000000000001011100011100001001011100001010000000000
010000000000000000000010000001111100010001010000000000
110000000000000000000110101011011000110001010000000000
000000000000000101000011100101111010101000000000000000
000000000000000000100110110001100000111101010000000000
000000000010000001100000000000000001000000100110000000
000000000000000000000010110000001101000000000000000100
000000000000000000000110001000000000100000010000000000
000000000000000000000010011001001001010000100000000000
000000000000000000000110001000001001110001010000000000
000000000000000000000000001101011010110010100000000000
000000000000000000000000001001011000000010110000000000
000000000000000000000000000001111011000000100000000000

.logic_tile 4 6
000000000000000011100010111011111110000001000000000000
000000000000000101000111011101101110001001000000000000
001000000000000111100111101001101001000011100000000000
100000000000000101000010110001111011000010000000000000
010000000001001001100111110001001011000110000000000000
110000000000100001000111011111001010000100000000000000
000000000000000101000010110001101110010000110000000000
000000000000000000100010000000001111010000110000000000
000010000000100000000110101001000001010110100010000000
000000000001010000000000000111101011000110000000000000
000000000000000000000110001001001010110000010110000000
000000000000000000000000001001001101111001110010000000
000000000000000101000110011111111100000100000000000000
000000000000000000100011001101011001001100000000000000
000000000000001001100110001111111110010010100000000000
000000000000000101100100000001101011110111110000000000

.logic_tile 5 6
000000000000001101000011100101111000000111000000000000
000000000000000001100010110011001110000001000000000000
001000000000000111100010100011001110000000100000000000
100000000000001101100100001111101000010100100000000000
110000000000001000000010110001111011101011000000000000
110000000000010111000011000000101000101011000000000000
000000000000000111000010110111011011110110000000000000
000000000000000001100011110111011011111111000000000000
000000000000000000000000001101011000001011010000000000
000000000000011001000010000101011001110100100000000010
000000000000000000000000001001101011101100000000000000
000000000000001001000000000101011001001000000000000000
000000000000000001000111110001011010101000000010000000
000000000000001101000010000000110000101000000010100110
110000000000000000000000000001001110010010100100000000
010000000000000000000000000000001011010010100010000000

.logic_tile 6 6
000010000000000111000000000000000001000000001000000000
000001000000000000100000000000001110000000000000001000
000000000000000000000000000101111110001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000110100000001001001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000001010000000000010000001000001100111000000000
000000000000100000000010100000001101110011000000000000
000000000000001101000000010011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101100000000000001000101010100000000100
000000000000000000000000000001000000010101010000000000

.logic_tile 7 6
000000000000000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000100000100000000010100000000001000000100110000000
100011000110000000000100000000001011000000000000000000
010000000000000101000000000011100000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000001000111100000000000001010000100000100000000
000000000000100000000010100000000000000000000000000001
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000001000000000001000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000001001111000000000000
000000001110000000000000000000001010001111000000000000
000000000001000000000010000000000000000000100100000000
000000001010110000000000000000001001000000000010000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 9 6
000000000000000000000011100000011000000011110001000000
000000000000001111000010110000010000000011110000000000
001000000000100000000010100011101111110101000100000000
100000000001011101000100001001101101001010110000000001
110000000000000101000000010111001011111000010000000000
000000000000001101100010000000001010111000010000000000
000000000000001101000010100101101100100101100100000000
000000000000001011100100000000101011100101100000000101
000000000000000001000010100011011100111100000100000000
000000000000001001100000001001100000000011110000000001
000000000000000001000110101001001110111100000110000000
000000000000000000110010100101010000000011110010000000
000000000000000111000011101000001100100101100100000001
000000000000000101100100000001001010011010010000000000
000000000000000000000000000000011010100101100100000010
000000000000000000000000000101001110011010010001000000

.logic_tile 10 6
000000000000101000000000010101101000001100111000000000
000000000000011011000010010000000000110011000001010001
001001001110000000000010100000001001001100111000000001
100000100000000000000100000000001001110011000000000000
010000000000000000000011100000001000001100111010000001
110000000000000000000000000000001111110011000000000000
000000000000000000000000010011001000001100111010000001
000000000000001101000011000000100000110011000000000000
000000100000000000000000010111101000001100111010000000
000001001100000000000011000000000000110011000000000010
000000000000000000000000000000001000001100111010000100
000000000000001001000000000000001111110011000000000000
000010100000000000000010101101101000110011000100000000
000001000000000000000010100011101000001100110010000000
000000000000001000000000000001000000000000000000000000
000000000100000011000000000000100000000001000000000000

.logic_tile 11 6
100101000000000111100010100011100000010110100000100000
000000000000001101000000000000000000010110100000000000
001000000100000101000000000000000000010110100000000000
100000000110100000000000000011000000101001010000000000
010000000000000000000110001111111010101001010000000000
110000000000001111000000000011010000111100000000000000
000011100001011101000010100000001100100000000000000000
000000000000000001100010000111001010010000000000000000
000110000000001001000000000001101001110100100010000000
000000000000001101100000000000011010110100100000000000
000000000000001001100000000000000000000000100100000000
000000000110001101000000000000001000000000000010000000
000000000000001000000000000000000000000000000000000000
000010000000011011000000000000000000000000000000000000
000000000000011000000000000001011011111000010000000000
000000000110000101000000000000011010111000010010000000

.logic_tile 12 6
100000000000000000000010110000000000000000000100000001
000000000000000000000011100011000000000010000000000000
001000000000000000000000010011000000000000000100100000
100000000010100000000011110000100000000001000000000000
010000001110000000000111000000000000000000000100000000
110000000000000000000100001001000000000010000000000001
000010000001000000000111000101100000010110100000000000
000000000000000000000010111111101001001111000000000000
000000000000000000000000010000000000000000100100000000
000000000000001011000011000000001111000000000000000010
000000000000000000000000001000000000010110100000000000
000000000000000001000000001101000000101001010000000010
000000000101000000000011010000000001000000100100000000
000000000000100000000110000000001001000000000000000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 13 6
000000001110000000000000001000001110100101100100000000
000000000000000000000000000011011101011010010000000001
001010100000011000000000000000001011100101100000000000
100001001000000101000000000101011100011010010000000000
110000000000101111100110110111111111111000010000000000
000000000001001011100010100000101000111000010000000000
000000000000000111000000001001100001110000110100000000
000000001010000000000000001111001110001111000010000100
000000000000000000000110010101001100010101010000000000
000000000000000000000111100000110000010101010000000000
000000000000000111000111000011101100101001010000000100
000000000000000001000100001111010000111100000000000000
000000000000000000000000011000011100011010010100000000
000000000000000000000010000101011010100101100000000011
000000000000001000000000010000001011011110000000000000
000001001000101001000011100101011100101101000000000000

.logic_tile 14 6
000000000000000101000000000111101101111001010000000000
000000001000000000100010110111001100100110000000000000
001000100000001111000110001001111010100110100000000000
100001000000100011000010110101101010100101010000000000
110000000000001101100110011101011011101110000100000000
110000000000001111000011110001111110111110100000100100
000000100001011111000010100101000001101001010000000000
000001000000000111000010000001001100001111000000000000
000000000000001001100000001000011000101110000000000000
000000000000001001000000000101011001011101000000000000
000010000000000101000000000011111011111111010000000000
000001001110000001100000000111011000111001010000000000
000000000000001001000011100111100000001111000000000000
000000000000000101000100000011101011101001010000000000
000000000000001001100000000000001011011010010000000000
000000000100000001000010110001001100100101100000100000

.logic_tile 15 6
000000000000000101100000000101001110101100000000000000
000000000000000101000011100011111101101110100000000000
001000000000001111000000000011001100011101100000000000
100000000000000111000010101101101010001110000000000000
010000000000001101100010000101011010000001010000000000
110000000000000101000011101001101010101111010000000000
000000000000001001100010000101111010101000100000000000
000000000000000101000000000111101101111100100000000000
000000000000000000000110010101011011001101000000000000
000000000000001101000110011011101011000100000000000000
000000000000000000000000000101101100110000100000000000
000000000000000000000000000001101011111001100000000000
000000000000000000000000011001100001101111010100000000
000000000000001001000010000001001111001001000000000000
000010100000001000000110001001011000101101010000000000
000001000000000001000000000111011011101110010000000000

.logic_tile 16 6
000000000001000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000001011001110101001010100000000
100000000000000000000000000101110000111110100000000000
010000000000000000000111000101111110101001010100000000
110010000000000000000000001011010000111101010000000000
000101000000000000000000010000000001111001110000000000
000000000000001101000011011001001101110110110000000000
000000000000000001100000010000011010111100010100000001
000000000000000000000010101011001001111100100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101101100101001010100000000
000000000000000000000000001011000000111101010000000000
000000000000000000000000010011000001010000100010000001
000000000000000000000010000000101011010000100010000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000001010000100000110000000
110000000000001101000000000000000000000000000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010100111111100000010100000000000
000000000000000111000110100111011101000001000000000000
001000000000000001100010100111101011111000100000000000
100000000000000111000000000011111100010100000000000000
110000000000000000000011100000001000111000100000000000
100000000010000000000011110001011111110100010000000000
000000000000001101000010111101101001000010010000000000
000000000000000001100110001101111000000001010000000000
000000000000000001000110000001101110101000000000000000
000000000000000000100010100001100000111101010000000000
000000000000000011100010000111100000001100110000000001
000000000000000000100100001101100000110011000000000000
000000000000001001100110100111100000010110100000000000
000000000000000101000100000111001101001001000000000000
000000000000001000000010001101111000101010110100000000
000000000000001101000100000101001101010110100000000010

.logic_tile 2 7
000000000000010000000011111101101000101001010100000000
000000000000000000000010100001110000101010100000100000
001000000000000101000011100000011010101100010000000000
100000000000000101100000001101001100011100100000000000
110000000000001000000000001101001100010110100000000000
100000000000001011000010110101100000010101010000000000
000000000000001001000000010111011101111111100000000000
000000000000001011000010000101001101011111010000000000
000000000000000011100110000101111000010100100000000000
000000000110000111100000001111001100101001010000000000
000000000000001000000110000001011100101001010100000100
000000000000000011000010001001111101001001010000000000
000000000000010001100110000111101001110010100100000100
000000000000000000000100000000011110110010100000000000
000000100000001001100110111111111101001110100000000000
000001000000000001000010101111101001001101100000000000

.logic_tile 3 7
000000000000000000000111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000101000000000000001010001100110000000000
100000000000000000000011111111000000110011000000000010
110000000000000111000111101001001011101000010000000000
100000000000000000000110111011111110001000000000000000
000000000000000000000111001111111100101000000000000000
000000000000000000000110010001011011010000100000000000
000000000000000000000000001000011110111000100100000100
000010000100000000000000001001001001110100010000000000
000000000000000011100000001101101010010111110000000000
000000000000000000000010100011110000000010100000000000
000000000000000000000010000011111010010111110000000000
000000000000000000000011111111010000000001010000000000
000000000000000011100000000011100001101001010000000000
000000000000001101000000001101101100100110010000000000

.logic_tile 4 7
100000000000100101000000001111001011110110000000000000
000000000000000000100011111111001010110000000000000000
001000000000001000000000000000000000000000100100000000
100000000000000111000000000000001011000000000000000010
010000000000000101100000000001011110000010100000000000
010000000000000111000011100000000000000010100000000000
000000000000001011000000001101111101000000010000000000
000000000000000111000011111101011010001001010000000000
000000000000000101100000000101111011000000100000000000
000000000000000000000000000101101101101000010000000000
000000000000000000000000010111101010100000110000000000
000000000000000000000010100111101111110000110000000000
000000000000001000000000011101111011010000100000000000
000000000110000101000010000001011101101000000000000000
000000000000001000000110001000000000001001000000000000
000000000000000001000000000101001100000110000000000000

.logic_tile 5 7
000000000000110000000010100011101111010100100000000000
000000000000001101000110110101111100000000010000000000
000000000000100000000010110001000000100110010000000000
000000000000011101000110011001001111101001010000000000
000000000100000001000000001000011111000111100000000000
000000000000000000000000000101011011001011010000000000
000010000000000001100110000001101100010101010000000000
000000000000000000000110110000100000010101010000000000
000010000000001000000000000101100001011001100000000000
000000001010000101000000001001101000001111000000100000
000000000000001000000110001011011000010110100000000000
000000000000000001000000000111010000000011110000000000
000000100000000000000000001001101110101010100000000000
000000000000001101000010000111110000101001010000000000
000000000000000101000000001001011000001101100000000000
000000000101000001000010001101101110011001100000100000

.logic_tile 6 7
000000000000001000000010100011000001110000110000000000
000000000000001101000111100001101010010110100000000000
000000000000000000000000000111101011001011100000100000
000000000000000101000000001101001010011101000000000010
000000000000000101000010100001011110000010100000000000
000000000000000111100010111101100000010100000000000000
000010100000000101000000000000011001000111100000000000
000000000000001101000000000101001111001011010000000000
000000000000000000000110000111101000011000000000000000
000000000000000000000000000000011011011000000000000000
000001000000000000000000001000011000010101010000000000
000010100100000000000000001111000000101010100000000000
000000000000000000000000000000001101011010010000000000
000000000000000000000000000001011010100101100000000000
000000000000001001000000010101001001111111000010000000
000000000000000101000010101101011010000011000000000000

.logic_tile 7 7
100000000000000001100011101001100000101001010000000001
000000000000000000000111111111100000000000000000000000
001000000010000000000011110111001100000011110000000000
100000000000000000000111011001110000101001010000000000
010000000000000111000000000000001000011010010000000000
010000000000000000100000001011011111100101100000000000
000000000000000000000000011001101111010111100000000000
000000000000000000000011101011101001000111110000000000
000000000000000000000110010001000000111111110000000000
000000000000000000000110010101000000000000000000000000
000000000000000000000110001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000001100110000001001100111100000000000000
000000000000000000100000000101010000010110100000000000
000000000000000001000110000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
100000000000010001100110000000011100000100000110000000
000000000010100000000000000000010000000000000000000000
001000000000000000000000000101000000000000000110000000
100000000000001101000010110000000000000001000000000000
010000000000000001000011110000001110000100000100000000
110000000000000000000010000000010000000000000000000001
000000000000000000000000010011100000000000000100000000
000000000000000000000011110000000000000001000001000100
000000000000000000000000010000001001111000010000000000
000001000000000000000010101011011101110100100000000000
000000000000000000000111011000011000111000010000000000
000000000000001001000010000111001000110100100000000000
000000000000000000000110100101000001101001010000000001
000000000000000000000010001111101001110000110000000000
000000000000101000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000

.logic_tile 10 7
100000000000000000000011100101000000000000000101000000
000000000010000000000011100000100000000001000000000000
001000000000000000000000000101111000101001010000000010
100000000000001101000000001111100000111100000000000000
110000000000100000000000001000000000000000000100000000
110000000001000000000010010011000000000010000001000000
000000000001010000000110100000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001000000000000000000000000000000100000000
000100000000001011000000001001000000000010000001000000
000000000000000101000110110111100000000000000000000000
000000000000000000000110010000000000000001000000000000
000000000000001000000010100111100000010110100000000000
000000000000000101000000000000100000010110100000000000

.logic_tile 11 7
100000000000000000000000000111100000000000000100100000
000000000000000000000010110000100000000001000001000000
001000000000100111000000000000001110000100000110000000
100000000001010000000000000000000000000000000000000000
010000000000000111000000001000000000010110100000000000
010000000000001101000000000101000000101001010000000000
000010100001000101000000000000000000001111000000000000
000000000000100000100000000000001010001111000000000000
000000000000000000000000000000000000000000100100000000
000000000000001011000000000000001100000000000000000110
000010100000000011110000000000011100000100000110000000
000000001010000000100011000000010000000000000000000010
000000000000000111000000001001111100000000000000000000
000000000000000000000000001111000000101000000000100101
000000100001000000000011000000001010000100000110000000
000001000000100000000111010000000000000000000000100000

.logic_tile 12 7
100000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001010000000000000000000010101011000000011110000000000
100000000100000000000011011111010000111100000000100000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001000000100100100000
000000000000000000000000000000001101000000000000000000
000000000000100000000000011111000000101001010000000000
000000000001010000000010111001101010110000110000000000
000000000001010000000011110000011100000100000100000000
000000000100000000000010110000010000000000000000100000
000000001110000000000110010000000000000000100100000000
000000000000000000000110010000001101000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001000000000011010000001111000000000000000100

.logic_tile 13 7
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001111000000000000001000
000000000000000111000111100000011111001100111000000000
000000000000000000000000000000011000110011000000000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000111100111100101101000001100111000000000
000000000000000000100100000000000000110011000000000000
000000000001010101000000000000001001001100111000000000
000000000000100000100000000000001011110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001101110011000000000010

.logic_tile 14 7
000000000000001101000110100011100000101111010000000000
000000001110011011100010110001101001001001000000000000
001000000000001000000111011001111001100011010000000000
100000000000000101000011110111101001001001110000000000
110000000000001101100011111111111001110011000000000000
110000000000001011000011010001011001001100110000000010
000000100000011111100010000101000000110000110010000000
000001000000000001000000001001101000101001010000000000
000000000000000001010000001101001100010111110000000000
000000000000000000100000001011000000000001010000000000
000000000000100000000110000101111101101110000100000000
000000000001000011000010000000101010101110000000000011
000001000000000000000111100101000000100110010000000000
000000000000000000000000000000101010100110010000000010
010000000001001000000000000000001010100101100000000000
110000000010101001000000001001011000011010010000100000

.logic_tile 15 7
000010000000001001100000001001000000010110100000000000
000000000000001011000000001101001011110000110000000000
001000000000000001100000000101101010011010010100000000
100000000000000000000010100000111000011010010000000000
110000000000000000000110000001111111011110000000000000
110000000000000000000000000000001001011110000000000000
000000000000000000000010010111101101011110000000000000
000000000000000001000010000000111010011110000000000000
000000000000000000000000011101100000001111000000000000
000000000000000000000010000111101000010110100000000000
000000000000000000000000001000011001011010010100000000
000000000000000000000000000001011110100101100000000000
000000000000000000000111001000011010011010010100000000
000000000000000000000000000111011000100101100000000000
010000000000001101000110001111101100000011110100000000
100000000000000001100000000101110000111100000000000000

.logic_tile 16 7
000000000000001101000000000001001110000011110100000000
000000001010000101000010110101000000111100000000100000
001000000000000000000000001001011010000011110000000000
100000000000000000000010101101000000101001010000000000
110000000000000001100000001111000001001111000100000000
010000000000000000000010101001101101110000110010000000
000000000000000001100000000011111000001011010000000000
000000001100000000000010000000111111001011010000000000
000000000000000001000110000011001100000001010000000000
000000000000001101000111110011101001000001100000000000
000000000000000000000000010001011011011010010100000001
000000001110000000000010000000001011011010010000000000
000000000000001000000110010001001110000011110000000000
000000000000000001000010000101000000010110100000000000
010000000000000000000110000111011110000011110100000010
100000000000010000000000001101110000111100000000000000

.logic_tile 17 7
000000000000000001100110100000000000001111000000000010
000000000000000000000010100000001001001111000000000000
001001000000000000000010100111111000011010010100000000
100010000000001101000100000000101000011010010000000100
010000000000000000000010001001000001010110100000000000
110000000000001101000000000001001111110000110000000000
000000000000001000000110100011001110011010010100000000
000000000110000001000000000000111010011010010000000100
000000000001000000000000011001001110000011110000000000
000000000000000000000010001101110000101001010000000000
000000000000000000000000010011001111001100110100000000
000000000100000000000010000101111001100110010000000100
000001000000000000000110010111111011011010010100000000
000000100000000000000010010000001101011010010010000000
010010100000001000000110001000011101001011010000000000
100001000110001001000000000101011110000111100000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000100
010000000000000000000000001101000000000010000010000100

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001100000000001011001000000100000000000
000000000000010101000011111001011101101001010000000000
001000000000000011100010101111011000100000010000000000
100000000000000000100111101001111111000010100000000000
110000000001011000000000011000000000100000010000000000
100000000000000011000011100011001101010000100000000000
000000000000001111000110011001011010100110110100000000
000000000000001011000011001111101110100000110000000000
000000010000000000000010101000011000101100000000000000
000000011010001111000010011101001101011100000000000000
000000010000000000000000011111101110110110010000000000
000000010000001111000010100101001010111001110000000000
000010010100001101100011010111101100100010110000000000
000000010000000101000010001111011000010110110000000000
000000010000001101000000011000001100101100010000000000
000000010000000001000010001101001011011100100000000000

.logic_tile 2 8
000000000100001111000000010001111010101000000000000000
000000000000000011000010001011100000111110100000000000
001000000000010111100111111111111100101000000000000000
100000000000001101000011110011001100100000010000000000
110000000000000111000000000101001111001011010000100000
100000000000010001000011100111111001110100100000000000
000000000000011111000010101001111011000111100000000000
000000000000001001100110110111011010001111110000000000
000000110000000101100000010001111100010010100100000000
000001010000000000000011010000001000010010100000000000
000000010000000011100000000011101100001001000000000000
000000010000000101000000000011011000000101000000000000
000000010000000011100000010101101010111001110000000000
000000010000000000000010100101101001101000000000000000
010000010000001001100000000000000000000000000000000000
110000010000000001100000000000000000000000000000000000

.logic_tile 3 8
000000000001000001000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000001000000000000000010001001000000100000010000000000
000000000000000111000100001111001011110110110000000000
000000000000000000000000010001011111001100110000000000
000000000000000000000010000011001110100110010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001001101110000110100010000000
000000010000000001000000000001101000000000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000

.logic_tile 4 8
100100000000001000000000010000011100101010100000000000
000000000000000111000010011001010000010101010000000000
001000000000000111100000000000000001001100110000100000
100000000000000000100000000101001000110011000000000000
110010000000101000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010010000110011100000000000000001000000100100000001
000000010100000000000011110000001100000000000000000000
000000010000001000000010100101111010101010100000000000
000000010000001011000000000000010000101010100000000110
000000010000000000000000000011011010011010010000000000
000000010000000000000000000000001000011010010000000000
000000010000000000000000000011100000010110100000000000
000000010000000000000000000000000000010110100000100100

.logic_tile 5 8
000000000000000000000010100011111001110011000000100000
000000000000000000000100001101011011001100110000000000
000000000000000101000110100011111010101011000000000000
000000000000001101000110110101101001001101010000000000
000000000000001011000010100001111111001100000000000000
000000000000000111000000000101011001000011000000000000
000000000000000001100011111111011000000011110000100000
000000000000000000100010011101000000111100000000000000
000000010001000000000000001011111000010110100000000000
000000010000100000000000001101011011110011000000000000
000000010000000001100000011111011000111100000000000000
000000010000000000000010101101000000010110100000000000
000000010000000001100000001001111110001000010000000000
000000011010000000000000001001011010010010000000000000
000000010000100000000000000011111010001100110000000000
000000010001000000000010000101101001110011000000000010

.logic_tile 6 8
100000000000001001100010100000000001000000100100000000
000000000000001001000110100000001001000000000000100000
001000000000100000000000010001001010000100100000000000
100000000001010000000011001001011101100001000000000000
110000000000000111000010010101000000000000000000000000
110000000110100000000010010111100000111111110000000000
000000000000000000000000000111000000101001010000000000
000000000000000101000000000001001011110000110000000000
000010110000000000000010000001001100110011000000000000
000000010000000000000010111101111000001100110000100000
000000110000000000000000000001001101111010000000000000
000000010000000000000000000000111010111010000000100000
000000110001000101000111000000011010000011010000000000
000000010000000000100000001001001101000011100000000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000000000000000000000100000

.logic_tile 7 8
000000000000000000000000010001100000001111000100000000
000000000000001101000011100101101000110000110000000001
001000000000000000000111001001000000110000110111000000
100000000000000000000100000011101010001111000000000000
110000100000000101000000000000000000000000000000000000
000000000000000101100011110000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001110001000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000001000010000101101010110001100100000000
000000010000000000000000000111111111001101100010000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
100000000000100101000000010001000000010110100000000000
000000000000000000100011010000000000010110100000000100
001000000000001000000111100101000000000000000100000000
100000000000001011000100000000100000000001000001000000
010000000000000101000111101000000000000000000100000000
010000000000000000100111111101000000000010000000100001
000000000000000000000011100000000000000000100100000001
000000000000000000000000000000001011000000000001000000
000000110000000000000000000000000000000000100100000000
000000010000000000000000000000001111000000000011000010
000000010000000000000000000000000001000000100110000000
000000010001000000000000000000001110000000000000000000
000000010000000001100010000001100000101001010000000000
000000010010000000000100000111101010110000110000000010
000000010000000000000000000000011000000100000100000000
000000010000000001000000000000000000000000000000000100

.logic_tile 10 8
100000000000000000000000000000001010000000100010000100
000000000000000000000010011011001100000000010000000001
001000000000001011000000000011100000010110100000100000
100000000000001011100000000000100000010110100000000000
010000000110100000000000000111000000010110100000100000
010000000001001001000000000000000000010110100000000000
000000001010000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000100
000001111000000111000000000001100000000000000100100000
000011110010000001100010000000000000000001000010100000
000000110000000000000010001000000000000000000100100000
000010110110000000000110101011000000000010000011000000
000000010000000000000000000101000000000000000000000110
000000010000000101000000001011001100010000100010000001
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001100000000000000000101

.logic_tile 11 8
000000000000001000000011100000000000000000000100000000
000000000000000011000011100001000000000010000000000001
001000100000000000000000000000000000000000100100000000
100000000000000000000010100000001011000000000001000001
010000000000000000000111110000000001000000100000000000
010000001010000000000111000000001001000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000111000000000000010000000000000000000000
000000011111000000000000010101100000000000000100000000
000000010000000000000010010000000000000001000000000011
000000010000000000000000000000011100000100000100000000
000000010100000000000010010000010000000000000000000001
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001011000000000001100000
000010010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000001

.logic_tile 12 8
100001000000010000000000011101000001101001010000000000
000010100000000000000011110111101001110000110000000000
001010001100000000000011100101011001011010010000000000
100000000000000101000010100000101001011010010000000000
010000000000000000000110010000000000000000100100000001
010000000000000000000010000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001100000000000000000000
000100011100000000000000000000011010000100000100000000
000000010000000000000000000000010000000000000000000010
000110110000100011000000000000000000000000000000000000
000010110111010000100000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000101100000001101011000010110100000000000
000001010100000000000000001001100000111100000000000000

.logic_tile 13 8
000000000000001011100000000000001001001100110000000000
000000000000000101000011100000001011110011000000010010
001010100001000011100000001001000001110000110100000010
100000000000100000100000000101001100001111000000000001
110000000000000000000110110001011000100101100100000000
000000000000000000000010100000001111100101100000100001
000000000000001001100110101101001000101001010100000011
000000000000000101000000001011110000000011110000000000
000000010000000000000000000101111100101101000100000000
000000010000000000000000000000001000101101000000000001
000000010000000001100110001000001110111000010000000000
000000010000000000100100000001011000110100100000000000
000000011100100000000110000000011100100101100100000000
000000010001010000000100001001011011011010010000000010
000000110000000000000000011000011010100101100110000000
000001011000000000000010011111001011011010010001000000

.logic_tile 14 8
000000000000000101000000011111011010000001110100000000
000000000000001101100011111011011011001011110000000000
001000100000101101000000000011011010001110100000000000
100000000001011011000000001101111101010111000000000000
010000000000000001000111101101001100110011000000100000
010000000000000111000111101101111101001100110000000000
000000000001010101010111110101000000110000110000000000
000000000010000000100111110101001100101001010000000000
000000010000000001100110010011101111010100100100000000
000000010000000000100010011101101101011110100000000000
000000010000000001000011101001011000000011110000000000
000000010000000000000111101111000000010110100000000000
000000010000000000000000001001011001010110100000000000
000000010000001111000000000111001010001111110000000000
000000110000000011000000010011101011001101000100000000
000100010010000000000010000111111100001111100000000000

.logic_tile 15 8
000000000000000000000000001011101011101110000000000000
000000000000000000000000001111111001000110000000000000
001000000000000101000010100000011110000100000100000000
100000001010000000000011100000000000000000000000000000
110000000000000101000000000001100000000000000100000000
010000000000000000000010000000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000010000000101000000000000001100000100000100000000
000000010000000000100010010000000000000000000000000000
000000010000000000000010000000001010000100000100000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000101000010001000000000000000000100000000
000000010000000000100000001101000000000010000000000000

.logic_tile 16 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000110100000000000000000000000000000
100000000110000000000000000000000000000000000000000000
110000000000000000000000000000001101001100110000000000
110000000000000000000000000000001011110011000000000000
000010000000000101100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100000000001100000000000000100000000
000000010100000000100000000000100000000001000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000001000000000010101111111111000110100000000
000000000000000001000011010000001100111000110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001101000000000001011101111100010100000000
000000000000001011000000000000001010111100010000000000
000000010000000000000110001000011010111001010100000000
000000010000000000000000000011001010110110100000000000
000001010100001000000000000000000000000000000000000000
000000011010001001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000011010010101010000000000
000000010000000001000000001011000000101010100000000000

.logic_tile 18 8
100000000000000000000110010000000001000000001000000000
000000001010000000000010000000001000000000000000001000
001000000000000001100000000101100000000000001000000000
100000000000001101000000000000101011000000000000000000
010000000000000011100010110101001000001100111100000000
110000000000000000000111100000101001110011000000000000
000000000000000000000010100101001000001100111100000000
000000000000000000000100000000001001110011001000000000
000000010000000000000000000101001001001100111100000000
000000010000000000000000000000101100110011000000000000
000000010000001000000000000000001001001100110100000000
000000010000000001000000001101001000110011000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010000000000100000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000001000000011110000000000
000000000000000101000000000000010000000011110000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000001000000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000010000000000000000000000111100000111001110100000000
000000000000000101000000000101001000110000110000000000
001000000000000000000000000001001011111001010100000000
100000000000000000000000000000011110111001010000000000
110000000000001001100110010101011110101001010100000000
100000000000000001000010000001000000111110100000000100
000000000000000000000000000001001110101001010100000000
000000000000000000000000000011000000111101010000000000
000000010000000111000000000000011111111001010100000000
000000010000000000000000000001001110110110100000000001
000000010001010000000000010001011101111001010100000100
000000010000100000000010000000011110111001010000000000
000000010000000101100000000011001010111000110100000000
000000010000000011100000000000011000111000110000000100
000000010000000001100010000000011110001100110000000000
000000010000000111000000000000011110110011000000000000

.logic_tile 2 9
000000000101010000000111010000001010011010010100000000
000000000000000000000011001101001111100101100010000000
001000000000000000000011101011101101010001100000000000
100000000000000101000011111001001001110010110000000000
010000000000001001100010100000001010010010110000000000
010000001010000001100000001111001011100001110000000000
000000000001010000000011101101001111110101000000000000
000000000000100000000000001011001001110110000000000000
000000010000000000000000000000011111001100110100000000
000010010110000101000000000000001000001100110000000001
000000010001001000000110100101101101000110000000000000
000000010000100101000000001001101101101000000000000000
000010110000000001100110000011111001101100100000000000
000000010000000001000100000011111001101100010000000000
110010010000001000000110000001111111110101000100000000
100001010000000001000000000111011110001010110000000000

.logic_tile 3 9
100000000000000000000111000000000001000000100100000010
000000000000000000000000000000001011000000000000000100
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000001001000000000000000001000000100000110000011
010000000000100011000000000000010000000000000000000100
000000000001001111100110000000000001000000100110000000
000000000000100111100110000000001000000000000000100101
000000010000000000000000000101111010001011100000000000
000000010000000000000010010000011111001011100000000000
000000010000000000000000000000000000000000100110000100
000000010000000000000000000000001010000000000000000000
000000110000000000000010000000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000000110000000000000000001000011011101100010000000000
000001010000000000000011101111001010011100100000000000

.logic_tile 4 9
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110000000011110001100111100000000
100000000000000000000000000000011100110011000000000000
010000000000000000000111000000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000110001000001100110010101101000001100110100000000
000001010000100000000010000000000000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
010000010000000000000110001000000000010110100100000000
000000010000000000000000001001000000101001010000000000

.logic_tile 5 9
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000001111001100111000000000
000000000000000000000000000000011101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001010000000000000111001000001100111000000000
000000000000100000000000000000000000110011000000000000
000010110000000000000000000000001001001100111000000000
000000011010000000000000000000001100110011000000000000
000000010000000000000110100111101000001100111000000000
000000010000000101000000000000000000110011000000100000
000000010000000101000110110000001001001100111000000000
000000010000000101000010100000001111110011000000000000
000000010000000101000010100000001000001100111000000000
000000010000000000000000000000001110110011000000100000

.logic_tile 6 9
000000000000001000000011110011111110010100100100000000
000000000000000011000110000001111100011110100000000000
001000000000000000000000001111111011010001110100000000
100001000000000000000000000101101111000011110000000000
010000000000100000000010010101101101011010010000000000
110000001011000000000011100000111011011010010000000000
000000000000000101000111110111101110011010010010000000
000000000010000001100010001001001011110011000000000000
000100010001000101100010101101111110011101000100000000
000100010000100001000010101111011001001111000000000000
000000010000100000000110010000011011111000010000000000
000000010001000000000010101011011011110100100000000000
000001010000000101000000001000001100111000010000000000
000010110000000000000000001011001101110100100000000000
000000010000000001000010000011011100011010010000000000
000000010000000000100010000000111100011010010000000000

.logic_tile 7 9
100000000000001101000000001001101011010111100000000000
000000000000101101100011101001101110000111110010000000
001000000000000000000111110101100000000000000110000000
100000000000001111000111100000100000000001000000000000
010000000000001000000000000000001010000011110000000000
010000000000001101000011110000010000000011110000000000
000000000000001000000010001000000000010110100000000000
000000000000000111000000000101000000101001010000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001000001111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001001011001101000010000000000
000000010000000000000000000111011001111000000000000000
000000010000000111000000000001100000000000000100000000
000000010000000000000000000000000000000001000000000010

.ramb_tile 8 9
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000110000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
100000000000000011100000000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
001000000000001001100000000001100000000000000110000000
100000000000011111000000000000000000000001000000000000
010001000000000111100000000001000000000000000100000000
010000100000000000100000000000000000000001000001000000
000000000000000000000000010000000000000000000110000000
000000000000000000000011100011000000000010000001000000
000000010000000001000000000000011010000100000100000000
000000011010001111000000000000010000000000000000000000
000000010000000000000111000000001010000100000110000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000010000011100000100000101000000
000000010100000000000011110000010000000000000010000000
000000010000000000000000000011000001001111000000000000
000000010000000000000000001111001000101001010000000000

.logic_tile 10 9
100000000100100111000000000001000000000000000100000000
000000000101000000100000000000000000000001000000100000
001000000000000000000111000000000000000000100100000000
100000000000000000000000000000001011000000000000100010
110000001100000000000000000000000000000000100100000000
110000000001010000000010010000001101000000000000000000
000000000000000000000011100000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000010000000000000000000000000000
000000010000010101000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000100111100011000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010100000000000000001011011010101001010000000000
000000010000000000000000001001010000111100000000100000

.logic_tile 11 9
000000000001000000000000010000011000000100000100000000
000000000000100000000011010000010000000000000000000001
001000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010001110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000010000000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000011100000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000010000000110001000001100100101100100000001
000000010000000000000100001011011111011010010000000000
000001011110000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000011101011101000001110100000000
000000000000000000000011111001111011001011110000000000
001000000000000000000111111111111111010100100100000000
100000000000000000000011101001101011011110100000000000
110000000000000000000000001101111001010100100100000000
110000000000000000000011101011111110101001110000000000
000000000001010000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000001111100000000000000000000000000000000000
000000110001000000000110001011001001000001110100000000
000001010000000000000110001101011001001011110000000000
000000010000000000000010001001101101000001110100000000
000000010000000000000000000111101001000111110000000000
000000010000000111100010000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 14 9
000000000000000011100010000001011010011010010100000000
000000000000000101000010110000011100011010010010000000
001010000000001101100010111111001110100101100100000000
100000001010000001000010100011101111001100110000000000
010000000000001101100000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000001000110001001101010010111100000000000
000000001000000101100010100001001001010001100000000000
000000010000001000000000011001011001111000110000000000
000000010000000001000011001001111010011000100000000000
000010010000000001100000000000001111001100110100000000
000001010010000000000000000000011100001100110000000000
000000010001000001100010000101101001001110100000000000
000000010000100000000011000001011011001101100000000000
010000110001000000000000000101101100100001010000000000
100000010000100000000000001101011010110101010000000000

.logic_tile 15 9
000000000000000101000000001000000000010110100000000000
000000000000000000000010101101000000101001010000000000
001000000000000000000000000000001010000011110000000000
100000000000000000000000000000010000000011110000000000
110000100000000000000110010000011010000100000100000000
010001000000000000000010000000010000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000101000010100001000000000010000000000000
000000010000000000000000010000001010000011110000000000
000000010000000000000011100000010000000011110000000000
000000010000000000000000010011100000010110100000000000
000000010000000000000010000000100000010110100000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000100000000000000000000000010110100000000000
100000000000000101000000000101000000101001010000000000
010000000000000000000010000000000000000000000100000000
010000000000000101000010000011000000000010000000000001
000000000000000000000000000001100000010110100000000000
000010000000000000000000000000000000010110100000000000
000000010000000000000000000000000001000000100100000101
000000010000001111000000000000001101000000000010000000
000001010000010000000000000000000000000000000000000000
000010111010100000000010000000000000000000000000000000
000000010000000000000000000000001010000100000100000110
000000010000000000000000000000010000000000000000000000
000000010001010000000000000000001010000100000110000110
000000010000000000000000000000010000000000000000000100

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000100100000100
000000010000000000000000000000001011000000000000000100

.logic_tile 18 9
100000000000000000000000001101111110010000110000000000
000000000000000000000000001011111100100110110000000000
001000000000001000000000000101100000010110100000000000
100000000000000111000000000000100000010110100000000000
110000000000000000000000001000000000010110100000000000
110000000000000000000000000011000000101001010000000000
000000000000000101000110011011101101001001010000000000
000000000000000000000011001101101111001000000000000000
000100010000000000000000000000001110000100000100000000
000000010000001101000000000000010000000000000000000000
000100010000001000000011100000011010000011110000000000
000000010000000001000010110000000000000011110000000000
000000010000000000000110011000000000011111100000000000
000000010000000000000010001011001100101111010010000001
010000010000000000000000011011111010001100110100000000
010000010000000000000010101011010000110011001000000000

.logic_tile 19 9
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010001000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001101000010110001011110010110100000000000
000000000000000001000010001001110000111100000000000000
001000000000000000000000000001001010011010010100000001
100000000000000000000000000000001000011010010000000000
110000000000000001100000000001011110000011110100000001
110000000000000101000000001001110000111100000000000000
000000000000000000000110000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000101001000110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101011111011110000000000000
000000000000000000000100000000001011011110000000000000
110000000000001000000010101101100000001111000100000000
100000000000000001000010100111101010110000110000100000

.logic_tile 2 10
000000000000010011100000000001000000001111000100000000
000000000100000000100010101011001100110000110000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000000000000001000011000010010110000000000
110000000000100000000000001111011001100001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010001000000010110100000000000
000000000000000001000010000011001101110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000110000000000000000000000000000000000000000000
110000000000000000000110000111101001011010010100000000
100000000000000000000000000000111001011010010000000000

.logic_tile 3 10
000000000000000000000000000111011011111111000000000000
000000000000000000000000001011101011000011000000000000
001000000000000000000000000101101101011010100000100000
100000000000000000000000001111111010010101100000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000010000111100000000000000110000000
000000000000001111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 4 10
000000000000001000000010100001011010000010100000000000
000000000100000001000010100000100000000010100000000000
001000000000000000000010101000001001000001000000000001
100000000000000000000010110111011001000010000000000000
010000000000001101000111110111011011011011100000000000
110000000000001111000110000101111100000111000000000000
000000000000000001100111111001011010001000000000000000
000000000000000101000110001111011100001100000000000000
000000000000001001100110000001011010010100000000000000
000000001010000001000000000101100000000000000000000000
000000000000001000010000000000001111111001000000000000
000000000000000101000000001101011001110110000000000000
000000000000000000000110111000001111100011010100000000
000000000000001001000010101001001111010011100000000000
000000000001001000000010010101101100110001110000000001
000000000000100001000010101011001010110110110000000011

.logic_tile 5 10
000000000000001001100000010111001000001100110000100000
000000000000001001100011110000000000110011000000010000
001000000000000000000000010001101110100011010100000000
100000000000000000000011010000101111100011010000000000
010000000000000001100000001111100001100110010100000000
010000000000000000000000001001001101010110100000000000
000000000000011001100000010001011010000110110000000000
000000000000101001000010000001001100001010110000000000
000000001110000001100000010011011011100000010000000000
000000000000000000100010011011001111111110100000000000
000000000000000000000110100011001011100000010000000000
000000000000000000000010000011101011111101010000000000
000000000000101101100000001000001111100011010100000000
000000000000000101000010000111001101010011100000000000
000000000000001101000110000001111101101011000100000000
000000000000000101100000000000111101101011000000000000

.logic_tile 6 10
000000000000000000000110000111111100000011110000000000
000000000000000000000010011001110000101001010000000000
000000000000000101000000001011111010000011110000000000
000000000000000000000011110001010000111100000000000000
000000100000000000000111101001100001101001010000000000
000001000000000000000100001101001100110000110000000000
000000000000000000000110001001100000101001010000000000
000000000000000000000100000011101111110000110000000000
000100000000000000000000001011101110000011110000000000
000000000000000000000000001001010000111100000000000000
000000000000001101100110110101011100011010010000000000
000000000000000101000010100000111001011010010000000000
000000000000000000000000011001000000101001010000000000
000000000001000000000010001011101011110000110000000000
000000000000000000000000011000001001011010010000000000
000000000000000000000010001011011111100101100000000000

.logic_tile 7 10
000000000000001000000000010000000001000000001000000000
000000000000000111000011110000001010000000000000001000
000000000000000000000000000000011011001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101000111110001001000001100111000000000
000000000000010101100110110000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000010000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000010000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000010000000000000000101101000101010100000000000
000000000000000000000000000000100000101010100000000000

.ramt_tile 8 10
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000100000000000000000001010000011110000000000
000000000000010000000010100000010000000011110001000000
001000000000000000000010100000001010000011110001000000
100000000000000101000100000000010000000011110000000000
110000000000000000000110010101111100100101100110000001
000000000000000000000110010000111001100101100000000000
000000000000100000000010111101111000000011110110000000
000000000001010000000011000011100000111100000000000000
000000001000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000000001000110100001100000010110100000000000
000000000000000000000000000000000000010110100001000000
000001000000000000000000000011111010101001010000000000
000010100000000000000000001001110000111100000000000000
000000000000000000000000001101111000111100000000000000
000000000000000000000000000011100000010110100000000000

.logic_tile 10 10
000000000000000000000010110001011000111100000100000001
000000000100000000000010001011110000000011110001000000
001000000000000000000110110000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000000000000000000001101000111000010000000000
000000000000000101000010100000111101111000010000000000
000000000000000000000000010001011110100101100100000000
000000000000000000000010100000111011100101100010000001
000000000000000000000000001101101010111100000100000000
000000000000000000000011111001100000000011110000000001
000001000000000000000000000011100000010110100000000000
000000000000001101000000000000000000010110100000000000
000000001100000000000000001101011010101001010100000000
000000000001000000000000001001010000000011110000000001
000000000010000000000010000001011110111000010000000000
000000000000000000000000000000111011111000010000000000

.logic_tile 11 10
000010101100000011100011101001111100101001010000000000
000000000000000000000011100111010000111100000000000000
001000000000010011100000010000011000000100000100000000
100000000000010111000011110000010000000000000000000000
110001000000000001000111010000000000000000000000000000
010000101010000111000011010000000000000000000000000000
000000000000001001100111000101011010101001010000000000
000000000000000001000011100001011011110000000000000000
000000100000000000000110001000011010111000010000000000
000001000000000000000011110101011001110100100000000000
000000000000000000000110000001100000101001010000000000
000000000000000000000000000101001101110000110000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000001011111000010000000000
000000000000000000000000001001011010110100100000000000

.logic_tile 12 10
000000000000001011100111000101001110111100000100000011
000000000000000101100111100001110000000011110000000000
001000000000001101100110110101111110111000010000000000
100000000010000101000011110000101010111000010000000000
010000000000000111000111010011011000111100000100000000
110000000000001001000011000011000000000011110000000101
000000000000001011100011111000011101111000010000000000
000000000010000111000011101101011111110100100000000000
000101000000001001000010000011011011100101100100000000
000010100000000011000000000000111000100101100000000001
000000000001000000000000010101011001101000010000000000
000000000000000000010010011001011010110000100000000000
000001000000001001100000010001001110111000010000000000
000000100110000011000011100000001110111000010000000000
000000000000000001100000011101101000111100000100000010
000001000000100000000010001001010000000011110000000000

.logic_tile 13 10
000000000000000101100111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001010100000001000000000010001100000110000110100000000
100000000000001111000010101011101001001111000001000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001110000110100000010
000000000000000000000000001111001000001111000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000001000000000111000101000000010110100100000000
100000000110100000000010110000000000010110100000000000
010000000000000001100010101011001101111101010000000000
010000000000000000000010111001011100101101010000100001
000000000001000000000010101001101101001001000000000000
000000000000100000000110101001101101000100000000000000
000000000000001001000110000101100000101001010000000000
000000000000001001000000001101101010100110010000000000
000000000001011000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111100101000000010000000
000000000000000000000000000000110000101000000010000010
010000000001000000000000000101101010000000000000000000
100000000000000000000000001101100000000001010000000000

.logic_tile 15 10
000000000000000001100000000000000000000000001000000000
000000000000000101100000000000001010000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000110000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000001

.logic_tile 16 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000110000111100001000000001000000000
100000000000000000000000000000101001000000000000000000
010000000000000000000011110101001001001100110100000000
110000000000000000000110000000101111110011001000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000101100111001011000001001100110100000010
110000000000000000000000001011001001110011001000000000

.logic_tile 17 10
100000000000000000000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000001111000010000000000000000000000000000000
110000000010001000000000000101000001010000100000000000
010000000000000001000000000000001001010000100000000000
000000000000000001100000000001111000010010100000100010
000000000000000000000000000101011101000000000001100111
000000000000000000000010010000000001001111000000000000
000000001110000000000010100000001001001111000000000000
000000000010001000000000000000000001111001110000000000
000000000000000001000000001011001110110110110000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001001000000000010001000000000
110000000000000000000000000101100000101001010000000000
010000000000000101000000000111000000111111110010100000

.logic_tile 18 10
100000000000000111100110000101011010000010100000000000
000000000000000101100010010000010000000010100000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000001000001110000000000000
010000000000000101010000000011011000001101000000000000
000000000000000000000000010011100000000000000000000000
000000000000000000000010100001100000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000001000000100000100000100
000001000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110001111101011000100010101000000
000000000000000000000000001011011010111011100000000000
001010100000001000000000000000011000011010010100000000
100001000000000011000000001001001100100101100000000000
010000000000001000000011100101111010011010010100000000
110000000000000001000111100000101101011010010010000000
000000000000001001100000001011000001010110100000000000
000000000000001011000010100101101011110000110000000000
000000000000000001100000011101011110000011110100000000
000000000000000000000010000101100000111100000010000000
000000000000000000000000010001100000010110100000000000
000000000000000000000010000011001001110000110000000000
000001000000000001000000000000001010010101010000000000
000010100000000000000000000111000000101010100000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 2 11
000001000001000000000000000001100001001111000100000000
000010100000000000000000000011101010110000110000000000
001000000000001000000111000101001110011010010100000000
100000000000000001000100000000001011011010010010000000
110000000000000011100010010000011001010010110000000000
110000000000000111100010000011011010100001110000000000
000000000000000001100010110000000000000000100000000000
000000000000000101000111010000001110000000000000000000
000000000000101000000000000101101011011010010100000000
000000000001000001000000000000001000011010010000000000
000000000000000000000000001000011000001011010000000000
000000000000000000000000000101001010000111100000000000
000000000001000001100110000000001010011110000000000000
000000000000001101000100000111011010101101000000000000
110000000000000000000000000101101011101100010000000000
100000000000000000000000000000111011101100010010000100

.logic_tile 3 11
000101000000000000000011100000000000000000000000000000
000100001010000000000100000000000000000000000000000000
001000000000000000000000000000011000000100000110000010
100000000000000011000000000000000000000000000000000000
010000100000001000000110111000000000000000000100000000
110010000000000101000011101111000000000010000010000000
000000000000001000000000000000000000000000100100000010
000000001110000101000000000000001110000000000010000000
000000000000001000000000000101100000000000000100000000
000000000000001001000000000000000000000001000010000000
000000000000010000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001100000000000010000000
000000000000000000000110000000000000001001000010000110
000000000000000000000100001101001001000110000000000000

.logic_tile 4 11
100000000000000000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
001000000000000000000111101111100000000000000010100000
100000000000000000000000001001001101100000010000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000001010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000111000000000000011111010000000010000000
000000000000000000000000001011001001100000000000100001

.logic_tile 5 11
000000000000000000000111100001100001001001000000000100
000000000000000000000100000000001010001001000000100001
001000000000000001000000000111101110010100000100000000
100000000000000000100000000011111110110000110001000000
010000000000000000000110000011101110100000000000100101
110000000001010000000000000000111101100000000000000001
000000000000000001000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010100001100001010000100001000000
000000000000001111000011110000001010010000100001000100
000000000000000000000111000111100000000000000001000100
000000000000000000000100000111101100010000100011000001

.logic_tile 6 11
000010000000001000000000000000001110000100000100000000
000000000000001111000000000000000000000000000010000000
001000000000000000010000000000000000000000000100000000
100000000000000000000000001101000000000010000010000100
010000001011111000000011110000000000000000100110000000
110000000000010111000011110000001110000000000000000000
000000000000000111000000000101100000000000000110000001
000000000000001111100000000000000000000001000010000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000010000000
000000000000001001000000000000000000000000100100000000
000010100001000011000000000000001000000000000011100000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000010000010

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000100001000000000000000000000000000000000000
100000000001010000100000000000000000000000000000000000
010000001010000000000000010111000000000000000100000000
010000000001010000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000010000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000001000000000000000000000111100000000000000100000000
000010000000001111000000000000000000000001000000000000
001000000000000000000000000000000000010110100000000000
100000001000000000000000000101000000101001010000000000
010000000000001000000111100000001100000011110000000000
110000000000000001000100000000010000000011110000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000001010000000000110000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000000001001111000000000000
000000000000001111000000000000001011001111000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001111000000000000000000
000000000000000111100011100000011110000100000100000000
000000000000001111000100000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000010001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000100000000101000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100101100111100111100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000100000000101100000000101100000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000001000000000000101000000000000001000000000
000001000010000101000000000000000000000000000000000000
000001000000000101100000000000000000000000001000000000
000010000001010000000000000000001011000000000000000000
000000000000001000000000000011101000001100111000000000
000000000000101001000000000000000000110011000000000000

.logic_tile 11 11
000000000001000101000111000000001000001100110100000001
000000000000100000000011100000011111001100110000000001
001000000001000011100011100000000000010110100000000000
100000000000000111000100000001000000101001010000000000
010000000000101011100010100000011000100101100100000000
010000000001001111100000001101001010011010010001000001
000000000000001000000110100000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000000000100000000000111100001100000010110100000000000
000000000000001101000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011011011101001010000000000
000000000000000000000000000011101011110000000000000000
000000000000000000000000000111011000100101100100000000
000000000010000000000000001001101010001100110000000001

.logic_tile 12 11
000000000000001011100111001001000000101001010000000000
000000000000001111000011101001101101110000110000000000
001000000000000101000111010101001011100101100100000000
100000000000000111000011000000101001100101100000000001
010000000000001011100010110000001010111000010000000000
010000000000000011100011011101001010110100100000000000
000000000000001000000011100001101100100101100100000000
000000000000000011000000000000111001100101100000000001
000000000000000000000000010101011000100101100100000001
000000000000000000000010000000101000100101100000000010
000000100000000000000000001101100000000000000110000000
000000000000000000000000000101100000111111110000000000
000000000000001000000000001001001110111100000100000000
000000000000000001000000000001000000000011110010000000
000000000000000000000010001101111111110101000100000000
000000000000000001000000000111111010001010110000000100

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000101000110010001000000000000001000000000
000000000000000000000011110000000000000000000000001000
001000000000000000000000000111001010001100111100100000
100000000110100000000000000000000000110011000000000010
010000000000000101000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000010
000000100000001000000000000000001000001100111100000000
000001000100000001000000000000001001110011000000000000
000000000001010000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000001100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000001100000010101101000000010100000000000
000000000000000000000010000000010000000010100000000000
010000000000000000000000001000001110000001000000000000
100000000000000000000000000101001001000010000000000000

.logic_tile 15 11
000000000000000101000010100001001000001100111000000000
000000000000000000100100000000000000110011000000010000
001000000000000101000000000000001000001100111000000000
100000001000000000100000000000001001110011000000000010
110000000000000000000000000001101000001100111000000001
110000000000000000000000000000000000110011000000000000
000000000000000001000010100000001001001100111000000000
000000000000000000100010110000001011110011000001000000
000001000000001001000000000000001001001100111010000000
000010100000000001100000000000001010110011000000000000
000000000000000101100000000000001000001100111000000001
000000000000000000000010100000001100110011000000000000
000000000000000000000010001111101001110011000110000000
000000000000000000000000000111001101001100110000000000
000000000000000001000000001011011011110001100100000100
000000000000000001100010001111011100001101100000000010

.logic_tile 16 11
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000100001011001100111000101100000010110100000000000
100001000000000011000000000000000000010110100000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001101000000011000000000000000000100000000
000000000000001011100011001111000000000010000000000101
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001000000000000000000000
000000100001000000000000001000000000000000000100000100
000001000000000000000000000101000000000010000000000000
000000000000000000000000000000011000000100000100000110
000000001010000000000000000000010000000000000000000000
000000000000000000000110011001011111101000010000000100
000000000000000000000110111101011000110000010000000000

.logic_tile 17 11
000000000000000000000000000101011110000010100100000000
000000000000000000000000000000000000000010101000000100
001000000001011000000000000000000000000000000000000000
100000000100100011000000000000000000000000000000000000
010000000000001011100111000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111010100100000000000
000000000000000000000000000101001010101000010010000000
000010100100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000001000000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011000000000000000100000100
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000101000000000101101010101000000000000000
000000000000000000000010010000010000101000000000000011
001000000000000000000010100000000000000000000110000000
100000000000000000000100000001000000000010000000100001
010000000010000000000000010111111100000001000000000000
010000001010001101000010000000101101000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000001000000000011001100000000000
000000000000000000000000001001001010100110010000100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 12
000010000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000101011110001100111100000000
100000000000000000000000000000000000110011000000000000
110000100000000001100000000111001000001100111100000000
100001000000000000000000000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000111100000010110100100000000
000000001110000000000000000000000000010110100000000000
000000000000000101100010110101101100000001000000000000
000000000000000000000010000000011010000001000000000000
110000000000000001100000000111001110101100010000000000
100000000000000000000000000000101101101100010000000000

.logic_tile 3 12
000000000000000101100010100111111011110110010000000000
000000000000001101000110110001001101110111010000000000
001000000000000101100111010111101101101011000000000000
100000000100001101000111101001101010011011000000000000
110000000100000101000010111101011001010101100100000000
110000000000000111100110101001011100101001010000000000
000000000000001101000010100101101011010000110000000000
000000000000000101100100001101011000000000100000000000
000000000000001000000110011001011001101011110000000000
000000000000000001000010001011001000000010000000000000
000000100000000000000000010001001011111101110000000000
000001000100001111000010001101101000111000110000000000
000000001111000000000111000101011001100001010000000000
000000000000000000010100001011101011110101010000000000
000000000000001001100110000000011110001000000000000000
000000000000000001000000000001001101000100000000000000

.logic_tile 4 12
000000000000000101000000001000000001100110010000000000
000000000000000000100000000111001011011001100000100000
000000000000010101000000000011000000000000000000000000
000000000000100000100011100001100000111111110000100000
000000000001010000000000010011011010001011010000000000
000000000000000000000010000000101100001011010000000000
000000000000010000000010110000001111100101100000100000
000000000000101101000111101101001000011010010000000000
000000000000001000000110100101011000100001110000000000
000000000010000101000010100000101110100001110000100000
000000000000000000000000001000011001001011010000000000
000000000000000000000000000111011011000111100000000010
000000000110000101100000000101111111011010010000000000
000000000000000000000000000000101001011010010000100000
000000000000001001100000001000001100011010010000000000
000000000110000101000000000101001101100101100000100000

.logic_tile 5 12
000000000000001000000111100001000000110000110000000000
000000000000001101000000000001101011001111000000000000
000010000000000011100000001000011011100101100000000000
000001000000001101100000001111011000011010010000000000
000000000000000111100010101111011010101011110000000001
000000000000001101100100000001110000101000000000000001
000000000000000000000010000111001011110010100000000000
000000000000000000000010110101101100010100110000000000
000000000000000000000000001111111000111100000000000000
000000000000000000000000001101100000010110100000000000
000000000000000001100000000001100001010110100000000000
000000000000000000000000001111001011010000100000000000
000000000000100000000010100001000000010110100000000000
000000000000000000000110111101101000001111000000000000
000010000000000000000000011101001110110011000010000000
000001000000000000000010000011011010001100110000000000

.logic_tile 6 12
100000001100000000000000000000000001000000100100000000
000000000000000111000000000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000011100000001010000100000110000000
110000000000000001000100000000000000000000000000000001
000011000000000000000110100101100000000000000000000000
000011100000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100010000000
000000000000000000000000000000000000010110100000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
100000100000100000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000100
000000000000000000000000000000000000000000000001000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
100000000001000000000000010000000000000000100101000000
000000000000000000000011110000001010000000000010000000
001011000000000000000000010000000000000000000000000000
100011000000000000000011100000000000000000000000000000
010000000000000111000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000001011010000000000001000000
000000000000000000000000001111100000000001010001000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000100
000000000000000000000010010000011000000100000100000010
000000000000000000000011010000010000000000000001000000
000000000000000000000000000011100000000000000100000100
000000000000000000000010000000100000000001000010100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000001110000101000000000001001000001100111000000000
000000000000001101100000000000000000110011000000010000
001000000000000101000000000000001001001100111000000000
100000000000000000100010110000001000110011000000000000
110000100110000000000000000000001000001100111000000000
010000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000000000000000000111001000001100111000000100
000000100000000000000010010000100000110011000000000000
000000000000000111000010000000001001001100111000000000
000010100000000000000100000000001100110011000000000000
000000000000000000000000011111101001110011000100000000
000000000000000000000011001111101110001100110000000100
000000000000001011100110010001111011111000010000000000
000000000000001011100011000000101101111000010000000000

.logic_tile 11 12
000000000000001111100000011000011010111000010000000000
000000001000000101100010101001001010110100100000000000
001000000000001000000000000001000000101001010000000000
100000000000000111000010100101101000110000110000000000
110000000000101101100111100101100001110000110110000000
010010000000010001000111100101001001001111000000000001
000000000000000111000000000001000000110000110110000000
000000000000000111100011110101101000001111000000000000
000000000110000000000000011101001111110101010000000000
000010100000000000000011010111111000111000000000000000
000000001011010111000110001101011111101001110000000000
000000000000000000000100000111101100010100010000000000
000000000000000000000000000011111010010101010110000001
000000000000000000000010010000110000010101010000000000
000000000000001001000000001001011011110101000100000001
000010100000000001100000001101001101000101110000000000

.logic_tile 12 12
000000000000000101000110111001011110010110100000000000
000010000110001111000011110111000000010101010000100000
001001000000001001100011110001001101111100010000100000
100000100000001011000111100101001010111101010001000001
010000000100001000000011101011101111100100010000000000
010000000000000111000100000001001100110100110000000000
000001000000000111000110100001100000011001100100000000
000000100000001101100010110000101111011001100010000000
000000000000000000000000000001011100101000110000000000
000000000000000011000011101101101101011000110000000000
000000001110001111000110001111111101101101010000000000
000001000000000001010011101011111100011000100000000000
000000001110000000000000000101111001101001000000000000
000000000000001011000010010001101010010000000011000000
000000000000000001000110001011011011100000010000000000
000000000000000111000100000011111001111101010000000000

.logic_tile 13 12
000000000000100000000111111111101001010111100000000000
000010100001000000000011001001111000001011100000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000001111100011100001101100000110100000000000
000000000000001111100000001101111010001111110000000000
000000000000001011100111111101001000010111100000000000
000000000000000011100111111011011100001011100000000000
000000000000000001000010001011101110010100000000000100
000000000000000000000110000111101110001000000000000000
000000000000001000000010001000011010101000000000000000
000000000000000111000000001101000000010100000000000000
000000000000101011000000000101011010000111010000000000
000000000000000001000000000000001101000111010000000000
000000000000000001100000011101111101000110100000000000
000000000000000000000011111101101001001111110000000000

.logic_tile 14 12
000000000000000001100000011001011111110111110000000000
000000000000000000000011111101011111111001010001000000
001000000000000111100111101111000000000110000000000000
100000000000000000000000001011001010101111010000000000
010000000000001000000011110000011110010101010100000000
010000000000000011000010001101000000101010100000000000
000000000000000001000010000101101101010111100000000000
000000000000000000100000001101011000001011100000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001001001100111000011111110101000000000000000
000000001010101001000111110000100000101000000000000000
000000000000000001000110000011101111000000000000000000
000000000000000000100010001111011100000110100000000000
000000000000001001000110001111000000011111100000000000
000001000100000101000011101001001011001001000000000000

.logic_tile 15 12
000100000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000100
001100000000000001100110000000000000001111000000000000
100000000100000000100000000000001110001111000000000000
110010100000000000000000001000000000010110100000100000
010000000000000000000000000011000000101001010000000000
000000000000001000000000000000000001001111000000000000
000000000000001001000000000000001001001111000000000000
000000000000000101100010000011000000000000000100000100
000000000110000000000010000000100000000001000000000000
000010000001011000000000000000000000001111000000000000
000000000000100001000000000000001100001111000000000000
000000000000001000000110100000000000001111000000000000
000000000000000001000000000000001111001111000000000000
000000000000100000000000001000000000000000000100000100
000000000001010000000000000101000000000010000000000000

.logic_tile 16 12
000000000000100000000010101101100000101001010000000000
000000000001010000000011101101001110110000110000000000
001000100000000000000110000000000000000000100100000000
100001000000000000000010100000001001000000000000000100
010000000000000000000000001011011110101001010000000000
010000000100000001000000000011100000111100000000000000
000000000000100011100010100001100000000000000100000000
000000100001010101000000000000100000000001000000000100
000000000000001000000010010000011001111000010000000000
000000000100000001000010011111011001110100100000000000
000000100011001001100000000000000000000000000100000000
000001000000101001100000000101000000000010000000000000
000000000000000001100110010011101111111000010000000000
000000000000000000100110000000011010111000010000000000
000000000000101000000000000011001100101001010000000000
000000000001010001000000001001010000111100000000000000

.logic_tile 17 12
000000000000001000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001000000001001000000111100000000000000000000000000000
100000000000100101000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000001100000110000110110000000
000000000000000000000000001001001110001111000000000001
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001000000110000110100000000
000000000000000000000000001001001101001111000010000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000001110000000000000000000001110000011110100100101
000000000000000000000000000000000000000011110011000010
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000101000010000000000000000000000000000000
110000000000000101100010110000000000000000000000000000
000000000000000101000000000011000000101001010000000100
000000000000000000000000000101000000111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001101001110001011000000000000
000000000000000001000010011011111010010010100001000000
010000000001000000000000000000011010000100000111000100
010000000000100000000000000000000000000000000010000010

.logic_tile 2 13
100000000000000000000000000000001010000100000110000000
000000000000000000000011110000000000000000000010000100
001000000000001000000000000000011000000100000100000000
100000000110001111000000000000000000000000000000000100
110010100000001000000000000000000000000000000100000000
110001000000001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000001010111000000000001011000010100100100000000
000000000000100000000011001001001100011110100000000000
001000000000000101000010101101101010010100100100000000
100000000000000000100100001111001110011110100000000000
110000000000000011100000000001101100000001110100000000
010000000000000000100010110011111001001011110000000000
000000000000000011100111101011101100010100100100000000
000000000000000000100000001111101011010110110000000000
000010000000000000000010100111111000011101000100000000
000001000010001111000011000011111110001111000000000000
000000000000000000000010101011011101000001110100000000
000000000000000101000010101001001111000111110000000000
000000000000000101000000001000000000010110100000000001
000000000000001111000000001101000000101001010010000010
000000000000000000000000011001001010010100100100000000
000000000000000000000011101011101110101101010000000000

.logic_tile 4 13
000000000001000000000010100000000001000000001000000000
000000000000100000000100000000001101000000000000001000
000000000000000000000010100011011100001100111000000000
000000000000000000000100000000010000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000010110000001010110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000010100000001001110011000000000000
000000000001010000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001011110011000000000000

.logic_tile 5 13
000010000010000101100011111000000001011001100000000000
000000000000000000000110011011001000100110010000000000
000000000000001000000000000000011110111000010000000000
000000000000001011000010110001001011110100100000000000
000000000110001111000000011000001100011010010000000000
000010000000001001100010001111011010100101100000000000
000000000000000000000000001001111100101001010000000000
000000000000100000000011111101010000111100000000000000
000000000000000000000010000111001000010000010000000000
000000000000000101000000000000011110010000010000000000
000000000000000000000110111001011001000000110010000000
000000000000000000000010101011111111000011000000000000
000000000000001001100000000111001000000010100000000000
000000000000000101000000000111010000101000000000000000
000000000000000001100110010001001101010111100000000000
000010000000000000000011010101101111001111100000000000

.logic_tile 6 13
000000000000000111100110010000000001100110010000000000
000000001100001101000010001001001011011001100000000000
001000000000000000000110110000011000011010010100000000
100000001100010000000011000111011001100101100010100000
110000000001010101000111100101111000011110000000000000
000000000000000101100010110000011011011110000000000000
000000000000001111100011110101011011010111100000000000
000000000100000111100111101101001101001111010000000000
000000100000000101100000001101011100110101000101000000
000000000000000000000000000101111010000101110001000000
000000000000000000000010100011100000001111000100000001
000000000000000000000110100001101100110000110000000100
000000001100000000000000001101100000101001010000000000
000000000000100101000000001101101001001111000000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000101000000000000000000000010

.logic_tile 7 13
100000001010000001100000000000000000000000100100000001
000000000000000000000000000000001110000000000010000000
001000000000000000000000000101000001001111000000000000
100000000000001111000010110101101010101001010000000000
110000000000000001000110100000001010000100000100000100
110000000000001101000010000000010000000000000000000000
000000000000011000000000000000001010000100000100000000
000000000000100111000000000000000000000000000000000001
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000011001001000001110000110000000000
000010100000000000100000001001001000010110100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000100000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
100000000000000000000000010000000001000000100100000000
000000000000000000000011100000001000000000000010100100
001000000000001111100000010000011010000100000100000000
100000000000000111100011110000010000000000000000000100
010000000101010000000010100000000001000000100100000000
110000000110000000000000000000001001000000000001100000
000000000000000011100111101000000000000000000100000000
000000000000000001000000000001000000000010000000100100
000000000110000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000011100000000000000110000000
000010000001010001000000000000000000000001000001000000
000100000000000000000000000000000000000000100110000000
000100001000000000000000000000001001000000000001100100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001100000

.logic_tile 10 13
000000000110000000000010110101000000010110100000000000
000000001010100000000011110000000000010110100000000000
001000000000001000000010100001100000010110100000000000
100000000000000001000100000000000000010110100000000000
110000000000100001100110000111111111101000010000000000
110000000010011101100000001011101011110100000000000001
000000000000000000000110000101011110101001010000000000
000000000000000101000000001001010000111100000000000001
000000000000000000000000010000000000000000100100000000
000000001000000000000011110000001101000000000010000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000010000000000111000000011010111000010000000000
000001000000000000000100001001001011110100100000000000
000000000000001000000111010000000001000000100100000001
000000000000000001000011000000001111000000000010000001

.logic_tile 11 13
000000000000001101000111110011111000101000000000000000
000000000000000111000010010111001111100100000000000000
001010100000001111000010111001011010101000000000000100
100000000000100111000110000101111100100100000011100010
010000000000000111100011111011001001111000000010000100
110010100000000000000011001111011010010000000001100000
000010000001100101000011110000011000100101100100000000
000000000110011101000110101011001000011010010010000000
000000000000100001000110011101101110111100000100000101
000000001110001001100110100111110000000011110000000000
000000000000000001000000000011011000101000010000000010
000000000000000000000000001001111100000100000001100000
000010000000011001000111010111101010101000010000000000
000001000000000001000011000001011100101110010000000000
000000000000000001100110100101011011111000000000000000
000000000000000101100000000111011001111100000001100100

.logic_tile 12 13
000001000000001011100010111111101111110101000110000000
000010100000001101100011011001101011001010110000000000
001000000000100111000000011001001100111001010000000000
100000000111010000000011101011001010100010100000000000
010000000000000001100011101101101100111001000000000000
010000000110000111000000001011001100111010000000000000
000000000000000001100010011011011111111000110000000000
000000000000000001000111010011001101011000100000000000
000000000000001101100000011011111110010010100000000000
000000000000001011000011010101101100000010000000000000
000000000000100001000111000101001100010110100000000000
000000000001010000000011101001110000101010100000000000
000000000000001000000110010001101110100100010000000000
000000001110000111000011100011011111111000110000000000
000000000000000111000000011011001010111000000000000000
000000000000001001100011101101001000111010100000000000

.logic_tile 13 13
000000000000000000000111110001011110010111100000000000
000000000000001001010111111001111010001011100000000000
000000000001001011100010100001011011101000000000000000
000000000000100011000000001011001111110110110000000000
000000001000001011000010101101001011100000000000000000
000000000000000001000010101101101111000000000000000000
000000000000000111000110001000011100010011100000000000
000000000000000001100010100111011100100011010000000000
000000000000000001000111000101101100100011110000000000
000000000000001111100110000001111111111011110000000000
000000000000000111100000010011011101010111100000000000
000000000000000011000010111001101010000111010000000000
000010100000000111000110000111011000100000000000000000
000000000100000111000000001101011110000000000000000000
000010100000000000000111001011011001010111100000000000
000000000000000001000111110001001100000111010000000000

.logic_tile 14 13
100000000001010111100011100011101111000000010000000000
000000000000001011100000000101001000001001010000000000
001001000000110101100000011111111010000000000000000000
100010100001111001000010100001111110000110100000000000
000000000000001011100111000111101100000110100000000000
000000000000000111100110010111111100001111110000000000
000000100000001111100010000001011100010111100000000000
000001001010001011100010100011011011001011100000000000
000000000001001001000010000001001011010111100000000000
000000000000101111000000000111001010001011100000000000
000000001100000001000000001111011001011111110100000000
000000000000000001000011001101111110111111110000000000
000000000000000111100110001001001110101000000000000000
000000001100001111000011110001111011100000010001000000
000000000000101000000110001000011100101000000000000000
000000001011010001000010000101000000010100000000000000

.logic_tile 15 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001001000000000101100000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000011101000000000010110100000000000
010000000000000000000000001111000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000011100000011110000000000
000000001010000000000000000000000000000011110000000010
000000001100000101000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100001000101000000000000000000000000000100000000
000000000000100000100000000111000000000010000000000000
000000000000100000000010100000000001000000100100000000
000000000011000000000000000000001000000000000000000000

.logic_tile 16 13
000000100000001001100111010000000001011001100101000000
000001000000001011000011011001001101100110010001000000
001000000000000101100110101000001011101000110000000000
100000000001010111000011101101001001010100110000000000
010000000000000011100111000011111000111101010000000000
110000000000000111000110100101100000101000000000000000
000000000000000000000010110000011001100101100100000000
000000000000000000000010100101011111011010010010000100
000000000000000011000000001111000001110000110100000000
000000000000000001000000001101001000001111000001000001
000001001110000000000011110001000000110000110110000000
000010100000000000000010111101001001001111000000000000
000000000000001011000010010111011110000000100000000000
000000000000001011000110000011101110010000110000000000
000001000000001000000000010111001100010110000000000000
000010100000001011000011000011101000000001000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001101111110010100100000000
000000000000000000000011001001101101110000000010000000
000000100000100000000000000000000000000000000000000000
000001000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000010000000000001001111000100000000
100000000000000000000100000000001110001111000010000000
010000000000000000000000010000001100000100000100000000
010000000000000000000010000000010000000000001010000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000001010101010100000000000
000000000000000000000000000111010000010101010000000000
000000000000000000000000010101111101110100010000000000
000000000000000000000010100000111001110100010000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000001110000011000000000000
110000000000000001000000000000001011000011000001000000

.logic_tile 2 14
000000000000000101100000011000000000110110110000000000
000000000010000000000010100011001010111001110000000010
001000000000000101000000000101111110101000110000000000
100000000000000000100000000000101011101000110010000100
110000000001010011100000000011111000100011010000000000
110000000000100000100010100000001100100011010000100000
000000000000000000000010000001000000010000100000000000
000000000000000000000000000000101000010000100000000000
000000000000000000000000000111100000111001110001000000
000000000000000111000000000000101110111001110000000000
000000000001011001100000000111111010000010100000000000
000000000000100001000000001101010000101011110000000000
000000000000100001000111100000011110000100000100000000
000000000001000000000100000000010000000000000000000010
000000000000000011100000001011000001010000100000000000
000000000000000000100010110001001100111001110000000000

.logic_tile 3 14
100000000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
001000000000000000000000001011100000100000010000000001
100000000000000000000010101101001111000000000010000000
110000000000000000000110101000000000000000000100000000
010000001000000000000000000111000000000010000000000000
000000000000000000000000011000000000000000000000000000
000000000000000000000010101111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000010000000001111000000000000010000000000000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000011110000011011110000000000000101
000000000000000101000000000000001000000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 4 14
000000000000000101000010100101101000001100110000000000
000000000000000000100110010000100000110011000001010000
001000000000000000000000010111101100011010010000000000
100000000000000000000011100000011000011010010000000000
110000000000001000000010010111101010110011000000100000
000000000000001111000111111001111011001100110000000000
000000000000000001000000011101100000001111000000000000
000000000000001101000010000101001100110000110000000000
000000100000000001000000000101000001001111000000000000
000001000000101001000010010011001101110000110000000000
000000000000000000000000000001011000111100000100000000
000000000000001001000010101101110000000011110010000000
000000000000000000000000000011011011011110000000000000
000000000000000001000000000000001010011110000000000000
000010100000010001000000010011100000001111000000000000
000001000000000000000010100111001001110000110000000000

.logic_tile 5 14
100000000000010000000010110111101000011010010000000000
000000000100100000000111100000011010011010010000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100010000000000000000000000000000000
110000001100000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001101100000001101011010000011110010000000
000000000100000011000000001011110000111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000000000000011111001100001111110010000000
000001000000000000000011001111101001110000000000000000
000000000100001000000110000000001100000100000100000000
000000000000000011000000000000000000000000000000000000

.logic_tile 6 14
100100001110001000000110000000001010000100000100000000
000000000000000111000010010000010000000000000000000000
001000000000000000000011110000000000000000000100000000
100000000000000000000011010011000000000010000000000100
110000000000001000000000010000000000000000100100000000
010000000000001001000011110000001001000000000000000000
000010000000000000000010101000000000000000000100000000
000001000000000000000000001001000000000010000001000000
000000001010000001000000000000000001000000100101000000
000000000000000000010011110000001001000000000000000100
000000000010000001000000000000000000001111000000000001
000000000000000000000000000000001010001111000000000000
000000001100000000000000000001011101111000010000000000
000000000000000000000000000000101011111000010010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 7 14
100000000000101000000000000000000000000000100100000000
000000000001010111000011110000001011000000000000000000
001000000000000000000011100000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000000000111000011100011000000000000000110000001
010000000000001111100110100000100000000001000000000000
000000000000010000000011101000000000000000000100000000
000000000000110000000100001001000000000010000001000001
000000000000000000000010000000001010010000000000000010
000000000000000000000000000111001000100000000000100010
000010100010000000000000000000001010000100000110000001
000001000000000000000000000000000000000000000000000000
000000001010000011100000000000000001000000100100000000
000001000000000000000010010000001011000000000000000000
000000000000000000000000000000000000001111000000000001
000000000000000000000000000000001011001111000000000000

.ramt_tile 8 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
100000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000101000010110000000000000000000000000000
100000000000101111000010000000000000000000000000000000
110001000110000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000100001011001100110100000011110000100000100000000
000001000000100011000111110000010000000000000001000100
000001000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000001010000000000000000001100001101001010000000000
000010000000000000000000000001001001110000110010000000
000000000000000000000000001101111000101001010000000000
000000000000000000000000000101100000111100000000000000
000001000010000000000010000101111001111000010000000100
000000000000000000000000000000111010111000010000000000

.logic_tile 10 14
000000001000000000000000010000000001000000100100000000
000000000010000000000011100000001111000000000000000000
001000100001000011100011110000011010000011110000100000
100000000000000000100111010000000000000011110000000000
010000001100000000000000000000001010000100000100000000
010000000000000000000011100000010000000000000000000000
000000000000000001100000000000000001000000100100100000
000000000000000000000000000000001000000000000000000100
000001001000000000000000000000011100000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000010000000010001000000000000000000100000000
000000000001100000000000001001000000000010000000000000
000000001000000000000000010111000000010110100000000000
000000000000000000000010000000100000010110100000100000
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 11 14
000000000000000111000000001111001011101001000000000000
000000000100001101000000001011111110111001100000000000
001001001100000001100111100111111001001011100000000000
100000100000000111000000000000101100001011100000000000
110000000000000000000000010111111100111100000110000000
000000000110000000000011001011110000000011110000000000
000011100000000000000000000111001101100101100100000000
000000000001001001000000000000101110100101100010000000
000010100001000001100010011001001111111001000000000000
000000000000000111000011100011001110111010000000000000
000000000100101001000111001000000000100000010000000000
000000000001000011000110000101001101010000100000000000
000000000000001011100011100001111000000110100000000000
000000001100000001100110000000011110000110100000000000
000001000000000001000010000001011110000110000000000000
000000001000001111000011110011001111001010000000000000

.logic_tile 12 14
000000001111000011100111011011101010111000110010000100
000000100000100111000011010001111100111001110001000000
000000000000001111000110000001011011010111100010000000
000000000000001001000010111011011100001011100000000000
000000100000001111100010001111111001010100000000000000
000001000000000111000010111001011011001000000000000000
000000000000000000000010010111100001100000010000000000
000000000000001111000011010000001011100000010000000000
000010000000000111000111000111111000111001010000000000
000001000000000111100100001101101000010001010000000000
000000000000001011100111000001011111010111100000000000
000000000000000011100000000011101010001011100000000000
000001000000000101000000000101001001000110100000000001
000010000000001001100000000101011011001111110000000000
000010000000100011100000000011101110010111100000000000
000000000001000011100010000111001000001011100000000000

.logic_tile 13 14
100000000000000011100010111011111000000001000000000000
000000000000000111000110000011011011001001000000000000
001010100000011111100111111101111100010111100000000000
100000000000000111100011000111011010001011100000000000
000000000000001111100110110101101110001001010000000000
000000000000001111000010100000101101001001010000000000
000000000000000111000111110001001110000000010000000000
000000000000001001000110000001101100100000010000000000
000000000000001001100000000001001010011111110110000000
000000000110000001000011100001111100111111110000000000
000000000000001001100011100111111001010111100000000000
000000001010001101000011101111111010000111010000000000
000000000000000111000010000101111100010111100000000000
000010000000000001100010001111011010001011100000000000
000000000000101000000011101001111011010111100000000000
000000000000001111000011110001011111000111010000000000

.logic_tile 14 14
100000000000001000000010001111111101000110100000000000
000000000000000001000010101001111000001111110000000000
001000000001101101000111100011011110011111110100000000
100000000001011011100111111111111001111111110000000000
000000000000000101000010000101011001010111100000000000
000100000000000001000010010011111101000111010010000000
000000000001000011100110100001001000101000000000000000
000000000000101111000000000011010000000000000000000000
000000100000100101000110010011101011111000000000000000
000001100001001111100011111101001010010000000000000000
000000000000000001000010000101011011011111110100000000
000000000000000000000110011011011010111111110010000000
000000000000000001000111110011111001111110000000000000
000001000000000000100110011111001001101010000000000000
000000100000001000000110000101001111010111100000000000
000000000000000101000010101101101110000111010000000000

.logic_tile 15 14
000000100000001001100000001001101100000110000000000000
000001000100001011000010001001111100000100000000000000
001000001100000111100110010001011011110101000100000000
100000000000000000100010100101011101000101110001000000
010000000000010111000010000000011100100101100110000000
010000000000000111000000001011001011011010010000000000
000001000000000001000010001101100001110000110100000000
000010100000000000000011101111001011001111000000000000
000010100000001001000111000111001101100101100100000000
000001000000001001000110000000101101100101100000000000
000000000000000001100010001101100001101001010000000000
000000000000000000000010001101001111110000110000000000
000000000000000000000000010011101011101000010000000000
000000000100000000000010100001101011110000100000000000
000000000000000000000010011101011110011100000000000000
000000000000000000000010000001011000001000000000000000

.logic_tile 16 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000100000000000010000000000000000000000000000
100000000001010000000011010000000000000000000000000000
110000000000000000000000001000001010111000010000000000
110000000000000000000010000101011001110100100000000000
000000001110100101100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110110000001100000100000100000000
000000000000000000000110000000010000000000000000100000
000000000000100000000110100011100000000000000100000000
000000000001010001000100000000000000000001000000000000
000000000000000000000010000000011101111000010000000000
000000000000000000000000001011011001110100100000000000
000000001110000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.logic_tile 17 14
000000000000000000000000001000000000000000000100000000
000000000000000000000011101111000000000010000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000010000000000000000000001000000000
000000000000000001000100000000001000000000000000001000
001000000000000001000010110101000001000000001000000000
100000000000000000100110000000001000000000000000000000
110000000000000111000000000000001000111100001000000000
010000000000000000000000000000001010111100000000000000
000000000000000000000110001111001000111001010000000000
000000001100000000000000001001001001110111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000000000001000000100110000000
000000000000000000000000000000001011000000000000100010
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 2 15
100000000000001000000000000111000000100000010000000000
000000000000000001000010101011101111111001110000000000
001000000000000000000000000000001100110000000000000000
100000000000000111000000000000001011110000000000000101
010000000000001000000110010011101111000001000000000000
110000000000001011000111011001001100101001000000000001
000000000001010000000000000000011110011100000000000000
000000000000000000000000000101011100101100000000000000
000000000000001101100110010011000000011001100000000000
000000000000000011000011000001101101101001010000000000
000000000000001011100000000000000001000000100100000100
000000000000000001000000000000001110000000000000000000
000000000000001000000010000000001101100011010000000000
000000000000000011000010000001011000010011100000100000
000000000000000011100110000111101110100110110000000000
000000000000000001000000001101011110101111110000000000

.logic_tile 3 15
000000000000000000000000001001111101100010110000000010
000000000000000000000011101111011011000010100000000000
000000000000000011100111011000000001000110000010000001
000000000000000000100110001001001000001001000000000000
000000000000000000000000010000011001010111000000000000
000000000000000000000010001001011111101011000000000000
000000000000001001100111010111011011011100000000000000
000000000000001011000111011101011101001000000000000000
000000000000000000000000001101111001100000000000000000
000000000000000000000000001001101010110100000000000000
000000000000001000000110001011100001010110100010000000
000000000000001101000100000101001000100110010000000100
000000000000000001000000001101111000010110100010000000
000000001110000000000000000011000000101010100000000110
000000000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 15
100001000000000001100110000001100000000000000100000000
000010100000000111000000000000000000000001000000000010
001000000000000001100000010001011101111000010000000000
100000000000000000000011110000001111111000010000000000
010000000000000111100010001000000000000000000100000000
110000000000000000100000000101000000000010000010000000
000000000000000011100111000011011110101001010000000000
000000000000000111000100000001000000111100000000000000
000000000000000000000000000000001001111000010000000000
000000000000000001000010001011011101110100100000000000
000000000000000111000000000000011001110000000000000000
000000000000000101000010100000011010110000000000100000
000000000000000000000000000011101110010100000000000010
000000000000000000000010010101010000000000000001000000
000000000000000101000000010101100000000000000110000000
000000001110000000000010100000100000000001000000000001

.logic_tile 5 15
000000000000001101000110000000011010000011110000000000
000000000000001001100100000000000000000011110000000000
000000000000000111100110000000000001001111000000000000
000000000100001111100100000000001001001111000000000000
000010100000001001000010100101000000101001010000000000
000001000000100111100110111111101010110000110000000000
000000000000001000000010100111111010111000010000000000
000000000000001001000000000101111000110000000000000000
000000000001000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110011111000000101001010000000000
000000000010000000000010000001101011110000110000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001000001111000000000000

.logic_tile 6 15
000000000000000101000000000001000000010110100000000000
000000000000000000000010100000000000010110100000100000
001000100000000000000000010001000000010110100000000000
100000000000000000000010010000100000010110100000000000
110000000000001001100000000101000000010110100000000000
000001000000001001100000000000000000010110100000000000
000000000000010001000000001000000000010110100000000000
000000000000100001000000000111000000101001010000000000
000000000000100000000000000000000000001111000000000000
000000000001010000000000000000001110001111000000000000
000000000000000000000000000101000000010110100000000000
000001001000000000000000000000000000010110100000000000
000000000000000101100000001000000000010110100000000000
000000000010000000000000001001000000101001010000000000
000000000000001000000000001101011010111100000110000000
000000000000000101000000000101000000000011110000000000

.logic_tile 7 15
100000000000000001000110010101111000101001010000000000
000000000000000000000011100101000000111100000010000000
001000000000000011100010100000011000000100000110000000
100000000000000111000100000000000000000000000000000000
010101000000000101000111101111111000010111100000000000
010100100000000000000000000101011110001111010010000000
000000001110001101000000000000001010000100000100000000
000000000000000011100000000000010000000000000010000000
000000000001000101000000000001000000000000000100000000
000000000000100000100000000000000000000001000010000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001001101101111000010000000000
000000000010000000000000000011101010110000000000000000
000000000000101000000000000000000000001111000000000000
000000000001000001000000000000001001001111000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000010101100000110000110110000000
000000000000000000000011010011001001001111000000000000
001000000000000000000111000011111101011110000000000000
100000000000000000000110100000101111011110000000000000
110010000000001011100011100000011010111000010000000000
000000000000000011100000001001001100110100100000000000
000000000100001000000000000000011110100101100100000000
000010000000011101000000000101011111011010010010000000
000000001110000000000000011011100000110000110100000000
000000000000001111000011111001001010001111000010000000
000000000000100001000000001101001100110101000110000000
000000000000001111000010001001111110001010110010000000
000000000000001000000000011111100001001111000100000001
000000000000000111000010000011101101110000110000000000
000000000000000000000111000111100000101001010000000000
000000000000000000000111111111101010110000110000000000

.logic_tile 10 15
000000001110000001100000000001001010111000010000000000
000000000000000101000010100000011000111000010000000000
001010000000000011100111000101011011111000010000000000
100001000000000101000000000000111100111000010000000000
110000000000000000000111010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000010000000000000001000000101001010000100000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110101000000011101001111100111100000100000000
000010100100010001000100000111010000000011110000100000
000000000000000011100000001001000000101001010000000000
000000000000000000100000001001101110110000110000000000

.logic_tile 11 15
000000000000000000000000001111101010010110100000000000
000000000000000000000000000111010000101010100000000000
001000000000001101000110110111101010111100000100000000
100000000000001111100010100111100000000011110000000000
010000100000001101100011110001111100111000010000000001
110000000000000101000011100000101111111000010000000000
000000000000101011100110011011011011000111000000000000
000000000001010111100011010001011011000001000000000000
000000000001010000000000010101101010100101100110000000
000000000000100001000010010000001101100101100010000000
000000000000000001100110000001111011100101100110000000
000000000000000000100100000000001101100101100000000000
000010100000011000000010000011111000100101100100000000
000001000000001001000000000000011111100101100000000000
000000001100000001000011100000011001000111010000000000
000000000000011101100111111101011111001011100000000000

.logic_tile 12 15
000001000000000111000110100101101000101001010000000100
000000000000000000100011101001111011010100100000100100
000000000000001111000011110101011111010011100000000000
000000000000000011100111000000001000010011100000000000
000010100010010101100110001001001101000111000000000000
000001000100100000000000001101001000000001000000000000
000000000000000111000110010011011011100001010000000000
000000000000000000100011110111101100010000000000000000
000000000000011001100000011111111001010000000000000000
000000001010000011000011101001111101110000000000000000
000000000000000101100000011011001111010111100010000000
000000000000000001100010011111011100000111010000000000
000000100000010011100111100000000001100000010000000000
000001000010000111100100000111001100010000100000000000
000010100000000111100011111111101110000010100000000000
000000000000000000100111000001100000010111110000000000

.logic_tile 13 15
000000000001011011100010101001001010000001000000000000
000000000001101111100011111011001000010010100000000000
000010100000001111100000011001101111000000000000000000
000000000000000101000010000011101110000110100000000000
000000000000001111100000011001011111001001010000000000
000000000000001011100011000001111100000000000000000000
000000100001001001100110010101111111000000000000000000
000000000100000111000011111111101000001001010000000000
000000000000000111000111000011111011110010100000000000
000000000000000001000100000011111010110001100010000000
000000000001010001100010000001001001010000110000000000
000000000010000111100110000011011010011001110000000000
000000000000010001000010010111100000100000010000000000
000000000010000000000010100000101010100000010000000000
000000000000000001000010000111011110010111100000000000
000000000000000011100011101011111011000111010000000000

.logic_tile 14 15
000000000000000001000111010000001100010001110010100100
000000000000001001100011100001001111100010110010000100
000010100000000111000000001001101011000010100000000000
000000100000100101000011100111011111000000100000000000
000000001011011111100110010101000000101001010000000000
000000000000100101000010010111100000000000000000000000
000010000000001111100010000011011011100001010000000000
000001000001001001100011111001111010100000000000000000
000000000000010001100111101101101111010111100000000000
000000000100100000000011111011111001001011100000000100
000000001100001000000000000001001010011100100000000000
000000000000000101000010100001101101101100100000000000
000010000010010101000010011111101011000010000000000000
000010000000000000000111010011101010000001010000000000
000000000000000001000000000111101101111000000000000000
000000000000001101000010001011011000100000000001000000

.logic_tile 15 15
000010100000010111100010100011101010111000100010000101
000000000000001101100000000000101000111000100000100001
001000000000001000000111000000000000000000000000000000
100000000100001011000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000100000101100000000000000000000000000000000000
000000000000001001000000000111111100010111100000000000
000000000000001001000000000001111111000111010000000000
000000000000001000000110001001011001010000100000000000
000000001010000101010000000001111010010000010000000000
000000000000000001000111000101000000001001000000000000
000000000000100000000010001011001001010110100001000000
000000000000000000000010000111000000000000000000000000
000000000000000000000010100000100000000001000000000000
000010001110000000000010101011000001110000110100000000
000001000000000000000000000101001100001111000010000000

.logic_tile 16 15
000000000000000000000000001000011001111000010000000000
000000000000001101000000000101001000110100100000000000
001000001110101101010010101111100000101001010000000001
100000000001000001000010101101001010011001100000000000
010000000001001000000011101001100001110000110110000000
110000000000100011000000000001001010001111000000000001
000000000000100111000000001000011001100101100100000000
000000000001001101000010111001011101011010010000000000
000000000000000000000000001001111100101001010000000000
000000000110000000000000001001110000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010101000110000000000
000000000110000000000000000000001000101000110000100000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000001111000000001111101110000100000000000000
000000000000001111000010100101001101101100000000000000
000000000000001000000110000001101001010000010000000000
000000000000001011000011101111111001010000100000000000
000000000000000011000010101101111000100000000000000000
000000001000000000000010100001111000010010100000000000
000000000000000001100000011101101100111101010000000000
000000001100000000100010001001010000101000000000000000
000000000000000001100000000001011100001100110000000101
000000000000000000000010000000011010110011000000000000
000000000000000000000010000101001110110000000000000000
000000000000000000000000000011111000111001000010000000
000000000000001000000110010101000001001001000000000000
000000000000001011000010100000101110001001000000000000
000000000000001111000000001101000000001100110000000000
000000000000000001000000001011001000110011000000000000

.logic_tile 2 16
000000000000000000000011110011011000000111010000000000
000000000000000111000010100101001001010111100000000000
000000000000001001100110111001101101101001010000000000
010000000000001011000010000011111001101001000000000000
000000000000000101000000011101101000010111110000000000
000000000000000000100011010001110000000001010000000000
000000000000000101000110011011111010000001010000000000
000000000000000000000011011101001011000110000000000000
000000000000000001100011110000011010001100110010000000
000000000000000101000010010000011000110011000000000000
000000000000001101000000001011001101101011110000000000
000000000000000001000000000111011001100111110000000000
000010100000000000000000010101101101010110000000000000
000000000000000000000010010000111011010110000000000000
000010100000000000000000001000000000000110000000000000
000000000000000101000000001001001111001001000000000000

.logic_tile 3 16
000010100001011001100010110111011100110001010100000000
000000000000000101000010000001101001110010010000100000
001000000000000101000010101011001111111101010000000000
100000000100000101100111110101111000111001110000000000
010000101100001000000110111011111100101001010000000000
100001000000000011000010101001100000101010100000000000
000000000000001000000111010101011111101000110000000000
000000000000000101000011000001101001100100110000000000
000001000000000000000000000101111010111001110000000000
000000000000000000000010101011011110111101010000000000
000000000001011111000010000111111101110110010000000000
000000000000100001000100000101101001011001100000000000
000010000000000001100010011001011111010100100000000000
000000000000000000100011101001101000010110100000000000
000000000000000001100110001011011010000001010000000000
000000000000000101000000000101111011010000100000000000

.logic_tile 4 16
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000001000
000000000000001111100000000001111010001100111000000000
000000000000001001100000000000000000110011000000000010
000000000000000001100000000001101000001100111000000001
000000001010000000100000000000000000110011000000000000
000000000001000001100110000101001000001100111000000001
000000001110010000100100000000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001000110011000000000000
000010000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000010
000010000000000011100010100000001000001100111000000000
000000000000000000100000000000001111110011000000000010
000000000000000000000000000111001000101010100000000000
000000000100000000000000000000000000101010100000100000

.logic_tile 5 16
000000000000000000000000010101000000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000000001100111100101011010001100111000100000
000000000000000000100000000000000000110011000000000000
000000000000001001100000010101001000001100111000100000
000000000000001001100010010000100000110011000000000000
000000000000001001000000010000001001001100111000100000
000000000000000111000010010000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000000001001110011000000000000
000000001100000000000000000000001001110011000000000100

.logic_tile 6 16
000000000000000101000011100000000000000000001000000000
000000000000000000100000000000001011000000000000001000
000000000000000000000110000000001011001100111000000000
000000000000000000000100000000011010110011000000000000
000000000000000000000010110001101000001100111000000000
000000000000010000000010110000100000110011000000000000
000000000000000000000010000101101000001100111000000000
000000000000000101000000000000100000110011000000000000
000001000000000000000000000101001000001100111000000000
000010100000000000000000000000100000110011000000000000
000000000000000000000010000000001001001100111000000000
000000001100000000000000000000001101110011000000000001
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001110011000000000100

.logic_tile 7 16
100000000000000011100000000111111010111000010000000000
000010100010010000100011110000101011111000010000000000
001000000000000000000000000000001101011010010010000000
100000000001010000000000001101011011100101100001000000
010000000000000000000110110000001110000100000110000000
010000000000000111000010100000000000000000000000000000
000000000000001000000000001101000001001111000000000000
000000000000000001000010101111101010110000110000000100
000000000000000000000000010101000000000000000101000000
000000001000000000000010000000000000000001000000000000
000000000000000000000000000000000000000000000110000000
000000000000010001000000000001000000000010000000000000
000000000000100000000000000101101010101001010000000000
000000000000000001000000001011110000111100000000000000
000000000000000000000000010011100000000000000110000000
000000000000000000000010000000000000000001000000000000

.ramt_tile 8 16
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 9 16
000000000000011000000000000000011010100101100100000000
000000000000100011000010001001011000011010010010000000
001000000000000000000010110001101100111000010000000000
100000000000000000000011010000111111111000010000000000
110000000000000000000111000000011010111000010000000000
000000000000000000000000001001011000110100100000000000
000000000000001000000111100101011011100101100100000000
000000000000001111000011100000111001100101100011000000
000110000000000000000000010000000000000000000000000000
000101000000000000000010110000000000000000000000000000
000100000000000000000000000011011000111100000101000000
000100000000000000000000001111110000000011110000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000010000000000000000011110010000000
000000000001010000000000000101101011101101000100000000
000000000000100000000000000000111001101101000000000010

.logic_tile 10 16
000010100000000000000000001000001100111000010000000000
000001000000000000000000001001011101110100100000000000
001000000000000000000110100000000000001111000001000000
100000000000000000000111100000001100001111000000000000
110010100000001000000000000000001101100101100100000001
000001000001000001000000001011011001011010010010000000
000000000000000000000000010000011111111000010000000000
000000000000000000000010000011011011110100100000000000
000001001110000101000110000001100000001111000100000000
000010000000000101000010100011101110110000110000000010
000000000000000000000000010000001100000011110000000000
000000000000000000000011110000000000000011110001000000
000100000000000001100010100000011000101101000000000000
000100000000000000100000000011011110011110000000000000
000000000000000000000010000011101110101001010000000000
000000000000000000000000000101110000111100000000000000

.logic_tile 11 16
000000000000001000000010111000011000100101100100000001
000000000000000101000110111101011111011010010000000000
001000000000001011100110110111011011101101000100000000
100000000000001011000010100000111001101101000000100000
110000000000001101000111101111000000110000110100100000
000001000000001011100000001001001010001111000000000001
000000000001001000000010110011111101001011100000000000
000000000000000001000111010000011000001011100000000000
000010100000000000000000000000001000100101100100000000
000001000000000000000000001101011000011010010000000000
000000000000100000000000000011111001000111010000000000
000010100001001001000011110000001010000111010000000000
000000000000001000000010100101101010100101100110000000
000000000001001111000100000000101001100101100000000000
000010100000000000000000001001000000110000110100000000
000000000000000000000000001101101010010110100010000000

.logic_tile 12 16
000000100000000000000000000001111000000000000000000100
000001000100000000000011101001011110000001100000100000
000000000000001111100011110011111111000001000010000000
000000000000001011000111011111001101000010100000000000
000010100000000011000111111101101110010111100000000000
000000000010000000000011101011001101001011100000000000
000000001010001111000000010011101011010011100000000000
000000000110000101100011100000101110010011100000000000
000000000000000011100010101011111110010110100000000000
000000001000000000100010101111000000101010100000000010
000000000000000111000011110001100000101001010000000000
000000000000000001100110011011100000000000000000000000
000000000001010011100000010111101100010111100000000000
000000000000000001000010001101101010001011100010000000
000000001010001001100010001101111000111110110000000000
000000000000001011000110001101001011101101010000000000

.logic_tile 13 16
100000000000000111000000000001101010010111100000000000
000000101000001111000010100111011010001011100000000000
001000000000000111000111110101011101000110100000100000
100000000000000111000111010101101011001111110000000000
000000000000000111000011101101011011000110100000100000
000000000000001111100010111011111111001111110000000000
000000000000001011100110011000001001100011110100000000
000000001001000111100011100011011111010011110010000000
000000000000000001000000001111111000111101010000000000
000000000000000111000011101101001000010000100000000000
000000000000000001100000010001111001001000000000000000
000000001110001001000011010001011010100100000000000000
000000000000000111100000000011011011001101010000000000
000000000000100000100000001011001010001110010000000000
000000100000000000000011111011101101101001000000000000
000000000000001001000010001001001110110110010000000000

.logic_tile 14 16
100000000000001000000000000011011101110100010010100100
000000000000001011000000000000001001110100010001100000
001000000000001011100110000101011011000001000000000000
100000000000000111100010100101001011000010100000000010
000000100000001111100110000001101111011111110100000000
000001000010000101100000000000111101011111110010000000
000000000000001001100111010001001110101000000000000000
000001000000000001000011110000000000101000000000000000
000000100000100001000011110111101101000000000000000000
000000000000000000000010101011011000001001010000000000
000000000000000101100111010011111110101000000000000000
000001000000000101000110000000000000101000000000000000
000000000001000101000000011011111110000001000000000000
000000000000000000000011111101111011001001000000000000
000000000000011001000010101000011111100000000000000000
000000000000100111100110100101011000010000000000000000

.logic_tile 15 16
000000000000000000000110001101011110000001010000000000
000000000000000000000100000011010000101001010000000000
000001000000000000000000011111011110000000000000100000
000000101110000000000011000011111111100000000000000100
000000000000000001100000000001000000100000010000000000
000000000000000111000000000000101010100000010000000000
000001000000000000000000000111101111000100000010000001
000000100000000000000000001111011101000000000001000000
000000000000000000000000001001000000010110100000000000
000000000100000000000000001001101110011001100001000000
000000000000001101000010100000011101111000100000000000
000000000000000011000000000101001111110100010000000000
000000000001010111000010101111011100000000000000000001
000000000000000000000010101111101111000001000010100010
000010000110000101000010101111101110000000000000000000
000001000000000000000011100011111111000000100001100000

.logic_tile 16 16
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
001000001100000101000000000000000000000000000000000000
100000000001000000100000000000000000000000000000000000
110000000001000000000010101001101010000010000010000001
110000000000100000000110111101011011000000000001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000111100000000001000000100100000000
000000000010000111000100000000001101000000000000000000
000000001100000000000000000011000000000000000100000000
000000000000001111000010000000000000000001000000100010
000000000001000000000010000000000001000000100100000000
000000000000100000000000000000001100000000000000000000
000000001100000000000000000101011011100000000010000001
000000000000000000000000001101111000000000000001100000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100010
000000000000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000001
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000001001100111010101111010111001010000000000
000000000100000001000110011011011100111011110000000000
000000000000000000000000001001111111101110010000000000
000000000000001101000010110111111010011110100000000000
000000000000000101000110010111000001111001110000000000
000000001010000101100010010101101110100000010000000000
000000000000000000000000000001101001010000000000000000
000000000000000101000010111001111010110000010000000000
000000000000000001000111100001001100101101010000000000
000000000000000001100010001101001000011101010000000000
000000000000001000000000011101001100111001110000000000
000000000000000001000011011111001101010100000000000000
000000000000000000000000001101001000111001100000000000
000000000000000000000010001011111010010110000000000000
000000000000000001000011110011111000001000000000000000
000000000000001111000110000011001010101110000000000001

.logic_tile 2 17
000011000000111011100000001111111101111001010000000000
000000000000000111100011111011101100111111010000000000
000000000000000001100110000101011010100000000000000000
000000000000000101000000000001111100110100000000000000
000000100101000000000111000001111111000000010000000000
000001000000111111000010000011001010000010100000000000
000000000000000111100010101001011001011111110000000000
000000000000000001000000001001001010011110100000000000
000000000010001101000000001101001011101100000000000000
000000000000000001000000000001101111111100000010000000
000000000000001101100000011011100000000000000000000000
000000000000001001000011001111000000010110100000000000
000000000000000000000000000000001010000000110000000001
000000000000000000000000000000001001000000110000000000
000000000000000000000011100101011110000001110000000000
000000000000001101000110110011111000000000100000000000

.logic_tile 3 17
000000000000000000000010110111111000110001010000000000
000000000000000000000011110000101101110001010000000000
001000000000010111100110010011000001101111010100000000
100000000110100000000011110101001011000110000010000100
010000000000000000000110100001101111110100010000000000
100000000000010101000000001001001100100000010000000000
000000000100001111000000000011101011101000010100000000
000000000000000111100010100000111001101000010000000000
000000000000001000000000000001111101101110000010000000
000000000000001011000010100000011001101110000000000000
000000000010001000000111011101100001000110000000000000
000000000000001101000010000001001010011111100000000000
000000000000001000000110100001011111110010100000000000
000000000000001101000000001111101111110011100000000000
000000000000101101100110001001011110101000000000000000
000000000000000011000010100111100000111101010000000000

.logic_tile 4 17
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001110000000000000001000
001000000000001000000110000000000001000000001000000000
100000000000000101000010110000001101000000000000000000
010000000000000000000000000000001000111100001000000000
100000000000000000000000000000001110111100000010000000
000000000000000001000000000001101001100011110000000000
000000000000001101000000000111001001111011110000000000
000010000000000000000000000101111111001000000000000000
000000000000000000000011111011011110001101000000000000
000000000110000111000011100000011011010110000100000000
000000000000001111100100000001001101101001000000000000
000000000001010111000000001011100000111001110000000000
000000000000000111000000001001001001010000100000000000
110000000000000111000000011001011000111101010000000000
010000000000000000100010000011110000101000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010111001010100101100100000000
000000000000000000000011100000011000100101100010000001
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 17
100000000000001000000000011000000000000000000100000000
000000000000001001000010000111000000000010000000000000
001010101110000101000110000000011010000011110000000000
100000000000000000000100000000010000000011110000000000
010000000000000101000011100101101110111000010000000000
110000000000000001000100000000011000111000010000000000
000000000000000001100011100001000001001111000000000000
000000000000000101100110101111001010110000110000000001
000000000000001000000000000101111111111000010000000000
000001000000000101000000000000111111111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010001100000101001010000000000
000000000000000000000010100011001001110000110000000000
000000000000100011100110111101101010001010110000000001
000000000001010000000010001001001010111010000000000000

.logic_tile 7 17
100000000001000111100011100101100000000000000110000000
000000000000000111100000000000100000000001000000000000
001000000001010111100011100000000000000000000100000000
100000000000100000100100000011000000000010000001000000
010000000000001001100010001000000000000000000100000000
110000000000000101000000001101000000000010000010000001
000000000000000000000010000001000000000000000100000100
000000000000001101000010000000000000000001000010100000
000000000000000001000000000001100000000000000100000001
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000001011111000010000000000
000000001110000000000000000101001010110100100010000000
000000000000000000000000000001011001000010000001000110
000000000000000000000000000000101111000010000001000000
000000000000000000000010000000000000000000100100000100
000000000000000000000000000000001000000000000000000000

.ramb_tile 8 17
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000101000000000001011001110100100100000001
000000000000000000000000000000011001110100100000000100
001000000000000101000111110000001011100101100100000001
100000000000000000100011011111011000011010010000000000
110000000000000101000011110111101111111000010000000000
000000001100000000100010000000011010111000010000000000
000000000000000101000010100001100001110000110100000000
000000000000001101100110110001101001001111000010000000
000000000001000000000000010111011011100101100100000000
000000000000000000000010100000011011100101100010000000
000000000000000000000000000101011100111100000100000001
000000000000000000000011111101010000000011110000000000
000000100000001000000000011101000000101001010000000000
000000000000000111000011101011101010110000110000000000
000000000000000000000000011000001101100101100100000000
000000000000000001000010001111011010011010010010000000

.logic_tile 10 17
100000000000101000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000100100000000
110000000000000000000011100000001000000000000001000000
000001000110000000000000000000000000000000100100000000
000000100000000000000000000000001011000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000001010000000000000000000000001111000000000000
000010101000100000000000000000001101001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
100001000000000111100010000000011010000100000100000000
000000100100000101000000000000010000000000000000000000
001000000000001111000000000011000000000000000100000000
100000000000000001100000000000100000000001000000000000
110000001100000001000010100000000000000000100100000000
110000000000000000100000000000001100000000000000000000
000000000000000001100000010000011100000100000110000000
000000000000001001000011010000010000000000000000000000
000000001100000101100011110011000000010110100000000000
000000000000000001000010110001101010011001100000000000
000000001010001000000000010001101011000111000000000000
000000000000000101000010001001011010000010000000000000
000000000000000000000010101001011001111000000010000000
000000001110100000000100000011001010111100000010100000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000

.logic_tile 12 17
000000100000000111100000011111011110000011100000000000
000000000000000111100011011001001011000001000000000000
000000000010001111100010100101101101101000010000100100
000000000000001011000010110101111111000100000001000000
000000101100001111100010100011001110101000010000000000
000001000000001111100011110111001010010101110000000000
000000000000000111100010101011011110110011110010000000
000000000000000000100100001001011010100011010001100000
000010000000001001100110110001111110100000010000000000
000001000010000001100010001111011000010000010000000000
000001000000000000000000000000011011110000000000000000
000010000000001111000000000000001000110000000000000000
000010100000001101100110101001001100000110100000000000
000001000100011011000100000101011001001111110000000000
000000000000001000000110010001111100101011110000000000
000000100000000011000011001101000000111100000000000000

.logic_tile 13 17
000000100000000111100011111111011110010100000000000000
000000000010001001100110000101101110001000000000000000
000000000000001111100011111001001111110101010000000000
000000000000000111100111101011011100110100000000000000
000000000001001111000111110001011000000100000000000101
000001000010001111100011001101111010000000000000000000
000000000000000101100111111101001010000000000000000000
000000000000001111000111111001101001000000100000100000
000000000000011101100000001001001010010111100000000000
000001000010101011100000000011001001001011100000000000
000010100000000101100111101001011110010111100000000000
000001000000000111100000000001111110000111010000000000
000000000001001011100111001101101100010111100000000000
000000001000000011000111101001001100000111010000000000
000000000001001000000011101101111000000110100000000000
000000000000000001000100001101101011001111110000000000

.logic_tile 14 17
100000000000001001100110100001001111010000100000000000
000000000000000001100010010101101001000000010000000000
001000000001001001100111110111101110101000000000000000
100000000000000011000110100000010000101000000000000000
000000000000101101000111010101011111011111110110000000
000000000000010101100011000001011100111111110000000000
000000001100100111000000011001111101010111100000000000
000000000001011001100010011101011001001011100000000000
000000100000001001100111000001101100000001000000000000
000000000110000111000000000111001011000001010000000000
000000000000101000000000010001001100010111100000000000
000000000000000001000011011101101000001011100000000000
000000000000000101100011101101101010101000000000000000
000000000000000111000000001111011011010000100001000000
000000000000000101100010100111111010010111100000000000
000000000000000000000010111011001000000111010000000000

.logic_tile 15 17
000000000000000000000000000011111100000000000000000001
000000000000000000000000001011011111100000000001100010
000000000000000000000000001111001101000000000000100000
000000000000000000000000000011111101010000000001000000
000000000000010000000000000011111100000000000000100001
000000000000000000000000001111011101000000100001000000
000000000000100000000000001111001101001000000000100001
000000000001010000000000000011111101000000000001000001
000000000000000000000000010011111100010000000010000000
000000000110000000000010101011011111000000000000100000
000000000000000101100110101011001111000000000010000000
000000000000010000000000001011111100000000100001000100
000000000000010000000110100011111100000000000010000000
000000000000000000000000001111101101000000010010100000
000000000000000000000000001111001101000000100010000000
000000000000000000000000000011111101000000000000000010

.logic_tile 16 17
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000101000000000000111100000000000001000000000
100000000001001011000000000000100000000000000000000000
110000000000000000000110010101001000001100111100000000
010000000000000000000010000000100000110011000001000100
000000000000000000000000000101001000001100111100000000
000000000000010000000000000000100000110011000001000000
000000000000000000000000010000001001001100110100000000
000000000000000000000011010000001100110011000000000000
000000000000001001100000000000000001001111000100000000
000000000000010001000000000000001100001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000100000000000110000111100001001100110100000000
010000000000000000000000000000101100110011000001000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000001011000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000110000
001000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000001111000000001000000001010000100000000000
000000000000000001000010100101001011100000010000000000
000000000000000101000000001000000001001100110000000000
000000000000000000000010111011001110110011000000000000
000000000000000000000000001001001100101001000000000000
000000000000000111000010111001001000000010000000000000
000000000000000111000010111011001100000001010000000000
000000000000000000000110000011101111000011100000000000
000000000000001001100000010111101010001100110000000000
000000000000001011000010000000010000110011000000100000
000000000000001101100010000001101001111110100000000000
000000000000000011000100000111111000111001110000000000
000000000000001000000000011101000000001100110000000000
000000000000001011000010100011100000110011000000000000
000000000000001000000000000000000001000110000000000000
000000000000001011000000000101001011001001000000000000

.logic_tile 2 18
000000000000001011100011101111001010000010100000000000
000010000000001001000010101001011110000001000000000000
000000000000001001100110001011100000010110100000000000
000000000000001001100010111001101001010000100000000000
000000000000000101100000011001111100100000010000000000
000000000000000000000010010111101110101000000000000000
000000000000001000000000011001101011101001010000000000
000000000000000001000010100101001101010110000000000000
000000000000000001100110000011011001101000010000000000
000000000000000000000000000101001111101001010000000000
000000001110000001000010101001001010110000110000000000
000000000000000000000110111011001101100000110000000000
000000000000000101100000000001011010100001010000000000
000000000000000001000000001001011000010110100000000000
000000000000000011100010100101000001000110000000000000
000000000000000000100100000000001101000110000000000000

.logic_tile 3 18
000000000000000111110010101111111001111100000000000000
000000000000000111000010100111111001110100000000000000
001000000000001111000010110011101111001011010000000000
100000000000000001000110000001111010110100100000000000
010000000000001111000110001001011100100111010000000000
100000000000000011000010110101101010101011010000000000
000000000000000111100000000011111001000110100000000000
000000000000001111000000000111001110000000010000000000
000000000000100001100000010011001110000010000000000000
000010000000000000000010000001001001000011000000000000
000000000000000001100000010001111111100010010000000000
000000000000000101000010101101101110010010100000000000
000000000000001000000010011111101111000010100000000000
000000000000000011000010100101011101001001000000000000
000000000000001101100000001101001100111000100100000000
000000000000000011000010110001111010111100010000000010

.logic_tile 4 18
000000000000000000000111001011011000000111100000000000
000000000000000000000100000101111111001111110000000000
001000000000000000000110000111001100000011100000000000
100000000000000000000000000101001001000001000000000000
110000100000000000000000001000011101111010000000000000
010001000000001111000000000111011111110101000000000000
000000000000001101000000000000011010010101010100000000
000000000000000001000000001011000000101010100000000001
000000000001010101100110010111111100010100000000000000
000000000000001111000011110111100000111110100000000000
000000000000000101000010101011000000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000011100110001011011101000100000000000000
000000000000000000000100001111011110110111110000000000
110000000000000101100110101101101110110101000100000100
000000000000000000000010101001011101001010110000000000

.logic_tile 5 18
000000000000000000000011110011100000000000000000000000
000000000000000000000011100000000000000001000000000000
001000000000001000000000011000011000101010100000000000
100000000000001011000010001011010000010101010000000000
110000000001000000000110011111001110101010100100000100
110000000000001101000111010001010000010110100000000100
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000101001110101010100100000000
000000000100000000000000001101110000101001010000000100
000000001110001101100010100001011100001100000000000000
000000000000000101000010101001111010110000000000000000
000000000000001000000010000101001000000111100010000000
000000000000000101000110000000011001000111100000000000
000000000000000000000000000011101000000100100000000000
000000000000000000000000000101111001010010000000000000

.logic_tile 6 18
100000000000001000000111100101101001010010110000000000
000000000000001111000010100000111000010010110000000100
001000000000000000000010101001100000001111000000000000
100000000000000101000010101101001001110000110000000000
010000000000001001100010000000001010011010010000000000
110000000000001001100000001001001111100101100000000000
000000000000001000000110010000000000000000000000000000
000000000000000011000111000000000000000000000000000000
000000000000000000000000000001111110110011000010000000
000000000000000000000000000101101110001100110000000000
000000000000000000000000001101001111001100000000000000
000000000000000000000000000111001001000011000000000001
000000000000000101000010000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101111001011010010000000000
000000000000000101000000000000111010011010010000000000

.logic_tile 7 18
100000000000001101000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000
001000000001000111000000010101100000000000000100000001
100000000000100000000010100000000000000001000001000000
110000000000000101000000000001100000000000000100000001
110001000000000000100000000000000000000001000000000000
000000000000000011100000010001100000010110100000000000
000000000000000000100010100000100000010110100000000000
000000000000000000000000001000000000100000010010000000
000000100000000000000010011001001000010000100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000101000000011000001011010010111100000000001
000000000000011001000000000001011010001111100000000000
000001000000000111000000000000001100000100000110000100
000000100000000000100000000000010000000000000010000000

.ramt_tile 8 18
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
100000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000010000001100000100000100000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000111000011100000000000000100000000
000001000000000001000100000000000000000001000000000000
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000110100101100001101001010000000000
000000000000000000000000001001101100110000110000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 10 18
000000000000000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011100000000000000000001
000000000000000000000000001001000000000001010001000100
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000001000000000000000000001001111000101001010000100100
000000000000000111000010111001100000101011110000000001
001000000000000111100111110000000000000000000000000000
100000000000000000100011110000000000000000000000000000
010000000100000000000111100000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000100100000000000000101000001111001110000000001
000000100000000000000000000001101001101001010001100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111010100101100110000000
000000000001000000000000000000011001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000011100101000001011001100100100000
000000001000000000000011100000101100011001100000000000
001000000000000111100111000000000000000000000000000000
100000000000001101100100000000000000000000000000000000
010000000001001111100111111011011000111100000100000100
110000000000001111100111111011100000000011110000000000
000000000000000111100010010101011101110001100100000000
000000000000000111000011011101001001001101100000100000
000000000000000111000111000111001100111100000100000000
000000000000000000000100001001000000000011110000100010
000000000000000101100000001000000000100000010000000000
000000000000000111000011100101001010010000100000000000
000000000000000000000011100000001001010111000000000000
000000000000001111000000001111011000101011000000000000
000000000000100000000000001101111011101101010000000000
000000000000000000000000000011101011011000100000000000

.logic_tile 13 18
000000000000000001100111010101001111010111100000000000
000000000000001001000011001111011001001011100000000000
000000000000001101100110010101111100010111100000000000
000000000000000001000111100111111101000111010000000000
000000100000001111000111110000001000110000000000000000
000001001100000011000111000000011000110000000000000000
000000000000001111100111101001101101100000000000000000
000000000000001111100011101001001111000000000000000000
000000000000001001000010001011011011010111100000000000
000000000000000001000100001101001111000111010000000000
000000000000001000000000000111001011111001100000000000
000000000000000011000011100011001011110000100000000000
000000000100000001000011101001011000000001000000000000
000000000000000111000011010101001001000001010000000000
000000000000001000000111111011101010100001010000000000
000000000000000101000110010111011011010000000000000000

.logic_tile 14 18
100000000000001000000110111111101000011111110100000000
000000000000001111000010101101111011111111110000000100
001000000000101011100111110001111110101000000000000000
100000000001011001000110010000000000101000000000000000
000000000000000000000010111101101111000001000000000000
000001000000000000000010011111111010010110000000000000
000000000000000011100110011001011110101000000000000000
000000000000000000100011010001011111100100000000000000
000000000000000001000010100011011100010100000010000000
000000000000000000100000000000110000010100000000000110
000000000000100001100010101011101110000001000000000000
000000000001010001100000000111011111010010100000000000
000000000000000000000111001011011001010111100000000000
000000000000000000000010101001011010000111010000000000
000000000000101011100110111001011100000000000000000000
000000000001010001100010000011101011000110100000000000

.logic_tile 15 18
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000000000000000000111000000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000000000011110101001000001100110100100001
110000000000000000000010000000100000110011000001000100
000000000000100101000010101000001110001100110100100000
000000000000000000100100001111010000110011000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010110000000000000000
110000000000000000000010110000011001110000000010000110

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000100000000000000000000001000000100100000000
100000000000000101000000000000001010000000000000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000000000000000000000000001101100001001001000000000000
000000000000000000000000001101001000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000010100101000001000000001000000000
000000000000000000000110110000001001000000000000000000
000000000000000111000000000000001000111100001000000000
000000000000000000000010110000001010111100000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000001100110000000000
000000000000000000000000001001100000110011000000000000
000000000000000000000000000000001010001100110000000000
000000000000000000000000001101000000110011000000100000

.logic_tile 2 19
000000000000100001100000000101001010000010000000000000
000000000000000101000010110001011111000010100000000000
001000000000000011100011101001101001011011110000000000
100000000000000111000010100001011110101011110000000000
010000000000001001100110000001111011101011000000000000
100010000000001001100010111101101001101010000000000000
000000000000001000000110001101011101110000010000000000
000000000000000101000000001111001101100000000000000000
000000000100100000000110001000000001001100110000000000
000001000000000000000110001011001111110011000000000000
000000000000000001100110000101101110101001000100000000
000000000000000001100110110001101110101010000000000000
000000000000001111000110101000000001001100110000000000
000000000000000001000000001111001110110011000000100000
000000000000001001000010100011001111101000100100000000
000000000000000001000110111011101100101000010000000000

.logic_tile 3 19
000000000000001001100000001000011010010010110000000000
000000000000001001000000001101001000100001110000000000
001000000000001001100011101101111101001000000000000000
100000000000000101000000000011011011001110000000000000
110000000000000101000111010000001100001110100000000000
010000000110000000000110001101011100001101010000000000
000000000000001011100010111001100000001001000000000000
000000000000000001100010101101001011101001010000000000
000000000000011000000010111101100000001111000100000000
000000000010001101000111101101001000110000110000000000
000000000000000101100000011101111101111001010000000000
000000000000000000000010100011011001011001000000000000
000000000000000000000000000001111000010100010000000000
000000000000000000000000000101011011010110110000000001
110000000000000000000000000000011000000011000000000000
000000000000000000000000000000001000000011000000000000

.logic_tile 4 19
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001001100011111101111000010101100100000000
100000000000001011000011011001001101010110100000000000
110000000000001000000110010001001010100010110100000000
010000000000001001000111110000111001100010110000000000
000000000000001111100000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000000000011100101111000001101000000000000
000001000000000000000111111111101111001000000000000000
000000000000000000000000001001111000010110100000000000
000000000000000000000010000101100000010101010000000000
000000000000001000000011101111001010101110000000000000
000000000000000111000100001011001011000111010000000000
000000000000000000000000000011101010001111110010000000
000000000000000000000000000101111110000000110000000100

.logic_tile 5 19
000000000000000000000000011000001101000111100000000000
000000000000000001000010010001011010001011010000000000
001000000000001111100011101001000000100110010100000000
100000000000001111100000001101101010010110100000000000
110000000010000001100000001001101010010100100100000000
010000000000000001100010001011111000010110110000000000
000000000000000111100110000000001011100010110100000000
000000000000000000100110000101001011010001110000000000
000000000000000000000010101111101010010100100100000000
000001000000000000000010011101111000101001110000000000
000000000000000101100000011011100000110000110010000000
000000000000000101000011100111001111001111000000000000
000000000000000000000000001001111101001100110000000001
000000000000000000000010101111001110110011000000000000
000000001110001101000010111111111111010110100000000000
000000000000000101000011100011101000110011000000000000

.logic_tile 6 19
000000000001010000000000000000000001000000001000000000
000000000000100000000011100000001011000000000000001000
000000000000000000000010100001011010001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000000101000010000000001000001100111000000000
000000000000000101000010100000001011110011000000000100
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000001000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000110000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001010110011000000000000

.logic_tile 7 19
000000100000001000000000000000000000000000001000000000
000000000000000111000011110000001011000000000000001000
000000000000000101000000000000001011001100111000000000
000000000000000000000000000000011000110011000000000000
000000000001000111000010110101101000001100111000000000
000000000000100000100011100000100000110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000001111000011100000100000110011000000000100
000000000001000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000100000000000000000001001000001100111000000000
000000000000010000000000000000000000110011000000000000
000000000000010000000000000101101000001100111000000000
000000000110000000000000000000000000110011000001000000
000001000000000000000000000101001000101010100010000000
000010100000000000000000000000000000101010100000000000

.ramb_tile 8 19
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000100101000000010001100000010110100000000000
000010100001010000000011110000100000010110100001000000
001000000000000101000010101000000000010110100000000000
100000000000000000000000000101000000101001010001000000
110000000000000000000000001000000000000000000110000000
010001000000000000000000000101000000000010000010000000
000000000000000111100000000000000001001111000000000000
000000000000000101100010100000001000001111000001000000
000000000000000000000000010101111000111000010000000000
000000000000000000000011110000111001111000010010000000
000000000000000000000000000000000000010110100010000000
000000000000000001000000000001000000101001010000000000
000000000000000000000000000111100000010110100010000000
000000000000000000000000000000000000010110100000000000
000000000000001000000000000011100000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 10 19
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000010101100000010110100000000000
100000000000000000000011100000100000010110100000000000
010000000000000000000010111000000000000000000100000000
110000000000000000000011101001000000000010000011000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000010100000000000000000000000010000000000000010000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000100
000000000000000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000100

.logic_tile 11 19
000000000000001000000000000000000000000000100100000000
000000000000000001000010000000001001000000000010000000
001000000000000000000000010001101100111000010000000000
100000000000000000000010000000101011111000010010000000
010000000000000000000111110000000000000000000100000000
110000000000100000000110000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000001010001000000000000000000000001111000000000000
000000000000000011000000000000001110001111000000000000
000000000000001000000000000011011111111000010000000000
000000000000100001000000000001001100110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 12 19
000001000001011111100000001001000001110000110100000000
000010001000101101000011000111001100001111000000000010
001000000000001111000000001000011101000111010010000100
100000000000001111000000000001011011001011100001100000
110000001010101111100000010000001010011100000000000000
000001000010010111100010000001001010101100000000000000
000000000000000111000000011000001000111000100010000100
000000000000000000100010000001011011110100010001000000
000000100001001000000000000000011101100101100110000000
000000001110000111000000000011001010011010010000000000
000000000000000111100000010101101101111000010000000000
000000000000001111100010100000001100111000010000000000
000001000000000000000000001101000000001111000000000000
000010000000000000000000000001001010011001100000000000
000000000000000001100000000111111100111100000100000000
000000000000000000000000000001000000010110100010000001

.logic_tile 13 19
000000000000001111100010101011100000110000110100000000
000000100000000101100100001111101010001111000000000010
001000000000001111100010100011100000101001010000000000
100000000000000111000011110101001111110000110000000000
110000000000100001100110000001011001110101000100000100
110000000000011111000100000011001010000101110000000010
000000000000001111000010110000011100100101100100000000
000000000000000111000111100101001111011010010000000010
000000000000000000000111001011001000101000100000000000
000000000000001111000100000001111000111100010000000000
000000000000000000000010100101101100010101010100000000
000000000000001101000100000000000000010101010000100000
000000000001000000000111000111111001000010100000000000
000000000000000000000011111101011001000000010000000000
000000000000001011100010001111111011010000110000000000
000000000000000001100000000101011011100110110000000000

.logic_tile 14 19
000000000000000111000110000001000000000000001000000000
000000000000000000000110110000000000000000000000001000
001000000000000101000110100000000000000000001000000000
100000000000000000000000000000001000000000000000000000
010000000000001001000000001111101000101010000000000000
010000000010001111100010101101100000010110000000000000
000000000000000001100110011101111110000110000001000000
000000000000000000000010000001011011001000000000000000
000010100000000000000000010001000000000110000000000000
000001000000000000000010100101001101101111010001000000
000000000000000000000000010011011101110010110000000000
000000000000000000000011100101111001100010010000000000
000000000000000000000000000000011010000011110101000001
000001000000100000000000000000010000000011110001000110
110000000000000101100110110000001010001011100000000000
110000000000000000000010100001001001000111010000000000

.logic_tile 15 19
000000000000000000000010100000000000000000001000000000
000000000000000000000010100000001111000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000000000000111100111001000001100110110100001
110000000000000000000000000000100000110011000001000011
000000000010000000000000010000001110000011110110000001
000000000000000000000010100000010000000011110001000010
000010000000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000001000000001000000000001001000000100000010000000000
000010100000001101000000001101101001000000000000000000
000000000000000000000110010000011000010100000000000000
000000000000010000000010001011011111010000100000000000
110000000000000000000000001111000000001100110110000000
010000000000000000000000001001100000110011000001100000

.logic_tile 16 19
000000000100000000000000000000011110001100110100000000
000000000000000000000000000000001100001100110000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000001111000000000000011110000011000010000000
110000000000000001100010110000001100000011000000000000
000000000000000000000000000011011101101000010000000000
000000000000000101000000001101011110010110100000000000
000000000000001000000000000101011010000001010100000000
000000000000000001000000000000000000000001011000000000
000000000000100000000000000000000001100000010000000000
000000000000000000000010001101001111010000100000100000
000000000001000000000110000101111110010011000000000000
000000000000100000000000000000001100010011000000000000
010000000000001000000000010011101011010010100000000000
010000000000000001000010000101101110100111010000100000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001101000000000000001000
001000000000001000000000000101100000000000001000000000
100000000000000011000000000000100000000000000000000000
010000000001010000000000000000001001111100001000000000
010000000000000000000000000000001000111100000000000000
000000000000000011100110000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110101000001000001100110000000000
000000000000000000000000001101000000110011000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000110000000
000000000000000000000000000000001101001111000010100011
010000000000000000000000000000000000000000000110000001
110000000000000000000000001011000000000010000000000011

.logic_tile 2 20
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110100000000001000000001000000000
100000000000000000000000000000001011000000000000000000
010000000000000000000000000001101000001100110000000000
100010000000000000000010100000100000110011000000000000
000000000000000101000000011000000001011001100000000000
000000000000000000000010101001001011100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110000000001
000000000000000000000000001001001011110011000000000000
000000000000000000000000001111101010111101010100000001
000000000000000000000000000101010000010100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 3 20
000010100000000000000000000111011001011010010100000000
000001000000010000000000000000011110011010010000000000
001000000000001001100110001001100000010110100000000000
100000000000001011000000001101001010110000110000000000
110000000000000000000000000001101111001011010000000000
110000001100000101000000000000101110001011010000000000
000000000000000000000111010111100001001111000100000000
000000000000000000000110001011101110110000110000000000
000010000000000000000110001000011000010010110000000000
000001000000000000000000001101001110100001110000000000
000000000000000000000000000111011011011010010100000000
000000000000000000000000000000011000011010010010000000
000100000000001001100011101101101010000011110100000000
000101001110000001000100000001100000111100000010000000
110000000000001001100110001111100000001111000000000000
000000000000000001100100000111101101010110100000000000

.logic_tile 4 20
000100000000001001100110001001001010010010100000000000
000100001100000001100110111011011110100111010000000000
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000001000000
010000100000000101000110100111100000000000000000000000
010000000000000000000010100111001111001001000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000010111101110000000100000000000
000010000000000000000010000000111101000000100000000000
000000000000001000000110111001000001101001010000000000
000000000000001001000010001011001111011001100000000000
000000100000000101100110110111001000101001000000000000
000000000000000000000010100101111110111001100000000000
000000000000001000000000010011100000000000000100000000
000000000000000101000010100000000000000001000010000000

.logic_tile 5 20
000000000000100001100000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000001100000010000011000001100111100000000
100000000000000101000010000000011000110011000000000000
010000100000001001100000000000001000001100111100000000
100000000000000011000010100000001001110011000000000000
000001000000001000000000000000001000001100111100000000
000010100000000001000000000000001101110011000000000000
000000000000001000000110000101101000001100110100000000
000000000000001101000000000000000000110011000000000000
000000000000000000000000000001001100101001000000000000
000000000000000000000000000101101000111001100000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000100000010110100000000000
110000000000000000000000011001101010010110000000000000
000000000000000000000010000001001011101011100000000000

.logic_tile 6 20
000000000110001000000010100000001000001100110000000000
000000000000001011000000000000001000110011000000010001
001000000000000000000111000011011000000011110000000000
100000000000001101000110111001110000111100000001100000
110000000010000000000000011000001000001011010000000000
110000000000000000000010001001011101000111100000000000
000000000000000001100000010011011011110100100000000000
000000000000000101100010010000001101110100100000000000
000001000100001000000110010011100001001111000000000000
000010000000000101000010100011101010110000110000000000
000000000000001000000010011000000000011001100000000000
000000000000000001000011011101001101100110010000000000
000000000000001000000110100001101111001101100111000000
000010100000001011000100000000101101001101100001100000
010000000000000000000000001000011100101101000000000000
010000000000000000000000000101001011011110000000000000

.logic_tile 7 20
000000000000000000000010100011000001010110100000000000
000000000000000000000011101001101000001111000000000000
001000000000000000000000000111100000000000000000000000
100000000000000101000000000011100000111111110001000000
110000000000000000000011101000001100100101100000000000
110000000000000000000010100001011001011010010000000000
000000000000001001000000001000001110110100100000000000
000000000000001111000011100011001001111000010000000000
000001000000000001100110000000011010000100000100000000
000010000000000000100000000000000000000000000010000000
000000000000000001100000000101100001001111000000000000
000000000000000000000000001101001011101001010000000000
000000001010000101100111101000001100111000010000000000
000000000001000000100100001111001011110100100000000000
000000000000000000000110000000011011011010010000000000
000000001000000000000000001101001011100101100000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000110001000000000010110100000000000
000000000001000000000000000011000000101001010000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000010110100000000000
110000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000000000000001000000111100000000000000000100100000000
000000000000000111000000000000001100000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000000001000011111001000000101001010000000000
000000000000000000000111100101100000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 10 20
000000000000001000000000010011100000000000001000000000
000000001100000101000010100000100000000000000000001000
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000001000000101000000000000000000000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000101101000001100111000000001
000000000000000000000000000000000000110011000000000000

.logic_tile 11 20
000000000000000001000000010001111101101001010000000001
000000000000000000000011100011111011110000000000000000
001000000000000111000011110111001010100101100100000000
100000000000000000000011100000101111100101100000000010
010000000000000111100000000000011111111000010000000000
010000000000000000100000001011011010110100100000000000
000000000000000001100110100011100001110000110110100000
000000000000000000000000000001001100001111000000000000
000000000001000000000000001000011111111000010000000000
000000000000001101000010111111001001110100100000000000
000000000000001101000010001111000000101001010000000000
000000000000000001100000000001001110110000110000000010
000001001000101101000010111111100001110000110100000000
000000100001010001100110001111001001001111000000100010
000000000000000000000110000101001110101001010000000000
000000000000001101000010001111010000111100000000000000

.logic_tile 12 20
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000101011010101001010000000000
100000000000000000000011101111010000111100000000000000
010000001100000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 13 20
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000111100000000111100000000000001000000000
100000000000000000100000000000100000000000000000000000
110000000000000111100000001111001001010010100010000000
110000000000000000100000000111001100010000000000000000
000000000000000011000111101011011011101100010000000000
000000000000000000100100001111111000011100010000000000
000001000001010000000111000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000001001100010000101001110101001010000000000
000000000000000101000000001011000000111100000000000000
000000000000000111100111100000001100100101100100000000
000000000000000101000000000111011010011010010000000010
000000000000000101100010111101100001110000110100000010
000000000000000101000010001011001100001111000000000000

.logic_tile 14 20
000000000000000101000111111011111010000010000000000000
000000000000001101100110001001001000001011000000000100
001000000000000101000000011101000000001100110000000000
100000000000001101100010000001001000110011000000000000
000000000001010001000110001001011100111000100100100000
000000000000100000000110100101111001101000010000000101
000000000000000001100000000001011110000110100000000000
000000000000000101100010101101011000101001110001100010
000000000000000001100000001011011011000011110000000000
000000000000000000000000000001001001001111000000000000
000000000000000101100111001001001010000010100000000000
000000000000000000000100001101110000101011110000000100
000000000000000000000000001001001010101000000000000000
000000001110000000000000000111010000111110100000000000
000000000000000001100110000111100001111001110000000000
000000000000000000000000000011001010100000010000000000

.logic_tile 15 20
000000000000000011100000000000000001000000001000000000
000000000000000000000010100000001100000000000000001000
001000000000000101000000010111100000000000001000000000
100000000000000000000011000000101000000000000000000000
010000000000000101100111000000001000111100001000000000
110000000000000000000100000000000000111100000000000000
000000000000000000000110000000000001000000100100000100
000000000000000000000000000000001101000000000001100010
000000000000000101000111010000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000010000101101100010110000000000000
000000000000001101000100000111111100010100000000000000
000000000001000000000000001001101100000010100000000000
000000000000101101000000001001011001000010000000000100
000000000000000000000010100011101010001100110000000000
000000000000000000000100000000000000110011000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010101001000000010110100000000000
000000000000000000000100000101000000111111110010100100
000000000000000000000010001001111010101101110000000000
000000000000000000000000000011101000101110110000000000
000000000000000000000000001001001011001001000000000000
000000000000000101000000000101011001101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001111000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000100101000000000000000000000000000000000000
000000000001010000100011110000000000000000000000000000
001000000000000000000000001111101011000001110100000000
100000000000000000000000001101101110101000010000000000
010000000000000101000000000101111111000010100000000000
010000000000000000100000000101101111110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000101000000000000001100001111000000100000
000000000000000000000000001000000000001001000000000000
000000000000000000000000001101001000000110000000000000
000000000000000000000000000001011010101010100000000100
000000000000000000000000000000010000101010100000000000
000000000000000000000110101111101010000000000000000001
000000000000000001000000001101100000101000000010000001

.logic_tile 2 21
000000000000000000000000010000011011111100110000000000
000000000000000000000011110000001110111100110000100000
001000000000000000000000010001100001110110110010000000
100000000000000000000010000000101010110110110000000000
010000000000000101100000001011100000101001010010000001
010000001010000000000010110101100000000000000010000000
000000000000001101100000000111100000000000000000000000
000000000000000111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001010001100000000000000
000000000000000000000000000000001011001100000010000100
000000000000000000000000000000001010111100110000000000
000000000000000000000000000000011010111100110000100000
000000000000000001100010100000000000000000100100000000
000000000000000000000100000000001011000000000000000000

.logic_tile 3 21
000000100000000001100000001111100000001111000100000000
000000000000000000000000001001001100110000110010000000
001000000000000000000110010000011100011010010100000000
100000000000000000000010001101011000100101100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000001111000001001111000100000000
000000000000000000000000001011101001110000110010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000011111000010110100000000000
000000000000000000000000001111110000111100000000000000
110000000000000000000000000000011100010010110000000000
000000000000000101000000000001011011100001110000000000

.logic_tile 4 21
000000000000001000000000000101111010011110000000000000
000000000000000101000000000000011000011110000000000000
001000000000000000000000000000001110000100000100000000
100000000000000101000000000000010000000000000010000001
110000100000000101100000001000000001100000010000000000
010010000000000000000010001011001000010000100011000100
000000000000000000000000010101000000000000000100000000
000000000000001101000010100000000000000001000010000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000010001101000000000010000000000000
000000000000001000000110100111000000000000000100000000
000000000001011001000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000001000000001011100010100000000000000000000000000000
000010000000000101000000000000000000000000000000000000
001000000000001001100000001111100000001111000100000000
100000000000000001000000000001001100110000110000000000
010000000000000000000010010001011010000010100000000000
110000000000000000000010000000100000000010100000000000
000000000000000000000000010001001100000011110100000000
000000000000000101000011011011000000111100000000000000
000000000000000001100110011001011010010000000000000000
000000000000001101000010000011011101101000000000000000
000000000000001001100000000001001100001011010000000000
000000000000001001100000000000001101001011010000000000
000000000000000000000000001011101011110001110000000100
000000000000000000000000000001011111110110110001100100
110000000000000101000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 6 21
000000000000000111000000001001001111011101010000000100
000000000000100000100010011101011000101101010010000001
001000000000000000000010110011000000000000000100000100
100000000000001101000111110000100000000001000001000001
010010100000000000000111100001100000010110100000000000
010001000000000000000100000000100000010110100000000000
000000000000001001000010100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000110000000000000011000001110101011110000000000
000011100000000000000010001001010000010111110000000000
000010100000000000000000001111101110101011110000000001
000001000000000000000000000101100000010100000001000000
000000000000000101100000011000011010010010100000000000
000000001100000000000011011111001110100001010000000000
010000000000001000000110101101000000101001010000000000
110000000000000001000000000111100000111111110001000000

.logic_tile 7 21
000000000000000000000011100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
001000000000000000000111011000011001001010000000000000
100000000000000000000111011111011011000101000000000000
110001000001010000000000000000000000000000000000000000
010010000000100000000000000000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000010100000001101000000000010000000
000000000000000000000000000000001000000100000100000001
000000000000000000000010000000010000000000000010000000
000000000000000000000011100001000000000000000100000001
000000000000000000000000000000100000000001000010000000
000000000000000000000000000001100001100110010000000000
000010100000000000000000000000101010100110010000000000
000000000000000000000000011000011001010000010000000000
000000000000000000000010001111011011100000100000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000011110000011110000000000
100000000000000000000000000000000000000011110000000000
010001000000000000000000010000000001000000100100000000
010010000000000000000010000000001010000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000010100000000000000011110000100000000001000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100001100000000000000000010110100000000000
000000000000010000000000001101000000101001010000000000

.logic_tile 10 21
000000000000000000000000000101101000001100111000000001
000000000000000000000000000000100000110011000000010000
001000001010000000000110000000001000001100111000000000
100000000001000000000000000000001011110011000000100000
010000000000000000000011110011101000001100111000000001
110000000000000000000011000000000000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011000000001110110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001101100000010011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000110001101100110101111101000110011000110000000
000000000000000101000000001011001111001100110000000010
000000000000000000000000000000001110000011110000000000
000000000000000001000000000000000000000011110000000000

.logic_tile 11 21
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
001000000000001000000000000000000001000000100100000000
100000000000001001000000000000001110000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000101100110010000000001000000100100000000
000000000000000101000111010000001011000000000000000000
000000000000010000000000010000000001001111000000000000
000000000000100000000011110000001111001111000000000000
000000000000000000000000000001100000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000001000011011111000010000000000
000000001100000000000000000011001010110100100000000000
000000000000000000000110000000011100000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 12 21
000000000000110101100000001001000000101001010000000000
000000000000110000000000000001001010110000110000000000
001000000000000000000000000111011010111000010000000000
100000000000000111000000000000111010111000010000000000
110000000000001101000110100000001011100101100100000000
010000000000000001000000001111001011011010010000000010
000000000000000000000110100101011000100101100100100000
000000000000000000000000000000001000100101100000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010001100010000111100000110000110100000000
000001001110100000000000000111101011001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000001000000100110000000
000000000000000000000010100000001011000000000000100000
001000000000000101000010101000000000000000000110000000
100000000001001101100100000101000000000010000010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001100110000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001000000000000111000000100110010000000000
000000000000000101000000000000001110100110010000000000
000000000000001001100000000001111001000011000000000000
000000000000000001000000001001011100000001000001000001
010000000000000000000000000000011010000011110000000000
010000000000000000000000000000000000000011110000000000

.logic_tile 15 21
000000000000001000000000010000011100000011110000000100
000000000000000001000011100000010000000011110000000000
001000000000001000000010101001101110000010100000000001
100000000000000001000110101011110000000011110000000000
010010100000001101100000000000000000000000000110000000
010001000000000101000000000001000000000010000000100000
000000000000000000000000001111101101100010010000000000
000000000000000000000000000011111101010111100000000000
000000000000000000000110010001101011001001000000000000
000000000000000000000010010101101111101001000000000000
000000000000000101000010100001111001100010010000000000
000000000000000000100100001011101101100001010010000000
000000000000000000000110010001101010100001010000000000
000000000000000000000010010000101010100001010000000000
000000000000000000000111101001111000000011100000000000
000000000000000000000000001011101111000001010000000100

.logic_tile 16 21
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000001000000000010000000000000000001000000000
100000000000000001000010000000001110000000000000000000
010000000000000000000010100111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010100000001000110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110010111001111100000000000000000
000000000000000101000010001111101000000000000000000000
110000000000000111000000000011011001100000000000000000
110000000000000000000000000000111100100000000000000000

.logic_tile 17 21
000000000000000000000000010111000000001100110100000000
000000000000000000000010001001000000110011000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000010110100100000000
110000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000101000000000000000001000000100100000000
100000000000001111000010100000001000000000001000000000
010000000000000001100110000000011010000010100000000000
110000000000000000000100000101010000000001010010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000001101000000000000000010000000
000000000000000000000000011000000000010110100100000000
000000000000000000000010001001000000101001010000000000
010000000000000000000000000001011010111101010000000000
010000000000000000000000001111010000101000000000000000

.logic_tile 2 22
000000000000000000000011010001100001100000010000000000
000000000000000000000010100000101010100000010010000011
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100111100000000000000110100001
110000000000000000000000000000000000000001000000000100
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000101000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000001000000110000110000000000
000000000000000101000000001001101110111001110010000000

.logic_tile 3 22
000000000000000000000111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001001100010000100000000000
110000000000000000000000001001111100101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000011110000000000000000000000000000
000100000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000001

.logic_tile 4 22
000000000000000000000000001000001011111100010100000000
000001000000000000000000000011011000111100100000000000
001000000000001000000000010000000000000000000000000000
100000000000000001000011110000000000000000000000000000
010000000000000000000000010101100000000000000000000000
100000000000000000000010100000100000000001000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000001011111100010100000000
000000000000000000000000001101011100111100100000000000
000000000000001000000000000011100000101001010100000000
000000000000001111000000001101001110110110110000000000
000000000000001000000000001101000001101001010100000000
000000000000000001000000000101101100111001110000000000
000000000000000000000000000011111000111000110100000000
000000000000000000000000000000011011111000110000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100010100000001010000100000110000000
100000000000001101000100000000000000000000000000000001
110010100000000101000000001001100000001111000000000000
010001000000000000000000000101001010010110100000000000
000000000000000101000011101000000000000000000110000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000010000000001000000100110000000
000000000010000000000010010000001011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000010000000

.logic_tile 6 22
000000000000000000000000000001100000010110100001000000
000000100000000000000000000000000000010110100000000010
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000110000010
000000000000000000000010001101000000111111110000100000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011101001111110111000100000000010
000000000001010000000000001101001101010000100000000000
110000000000001000000000000000000000000000100100000000
010000000000000001000000000000001011000000000000100010

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010001000000000000000011000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000011100110011000000000000
000010000000000000000000000111001000001100111100000000
000001000000000000000000000000100000110011000000000001
000000000000100001100110000000001000001100111100000000
000000000000010000000000000000001001110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110100101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000010100000000000000000010111101000001100111100000000
000001000000000000000010000000100000110011000000000000
000000000000000000000110110101101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 12 22
000000000000000000000110100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101101001000010000000000000
000001001100000000000000000101011010000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001101111100000000000000000000
000000000000000000000000001101100000000010100000000010

.logic_tile 14 22
000000000000000000000000001000000001100110010000000000
000000000000000000000000000101001111011001100000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000110100011000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000111111010000001010100000000
000000000000000111000000000000100000000001010000000010
000000000110000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110001000000000000000000100000000
010000000000000000000000001101000000000010001000000000

.logic_tile 15 22
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000100001101100111101101111001000000000000000000
100000000000010011000110100001101001000111010010000000
010000000000000000000000000000001000000100000111000101
010000000000000000000000000000010000000000000000000000
000000000000000011100110101000000000010110100000000000
000000000000000000100000001011000000101001010000000000
000000000000000000000000001001111001000010000000000000
000000000000000000000000001101101010101001000000000000
000000000000000000000110000000011001000000110000000000
000000000000000000000000000000011110000000110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101100000000000000000000000
000000000000000001000000000001100000010110100000000010

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100001
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000001111000001000000
000000000000000000000010010000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111100000011011111001010100000000
000000000000000000000000001111011101110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101111000101001010100000000
000000000000000000000000001111110000111110100000000000

.logic_tile 5 23
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000000000001000001011001100000000000
010000000000000000000010100000101110011001100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011011010010100000000
000000000000000000000000001011011000100101100000000000
000000000000000000000000010101111111000100010100000000
000000000000000000000010011111111111111011100000100000
000000001110000000000000011000001011011110000000000000
000000000000000000000010001011011000101101000000000000
110000000000000001100110011101111110000011110100000000
000000000000000000000010001111110000111100000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 12 23
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111110100000000000000001
000000000000000000000000001111101001000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110001101011100000010000000000000
000000000000000101000000001011011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001101101010000010000000000000
000000000000000000100010110101011011000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000001000000000000111001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000010100000001000001100111100000000
000000000000000000000010100000001101110011000000000000
000000010000000000000110001000001000001100110100000000
000000010000000000000000000001000000110011000000000000
000000010000000001000000000001101001000000100000000000
000000010000000000000000001011011100000000000000000000
000000010000001001100000000101101111000010000000000000
000000010000000001000000000111101011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 6 fft_block.start_calc_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 8 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 49 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 50 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 52 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 53 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 54 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 433 $PACKER_VCC_NET
.sym 456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 566 fft_block.reg_stage.w_c_reg[10]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 870 fft_block.w_fft_in[6]
.sym 898 fft_block.reg_stage.w_cms_reg[10]
.sym 902 fft_block.reg_stage.w_c_reg[10]
.sym 975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 1089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 1092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 1094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 1095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 1203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 1204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 1205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 1232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 1317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 1394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 1432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 1433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 1435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 1436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 1438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 1458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 1474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 1477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 1486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 1490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 1606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 1626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 1699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 1773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 1774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 1775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 1776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 1777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 1778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 1779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 1800 $PACKER_VCC_NET
.sym 1804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 1847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 1887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 1888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 1889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 1890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 1891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 1892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 1893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 1927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 1928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 1933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 1963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 2002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 2006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 2057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 2116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 2120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 2121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 2229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 2230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 2232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 2233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 2234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 2235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 2261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 2269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 2271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 2343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 2344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 2347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 2348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 2349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 2397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 2485 fft_block.start_calc
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 3707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 3718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 3719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 3720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 3765 $PACKER_VCC_NET
.sym 3768 fft_block.reg_stage.w_c_reg[10]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 3893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 3894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 3895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 3898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 3920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 3924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 3930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 3937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3942 fft_block.reg_stage.w_cps_reg[17]
.sym 3948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3951 fft_block.reg_stage.w_cps_reg[13]
.sym 3961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 3976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 3981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 3982 fft_block.reg_stage.w_c_reg[10]
.sym 3983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3984 fft_block.reg_stage.w_cps_reg[17]
.sym 3989 $PACKER_VCC_NET
.sym 3992 fft_block.reg_stage.w_cps_reg[13]
.sym 3993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 3996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 4000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 4001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4008 $nextpnr_ICESTORM_LC_33$O
.sym 4011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4014 $nextpnr_ICESTORM_LC_34$I3
.sym 4016 $PACKER_VCC_NET
.sym 4017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4020 $nextpnr_ICESTORM_LC_34$COUT
.sym 4023 $PACKER_VCC_NET
.sym 4024 $nextpnr_ICESTORM_LC_34$I3
.sym 4027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 4028 fft_block.reg_stage.w_cps_reg[13]
.sym 4029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4030 $nextpnr_ICESTORM_LC_34$COUT
.sym 4033 fft_block.reg_stage.w_c_reg[10]
.sym 4034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4039 fft_block.reg_stage.w_cps_reg[17]
.sym 4040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 4047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 4048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4054 $PACKER_VCC_NET
.sym 4058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4060 fft_block.reg_stage.w_cms_reg[16]
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 4070 fft_block.reg_stage.w_c_reg[17]
.sym 4074 fft_block.reg_stage.w_cps_reg[18]
.sym 4082 fft_block.reg_stage.w_cps_in[8]
.sym 4083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4095 fft_block.reg_stage.w_cms_reg[10]
.sym 4100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 4125 fft_block.reg_stage.w_c_reg[10]
.sym 4126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 4127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 4129 fft_block.reg_stage.w_cms_reg[16]
.sym 4130 fft_block.reg_stage.w_cps_reg[9]
.sym 4131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4135 fft_block.reg_stage.w_cps_reg[17]
.sym 4136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4139 fft_block.reg_stage.w_cps_reg[13]
.sym 4140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 4141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4146 fft_block.reg_stage.w_cms_reg[16]
.sym 4150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 4152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 4156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 4157 fft_block.reg_stage.w_cps_reg[17]
.sym 4158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 4164 fft_block.reg_stage.w_c_reg[10]
.sym 4165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4169 fft_block.reg_stage.w_cps_reg[9]
.sym 4170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4171 fft_block.reg_stage.w_c_reg[10]
.sym 4175 fft_block.reg_stage.w_cms_reg[16]
.sym 4176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 4180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4188 fft_block.reg_stage.w_cps_reg[13]
.sym 4189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 4193 fft_block.reg_stage.w_cps_reg[17]
.sym 4194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 4196 fft_block.reg_stage.w_cps_reg[9]
.sym 4197 fft_block.reg_stage.w_cps_reg[13]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 4199 fft_block.reg_stage.w_cps_reg[16]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 4213 fft_block.reg_stage.w_c_reg[10]
.sym 4215 $PACKER_VCC_NET
.sym 4217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 4234 $PACKER_VCC_NET
.sym 4237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 4247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 4248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4255 $PACKER_VCC_NET
.sym 4256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4262 fft_block.reg_stage.w_cps_reg[17]
.sym 4266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 4269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 4270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 4273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4278 $nextpnr_ICESTORM_LC_14$O
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4284 $nextpnr_ICESTORM_LC_15$I3
.sym 4286 $PACKER_VCC_NET
.sym 4287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4290 $nextpnr_ICESTORM_LC_15$COUT
.sym 4293 $PACKER_VCC_NET
.sym 4294 $nextpnr_ICESTORM_LC_15$I3
.sym 4296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 4298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 4305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 4309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 4312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 4315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4317 fft_block.reg_stage.w_cps_reg[17]
.sym 4318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 4321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 4322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4324 fft_block.reg_stage.w_cps_reg[17]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 4340 fft_block.reg_stage.w_cms_reg[11]
.sym 4342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4350 fft_block.reg_stage.w_cps_in[7]
.sym 4354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 4355 fft_block.reg_stage.w_cms_in[7]
.sym 4356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4358 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 4361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4362 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4371 fft_block.reg_stage.w_cms_reg[11]
.sym 4372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 4388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4393 fft_block.reg_stage.w_cps_reg[13]
.sym 4394 fft_block.reg_stage.w_cms_reg[10]
.sym 4396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 4400 fft_block.reg_stage.w_c_reg[10]
.sym 4401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4408 fft_block.reg_stage.w_cms_reg[11]
.sym 4414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4415 fft_block.reg_stage.w_cps_reg[13]
.sym 4417 fft_block.reg_stage.w_c_reg[10]
.sym 4420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 4423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4433 fft_block.reg_stage.w_cms_reg[11]
.sym 4435 fft_block.reg_stage.w_cms_reg[10]
.sym 4439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 4450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4451 fft_block.reg_stage.w_c_reg[10]
.sym 4453 fft_block.reg_stage.w_cps_reg[13]
.sym 4457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 4463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 4470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 4479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4488 fft_block.reg_stage.w_cps_reg[9]
.sym 4490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 4491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 4492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4517 $PACKER_VCC_NET
.sym 4522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 4525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 4530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 4547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4548 $nextpnr_ICESTORM_LC_19$O
.sym 4551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 4556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 4567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 4575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 4580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4581 $PACKER_VCC_NET
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 4588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 4592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4610 fft_block.reg_stage.w_cms_reg[10]
.sym 4624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 4625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 4626 fft_block.reg_stage.w_cps_in[0]
.sym 4627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 4630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4635 fft_block.reg_stage.w_cms_reg[10]
.sym 4651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 4655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 4658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4661 $PACKER_VCC_NET
.sym 4662 fft_block.reg_stage.w_cms_reg[11]
.sym 4663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 4666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4672 fft_block.reg_stage.w_cms_reg[10]
.sym 4674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 4676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 4679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4692 fft_block.reg_stage.w_cms_reg[10]
.sym 4693 fft_block.reg_stage.w_cms_reg[11]
.sym 4696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 4702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 4703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 4704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 4705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 4714 $PACKER_VCC_NET
.sym 4715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 4727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 4748 $PACKER_VCC_NET
.sym 4749 $PACKER_VCC_NET
.sym 4757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 4760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 4765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 4768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 4774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 4786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 4788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 4794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 4798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4800 fft_block.reg_stage.w_cms_reg[11]
.sym 4801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 4802 fft_block.reg_stage.w_cms_reg[10]
.sym 4804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4806 fft_block.reg_stage.w_c_reg[10]
.sym 4808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 4810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 4811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 4812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 4813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 4821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 4822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 4825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 4826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 4828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 4831 fft_block.reg_stage.w_c_reg[10]
.sym 4833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 4840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 4855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4861 fft_block.reg_stage.w_cms_reg[11]
.sym 4863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 4864 fft_block.reg_stage.w_cms_reg[10]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[3]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 4877 fft_block.reg_stage.w_input_regs[39]
.sym 4880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 4882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 4883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4895 fft_block.reg_stage.w_cms_in[7]
.sym 4899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 4900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 4901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 4902 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 4909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 4912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 4921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 4930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 4931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 4932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 4945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 4949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 4952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 4954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 4966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 4969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 4978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 4981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 4991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 4992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 4993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 4998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 4999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 5019 fft_block.reg_stage.w_cps_reg[4]
.sym 5027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 5031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 5032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 5040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 5048 fft_block.reg_stage.w_cps_reg[4]
.sym 5056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 5058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 5059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 5065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 5071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 5083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 5090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 5092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 5098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 5101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 5102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 5104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 5114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 5115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 5128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 5133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 5135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 5138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 5139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 5140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5166 fft_block.reg_stage.w_c_reg[1]
.sym 5169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5170 fft_block.reg_stage.w_cms_reg[0]
.sym 5171 fft_block.reg_stage.w_cps_in[0]
.sym 5172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 5185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 5194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 5199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 5201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 5202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 5204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 5209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 5213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 5216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 5219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 5224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 5225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 5226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 5230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 5233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 5237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 5239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 5242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 5243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 5244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 5251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 5254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 5255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 5256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 5263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 5289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 5290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 5291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 5293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 5296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 5297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 5300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 5302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 5310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 5328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 5373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5408 fft_block.reg_stage.w_cps_reg[0]
.sym 5409 fft_block.reg_stage.w_cms_reg[7]
.sym 5410 fft_block.reg_stage.w_cps_reg[7]
.sym 5426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 5441 fft_block.reg_stage.w_cps_reg[0]
.sym 5443 fft_block.reg_stage.w_cms_reg[7]
.sym 5444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5449 $PACKER_VCC_NET
.sym 5454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 5465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 5485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5487 fft_block.start_calc
.sym 5497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 5513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 5531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5533 fft_block.start_calc
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 5544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 5547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 5548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 5549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 5550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 5556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 5562 fft_block.reg_stage.w_cps_reg[0]
.sym 5566 fft_block.reg_stage.w_cms_in[7]
.sym 5567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5573 fft_block.start_calc
.sym 5575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 5578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5589 fft_block.reg_stage.w_cps_reg[4]
.sym 5598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 5603 fft_block.start_calc
.sym 5606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 5611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 5615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 5618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 5621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 5653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 5661 fft_block.start_calc
.sym 5662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 5673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 5678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 5683 fft_block.reg_stage.w_cps_reg[8]
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 5692 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 5694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 5696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 5702 fft_block.reg_stage.w_c_reg[1]
.sym 5703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5709 fft_block.reg_stage.w_cps_reg[0]
.sym 5710 fft_block.reg_stage.w_cms_reg[0]
.sym 5711 fft_block.reg_stage.w_c_reg[1]
.sym 5713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 5731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5734 fft_block.reg_stage.w_c_reg[1]
.sym 5736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5740 $PACKER_VCC_NET
.sym 5746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 5749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 5756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5763 $nextpnr_ICESTORM_LC_46$O
.sym 5766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5769 $nextpnr_ICESTORM_LC_47$I3
.sym 5771 $PACKER_VCC_NET
.sym 5772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5775 $nextpnr_ICESTORM_LC_47$COUT
.sym 5778 $PACKER_VCC_NET
.sym 5779 $nextpnr_ICESTORM_LC_47$I3
.sym 5782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5784 fft_block.reg_stage.w_c_reg[1]
.sym 5785 $nextpnr_ICESTORM_LC_47$COUT
.sym 5802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 5820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 5829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5836 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 5837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 5843 fft_block.reg_stage.w_cps_reg[8]
.sym 5846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 5854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5872 fft_block.reg_stage.w_cps_reg[4]
.sym 5873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5875 $PACKER_VCC_NET
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5879 fft_block.reg_stage.w_cps_reg[8]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 5892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 5894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5899 fft_block.reg_stage.w_cps_reg[8]
.sym 5900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 5905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5906 fft_block.reg_stage.w_cps_reg[4]
.sym 5907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5918 fft_block.reg_stage.w_cps_reg[8]
.sym 5920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 5924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5925 $PACKER_VCC_NET
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 5930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5942 $PACKER_VCC_NET
.sym 5943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 5950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 5951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 5954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 5955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5966 $PACKER_VCC_NET
.sym 5976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 5979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 5980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 5986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 5988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5989 $PACKER_VCC_NET
.sym 5993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 6004 fft_block.reg_stage.w_cps_reg[4]
.sym 6005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 6012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 6013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6017 fft_block.reg_stage.w_c_reg[1]
.sym 6018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 6019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 6023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6027 fft_block.reg_stage.w_cps_reg[8]
.sym 6029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 6034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6036 fft_block.reg_stage.w_c_reg[1]
.sym 6037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 6046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6047 fft_block.reg_stage.w_cps_reg[8]
.sym 6048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6052 fft_block.reg_stage.w_cps_reg[4]
.sym 6053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 6058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 6059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 6064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6067 fft_block.reg_stage.w_c_reg[1]
.sym 6070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 6072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6073 fft_block.reg_stage.w_cps_reg[4]
.sym 6076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 6077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 6078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 6083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 6084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 6085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 6086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 6087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 6088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 6089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 6095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 6115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 6118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 6119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 6136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 6137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 6141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 6144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 6150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6156 $PACKER_VCC_NET
.sym 6157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 6159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 6164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 6171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 6182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 6183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 6184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 6187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 6188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 6190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 6201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 6205 $PACKER_VCC_NET
.sym 6206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 6213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 6218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 6219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 6220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 6221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 6222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 6223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 6224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 6225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 6239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 6243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 6277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6280 $PACKER_VCC_NET
.sym 6281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6303 $nextpnr_ICESTORM_LC_49$O
.sym 6306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6309 $nextpnr_ICESTORM_LC_50$I3
.sym 6311 $PACKER_VCC_NET
.sym 6312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6315 $nextpnr_ICESTORM_LC_50$COUT
.sym 6318 $PACKER_VCC_NET
.sym 6319 $nextpnr_ICESTORM_LC_50$I3
.sym 6321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 6323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 6340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6349 $PACKER_VCC_NET
.sym 6355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 6356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 6358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 6359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 6367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 6377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 6383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6385 fft_block.start_calc
.sym 6408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 6410 $PACKER_VCC_NET
.sym 6419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 6428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6438 $nextpnr_ICESTORM_LC_23$O
.sym 6441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6444 $nextpnr_ICESTORM_LC_24$I3
.sym 6446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6450 $nextpnr_ICESTORM_LC_24$COUT
.sym 6453 $PACKER_VCC_NET
.sym 6454 $nextpnr_ICESTORM_LC_24$I3
.sym 6456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 6458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 6477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 6485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 6490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 6491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 6494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 6515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 6518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 6521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 6523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 6532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 6550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6569 fft_block.start_calc
.sym 6572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6582 fft_block.start_calc
.sym 6583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6589 fft_block.start_calc
.sym 6600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 6630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 6636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 6639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 6644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 6646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 6658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 6676 fft_block.start_calc
.sym 6680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6752 fft_block.start_calc
.sym 6754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 6755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6756 CLK$SB_IO_IN_$glb_clk
.sym 6757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 6775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 6776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 6781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 6782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 8251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8290 $PACKER_VCC_NET
.sym 8295 $nextpnr_ICESTORM_LC_27$O
.sym 8298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8301 $nextpnr_ICESTORM_LC_28$I3
.sym 8304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8307 $nextpnr_ICESTORM_LC_28$COUT
.sym 8310 $PACKER_VCC_NET
.sym 8311 $nextpnr_ICESTORM_LC_28$I3
.sym 8313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[4]
.sym 8315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[4]
.sym 8349 fft_block.reg_stage.w_cps_reg[22]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8353 fft_block.reg_stage.w_c_reg[17]
.sym 8354 fft_block.reg_stage.w_cps_reg[18]
.sym 8356 fft_block.reg_stage.w_cms_reg[25]
.sym 8357 fft_block.reg_stage.w_cps_reg[27]
.sym 8390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 8391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8395 fft_block.reg_stage.w_cps_reg[22]
.sym 8403 fft_block.reg_stage.w_cps_reg[17]
.sym 8405 fft_block.reg_stage.w_c_reg[10]
.sym 8406 fft_block.reg_stage.w_cps_reg[18]
.sym 8409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 8411 $PACKER_VCC_NET
.sym 8414 $PACKER_VCC_NET
.sym 8426 $PACKER_VCC_NET
.sym 8427 fft_block.reg_stage.w_cps_reg[17]
.sym 8428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 8440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8449 fft_block.reg_stage.w_c_reg[10]
.sym 8450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8472 fft_block.reg_stage.w_cps_reg[17]
.sym 8473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8486 fft_block.reg_stage.w_c_reg[10]
.sym 8489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 8492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8502 $PACKER_VCC_NET
.sym 8503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8515 fft_block.reg_stage.w_c_reg[10]
.sym 8520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8527 fft_block.reg_stage.w_cps_reg[22]
.sym 8528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8539 fft_block.reg_stage.w_c_reg[10]
.sym 8543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8549 fft_block.reg_stage.w_cps_reg[17]
.sym 8550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8551 fft_block.reg_stage.w_cms_in[7]
.sym 8552 fft_block.reg_stage.w_cps_reg[9]
.sym 8553 fft_block.reg_stage.w_cps_reg[13]
.sym 8554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8560 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8561 fft_block.reg_stage.w_cps_reg[13]
.sym 8562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8563 fft_block.reg_stage.w_cps_reg[16]
.sym 8564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8572 fft_block.reg_stage.w_c_reg[10]
.sym 8575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8583 fft_block.reg_stage.w_c_reg[10]
.sym 8585 fft_block.reg_stage.w_cps_reg[9]
.sym 8588 fft_block.reg_stage.w_c_reg[10]
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8590 fft_block.reg_stage.w_cps_reg[16]
.sym 8594 fft_block.reg_stage.w_cms_in[7]
.sym 8600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8601 fft_block.reg_stage.w_cps_reg[17]
.sym 8602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 8603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 8608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8614 fft_block.reg_stage.w_c_reg[10]
.sym 8615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8621 fft_block.reg_stage.w_cps_reg[13]
.sym 8624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8627 fft_block.reg_stage.w_cps_reg[13]
.sym 8628 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 8635 fft_block.reg_stage.w_cms_reg[11]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8646 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8647 fft_block.reg_stage.w_cms_in[7]
.sym 8651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 8652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 8655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8674 $PACKER_VCC_NET
.sym 8676 fft_block.reg_stage.w_cps_in[8]
.sym 8680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8685 fft_block.reg_stage.w_cps_in[7]
.sym 8687 fft_block.reg_stage.w_c_reg[10]
.sym 8690 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8691 fft_block.reg_stage.w_cps_in[0]
.sym 8694 fft_block.reg_stage.w_cps_reg[16]
.sym 8696 fft_block.reg_stage.w_cps_in[4]
.sym 8702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8707 fft_block.reg_stage.w_cps_in[8]
.sym 8711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8717 fft_block.reg_stage.w_cps_reg[16]
.sym 8718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8719 fft_block.reg_stage.w_c_reg[10]
.sym 8725 fft_block.reg_stage.w_cps_in[0]
.sym 8730 fft_block.reg_stage.w_cps_in[4]
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8741 fft_block.reg_stage.w_cps_in[7]
.sym 8747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8748 $PACKER_VCC_NET
.sym 8751 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.w_cps_in[4]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 8757 fft_block.reg_stage.w_cps_in[0]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8759 fft_block.reg_stage.w_cms_reg[19]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8761 fft_block.reg_stage.w_cms_reg[18]
.sym 8766 fft_block.reg_stage.w_cps_reg[31]
.sym 8768 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8770 fft_block.reg_stage.w_c_reg[25]
.sym 8772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 8774 fft_block.reg_stage.w_cps_reg[9]
.sym 8778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 8779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 8782 fft_block.reg_stage.w_cms_reg[11]
.sym 8784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 8800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 8802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8807 fft_block.reg_stage.w_cms_reg[11]
.sym 8808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 8809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 8810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 8813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 8817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 8824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 8825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 8829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 8830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 8831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 8834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 8836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 8840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 8849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 8852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 8859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8860 fft_block.reg_stage.w_cms_reg[11]
.sym 8861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 8864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 8881 fft_block.reg_stage.w_cms_reg[10]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8892 fft_block.reg_stage.w_cps_in[0]
.sym 8893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8894 fft_block.reg_stage.w_cms_reg[18]
.sym 8898 fft_block.reg_stage.c_map.stage_data[0]
.sym 8899 fft_block.reg_stage.w_cps_in[8]
.sym 8902 fft_block.reg_stage.w_cms_reg[10]
.sym 8903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 8911 fft_block.reg_stage.w_c_reg[10]
.sym 8918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 8930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 8937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 8949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 8951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 8957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 8958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 8959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 8966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 8969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 8972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 8983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 8987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 8988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 8989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 8990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 8993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 8994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 9012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 9016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 9017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9025 fft_block.reg_stage.w_cps_in[4]
.sym 9026 fft_block.reg_stage.w_cms_in[0]
.sym 9027 fft_block.reg_stage.w_c_reg[10]
.sym 9028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9031 fft_block.reg_stage.w_c_reg[10]
.sym 9032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 9044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9054 fft_block.reg_stage.w_cms_reg[11]
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 9057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 9071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 9074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9083 fft_block.reg_stage.w_cms_reg[11]
.sym 9086 fft_block.reg_stage.w_cms_reg[11]
.sym 9087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 9106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 9113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 9118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 9143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 9151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9157 fft_block.reg_stage.w_c_reg[1]
.sym 9164 fft_block.reg_stage.w_cps_reg[9]
.sym 9165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 9170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9172 fft_block.reg_stage.w_cms_reg[10]
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 9176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 9179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 9181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 9192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 9193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 9205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 9210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 9211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 9215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 9223 fft_block.reg_stage.w_cps_reg[9]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 9236 fft_block.reg_stage.w_cms_reg[10]
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9246 fft_block.reg_stage.w_cms_reg[1]
.sym 9248 fft_block.reg_stage.w_cms_reg[0]
.sym 9249 fft_block.reg_stage.w_c_reg[1]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9251 fft_block.reg_stage.w_cps_reg[4]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9254 fft_block.reg_stage.w_input_regs[38]
.sym 9255 w_fft_out[32]
.sym 9259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9262 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 9279 fft_block.reg_stage.w_cms_reg[1]
.sym 9289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 9291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 9293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 9296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[3]
.sym 9314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 9315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 9320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 9323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 9326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 9334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 9338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 9340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[3]
.sym 9346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 9363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 9364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 9366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 9381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 9382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9384 fft_block.reg_stage.w_c_reg[1]
.sym 9389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9392 fft_block.reg_stage.w_cms_reg[0]
.sym 9393 fft_block.reg_stage.w_cms_reg[0]
.sym 9395 fft_block.reg_stage.w_c_reg[1]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 9399 fft_block.reg_stage.w_cps_reg[4]
.sym 9403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 9412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 9426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 9428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 9443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 9457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 9467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 9468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 9487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 9494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 9495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 9496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 9499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 9515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 9520 fft_block.reg_stage.w_c_reg[10]
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 9524 fft_block.reg_stage.w_c_reg[10]
.sym 9537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 9540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 9541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 9542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 9543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 9549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 9557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 9560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 9567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 9568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 9574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 9578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 9580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 9593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 9599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 9604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 9605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 9618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 9622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 9627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 9628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 9630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 9631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 9635 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 9636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 9637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 9638 fft_block.reg_stage.w_cms_in[7]
.sym 9639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 9640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 9645 fft_block.reg_stage.w_c_reg[1]
.sym 9649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 9677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 9682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 9685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9688 $nextpnr_ICESTORM_LC_67$O
.sym 9690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 9710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 9732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 9733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 9735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 9740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 9741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 9744 fft_block.reg_stage.w_c_in[0]
.sym 9745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 9747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9751 fft_block.start_calc
.sym 9755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 9767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9771 fft_block.reg_stage.w_cms_reg[1]
.sym 9773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9781 fft_block.reg_stage.w_cps_in[7]
.sym 9783 fft_block.reg_stage.w_cms_in[7]
.sym 9787 fft_block.reg_stage.w_cps_in[0]
.sym 9806 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9815 fft_block.reg_stage.w_cps_in[0]
.sym 9821 fft_block.reg_stage.w_cms_in[7]
.sym 9824 fft_block.reg_stage.w_cps_in[7]
.sym 9858 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 9863 fft_block.reg_stage.w_c_reg[15]
.sym 9864 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9866 fft_block.reg_stage.w_c_reg[8]
.sym 9867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 9868 fft_block.reg_stage.w_c_reg[11]
.sym 9873 fft_block.reg_stage.w_cps_reg[0]
.sym 9874 fft_block.reg_stage.w_c_in[0]
.sym 9877 fft_block.reg_stage.w_cps_in[7]
.sym 9881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 9885 fft_block.reg_stage.w_cms_reg[0]
.sym 9886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 9891 fft_block.reg_stage.w_cps_reg[4]
.sym 9892 fft_block.reg_stage.w_c_reg[1]
.sym 9893 fft_block.reg_stage.w_cps_in[8]
.sym 9903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 9904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 9907 fft_block.reg_stage.w_cps_reg[8]
.sym 9911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9912 fft_block.reg_stage.w_cps_reg[7]
.sym 9917 fft_block.reg_stage.w_c_reg[1]
.sym 9918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 9923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 9927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 9931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 9937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9942 fft_block.reg_stage.w_c_reg[1]
.sym 9943 fft_block.reg_stage.w_cps_reg[7]
.sym 9944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 9949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9950 fft_block.reg_stage.w_cps_reg[8]
.sym 9954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 9955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 9960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 9965 fft_block.reg_stage.w_cps_reg[7]
.sym 9966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9968 fft_block.reg_stage.w_c_reg[1]
.sym 9974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 9977 fft_block.reg_stage.w_cps_reg[8]
.sym 9978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 9986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 9992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 9999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 10000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10005 fft_block.reg_stage.w_c_in[3]
.sym 10006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 10011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 10013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 10018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 10029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10033 fft_block.reg_stage.w_cps_reg[0]
.sym 10035 fft_block.reg_stage.w_cms_reg[7]
.sym 10036 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 10043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 10046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10051 fft_block.reg_stage.w_cps_reg[4]
.sym 10052 fft_block.reg_stage.w_c_reg[1]
.sym 10053 fft_block.reg_stage.w_cps_in[8]
.sym 10054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 10058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10059 fft_block.reg_stage.w_cps_reg[4]
.sym 10060 fft_block.reg_stage.w_c_reg[1]
.sym 10066 fft_block.reg_stage.w_cms_reg[7]
.sym 10067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 10071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 10073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10076 fft_block.reg_stage.w_cps_reg[0]
.sym 10078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 10079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 10082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10090 fft_block.reg_stage.w_cps_in[8]
.sym 10094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10100 fft_block.reg_stage.w_cms_reg[7]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10103 fft_block.reg_stage.w_c_reg[1]
.sym 10104 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10127 fft_block.reg_stage.w_c_reg[3]
.sym 10128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 10132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 10148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 10151 fft_block.reg_stage.w_cps_reg[0]
.sym 10152 fft_block.reg_stage.w_c_reg[1]
.sym 10153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 10154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 10158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10161 fft_block.reg_stage.w_cps_reg[8]
.sym 10162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 10164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 10166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 10182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 10183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 10184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 10187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10193 fft_block.reg_stage.w_c_reg[1]
.sym 10194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10196 fft_block.reg_stage.w_cps_reg[0]
.sym 10199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10202 fft_block.reg_stage.w_cps_reg[8]
.sym 10207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 10220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 10232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 10233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 10234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 10237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 10255 fft_block.reg_stage.w_cms_reg[0]
.sym 10258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 10259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10264 fft_block.reg_stage.w_cms_reg[1]
.sym 10265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 10271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10272 fft_block.reg_stage.w_cms_reg[0]
.sym 10273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 10284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 10287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 10292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 10301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 10302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 10306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 10307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10310 fft_block.reg_stage.w_cms_reg[0]
.sym 10311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 10316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 10322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 10323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 10325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 10329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 10330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 10335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 10342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10348 fft_block.reg_stage.w_cms_reg[0]
.sym 10349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 10353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 10354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 10356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 10357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 10358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 10359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 10360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 10365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 10369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 10377 fft_block.reg_stage.w_cms_reg[0]
.sym 10378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10385 fft_block.reg_stage.w_cps_in[8]
.sym 10386 $PACKER_VCC_NET
.sym 10388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 10396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 10403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 10404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 10406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 10411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 10413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 10415 fft_block.reg_stage.w_cms_reg[0]
.sym 10416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 10417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 10419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 10429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 10433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 10434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 10435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 10441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10442 fft_block.reg_stage.w_cms_reg[0]
.sym 10445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 10451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 10452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 10453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 10457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 10460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 10463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 10464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 10465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 10470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 10471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 10478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 10479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 10480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 10481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[3]
.sym 10488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 10501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 10503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 10517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 10518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 10521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 10523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 10526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 10528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 10532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 10535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 10536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10537 fft_block.reg_stage.w_cms_reg[0]
.sym 10538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 10545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 10546 $PACKER_VCC_NET
.sym 10547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 10551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 10552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 10553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 10556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 10557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 10559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 10562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 10568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 10570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10571 fft_block.reg_stage.w_cms_reg[0]
.sym 10574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 10582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10588 $PACKER_VCC_NET
.sym 10592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 10594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 10603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 10605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 10606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 10616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 10620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 10632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 10647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 10653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 10654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10672 $nextpnr_ICESTORM_LC_18$O
.sym 10674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1_SB_LUT4_O_1_I3[3]
.sym 10681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1_SB_LUT4_O_1_I3[3]
.sym 10691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 10705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 10709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 10710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 10719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 10723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 10725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 10736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 10739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 10772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 10776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 10786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 10794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 10798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 10799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 10803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 10804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 10808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 10809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 10828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10852 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 10863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 10868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 10877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 10889 fft_block.start_calc
.sym 10893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 10910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 10920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 10921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 10932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 10961 fft_block.start_calc
.sym 10962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 10963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10966 CLK$SB_IO_IN_$glb_clk
.sym 10972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 10976 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 10985 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10986 fft_block.start_calc
.sym 12300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 12303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 12304 fft_block.reg_stage.w_cps_reg[27]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 12313 fft_block.reg_stage.w_cms_reg[11]
.sym 12319 fft_block.reg_stage.w_cms_in[7]
.sym 12328 fft_block.reg_stage.w_cps_in[4]
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 12428 fft_block.reg_stage.w_cps_reg[25]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 12432 fft_block.reg_stage.w_cps_reg[26]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 12439 fft_block.reg_stage.w_cps_reg[27]
.sym 12454 fft_block.reg_stage.w_c_in[1]
.sym 12459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12474 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12482 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12488 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12489 fft_block.reg_stage.w_cps_reg[22]
.sym 12512 fft_block.reg_stage.w_c_in[1]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12518 fft_block.reg_stage.w_cms_reg[25]
.sym 12522 fft_block.reg_stage.w_cms_in[7]
.sym 12526 fft_block.reg_stage.w_cps_in[4]
.sym 12529 fft_block.reg_stage.w_cps_in[0]
.sym 12530 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12539 fft_block.reg_stage.w_cps_in[4]
.sym 12555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12557 fft_block.reg_stage.w_cms_reg[25]
.sym 12560 fft_block.reg_stage.w_c_in[1]
.sym 12566 fft_block.reg_stage.w_cps_in[0]
.sym 12580 fft_block.reg_stage.w_cms_in[7]
.sym 12582 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12599 fft_block.reg_stage.w_cps_reg[18]
.sym 12602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12607 fft_block.reg_stage.w_c_reg[17]
.sym 12614 fft_block.reg_stage.w_c_reg[17]
.sym 12615 fft_block.reg_stage.w_cps_in[0]
.sym 12619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12638 fft_block.reg_stage.w_c_reg[17]
.sym 12641 fft_block.reg_stage.w_cms_reg[25]
.sym 12642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12650 fft_block.reg_stage.w_c_in[1]
.sym 12653 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12683 fft_block.reg_stage.w_cms_reg[25]
.sym 12684 fft_block.reg_stage.w_c_reg[17]
.sym 12685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12701 fft_block.reg_stage.w_c_in[1]
.sym 12705 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[3]
.sym 12712 fft_block.reg_stage.w_cps_reg[31]
.sym 12713 fft_block.reg_stage.w_c_reg[25]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 12720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12723 fft_block.reg_stage.w_cps_reg[22]
.sym 12724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 12727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 12733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12735 fft_block.reg_stage.w_cms_reg[18]
.sym 12736 fft_block.reg_stage.w_c_in[1]
.sym 12737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12739 fft_block.reg_stage.w_cms_in[1]
.sym 12741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 12751 fft_block.reg_stage.w_cps_reg[18]
.sym 12753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12754 $PACKER_VCC_NET
.sym 12757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12760 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12766 fft_block.reg_stage.w_cps_reg[22]
.sym 12767 fft_block.reg_stage.w_cms_in[0]
.sym 12774 fft_block.reg_stage.w_c_reg[17]
.sym 12781 $nextpnr_ICESTORM_LC_31$O
.sym 12783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12787 $nextpnr_ICESTORM_LC_32$I3
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 12793 $nextpnr_ICESTORM_LC_32$COUT
.sym 12795 $PACKER_VCC_NET
.sym 12797 $nextpnr_ICESTORM_LC_32$I3
.sym 12800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12803 $nextpnr_ICESTORM_LC_32$COUT
.sym 12808 fft_block.reg_stage.w_cms_in[0]
.sym 12812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 12813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12815 fft_block.reg_stage.w_cps_reg[18]
.sym 12825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12826 fft_block.reg_stage.w_cps_reg[22]
.sym 12827 fft_block.reg_stage.w_c_reg[17]
.sym 12828 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 12832 fft_block.reg_stage.w_cms_reg[28]
.sym 12833 fft_block.reg_stage.w_cms_in[0]
.sym 12834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12837 fft_block.reg_stage.w_cms_reg[27]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 12845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12851 $PACKER_VCC_NET
.sym 12853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 12857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 12861 fft_block.reg_stage.w_cms_reg[18]
.sym 12866 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 12876 fft_block.reg_stage.w_cms_reg[10]
.sym 12877 fft_block.reg_stage.w_cps_in[8]
.sym 12879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12882 fft_block.reg_stage.c_map.stage_data[0]
.sym 12884 fft_block.reg_stage.w_cms_reg[11]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12890 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12898 fft_block.reg_stage.w_cms_in[0]
.sym 12899 fft_block.reg_stage.w_cms_in[1]
.sym 12902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12906 fft_block.reg_stage.c_map.stage_data[0]
.sym 12908 fft_block.reg_stage.w_cps_in[8]
.sym 12911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 12913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12925 fft_block.reg_stage.c_map.stage_data[0]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 12931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12938 fft_block.reg_stage.w_cms_in[1]
.sym 12941 fft_block.reg_stage.w_cms_reg[10]
.sym 12942 fft_block.reg_stage.w_cms_reg[11]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 12947 fft_block.reg_stage.w_cms_in[0]
.sym 12951 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12965 fft_block.reg_stage.w_cms_reg[1]
.sym 12966 fft_block.reg_stage.w_cps_in[4]
.sym 12967 fft_block.reg_stage.w_cms_reg[27]
.sym 12977 fft_block.reg_stage.w_cms_in[0]
.sym 12980 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 12982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 12984 fft_block.reg_stage.w_c_in[3]
.sym 12985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 12995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 12999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 13000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 13005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13006 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 13012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 13013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13017 fft_block.reg_stage.w_cms_in[1]
.sym 13018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 13028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 13029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 13031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 13034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 13040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 13049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13054 fft_block.reg_stage.w_cms_in[1]
.sym 13058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 13060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 13064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 13066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 13070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 13071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13074 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 13078 fft_block.reg_stage.w_c_reg[19]
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 13080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 13087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 13092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 13093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 13098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 13103 fft_block.reg_stage.w_cms_in[1]
.sym 13108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 13112 fft_block.reg_stage.c_map.stage_data[0]
.sym 13120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 13123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 13128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13144 $PACKER_VCC_NET
.sym 13145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 13147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13157 $PACKER_VCC_NET
.sym 13160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 13163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 13165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 13181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 13204 fft_block.reg_stage.w_c_reg[31]
.sym 13205 fft_block.reg_stage.w_c_in[1]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13207 fft_block.reg_stage.w_cms_in[1]
.sym 13211 fft_block.reg_stage.w_cms_reg[0]
.sym 13213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 13220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 13227 fft_block.reg_stage.w_c_in[1]
.sym 13230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13231 fft_block.reg_stage.w_cms_in[1]
.sym 13233 fft_block.reg_stage.w_cms_reg[0]
.sym 13241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 13245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13265 fft_block.reg_stage.w_cms_reg[11]
.sym 13269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 13286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 13288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13301 fft_block.reg_stage.w_cms_reg[11]
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 13330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 13333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 13342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 13345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 13347 fft_block.reg_stage.w_c_in[7]
.sym 13350 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 13358 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13367 fft_block.reg_stage.w_cms_in[0]
.sym 13369 fft_block.reg_stage.w_c_in[1]
.sym 13372 fft_block.reg_stage.w_cps_in[4]
.sym 13376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13379 fft_block.reg_stage.w_cms_in[1]
.sym 13382 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13399 fft_block.reg_stage.w_cms_in[1]
.sym 13412 fft_block.reg_stage.w_cms_in[0]
.sym 13417 fft_block.reg_stage.w_c_in[1]
.sym 13422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13429 fft_block.reg_stage.w_cps_in[4]
.sym 13439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13443 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 13447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 13448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 13450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 13451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 13472 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13473 fft_block.reg_stage.w_c_reg[1]
.sym 13474 fft_block.reg_stage.w_cps_in[8]
.sym 13476 fft_block.reg_stage.w_c_in[3]
.sym 13477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 13520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 13566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13570 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 13574 fft_block.reg_stage.w_c_reg[23]
.sym 13575 fft_block.reg_stage.w_c_reg[16]
.sym 13576 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 13583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 13588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 13589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 13593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13596 fft_block.reg_stage.c_map.stage_data[0]
.sym 13597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 13613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 13618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 13620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 13621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 13626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 13634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 13641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 13652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 13655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 13663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 13668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 13675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 13681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 13685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 13687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13700 fft_block.reg_stage.w_cms_in[7]
.sym 13703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 13704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 13706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 13708 fft_block.reg_stage.w_c_map_addr[0]
.sym 13709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 13710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 13712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 13713 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 13714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 13715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 13716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 13717 fft_block.reg_stage.w_c_in[0]
.sym 13721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13723 fft_block.reg_stage.w_c_map_addr[1]
.sym 13725 fft_block.reg_stage.w_we_c_map
.sym 13726 fft_block.reg_stage.w_cms_reg[0]
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 13736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 13737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13741 fft_block.reg_stage.w_c_reg[10]
.sym 13742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 13743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 13745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 13748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 13749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 13752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 13767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 13773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13779 fft_block.reg_stage.w_c_reg[10]
.sym 13780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 13786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 13790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 13791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 13798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 13802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 13803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 13805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 13810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 13811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 13817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 13818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 13821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 13823 fft_block.start_calc
.sym 13829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 13832 fft_block.reg_stage.w_input_regs[23]
.sym 13833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 13835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13843 fft_block.reg_stage.w_c_in[0]
.sym 13846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 13850 fft_block.reg_stage.w_c_in[7]
.sym 13857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13861 fft_block.reg_stage.w_c_reg[8]
.sym 13863 fft_block.reg_stage.w_c_reg[11]
.sym 13865 fft_block.reg_stage.w_c_reg[10]
.sym 13866 fft_block.reg_stage.w_c_reg[15]
.sym 13869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13871 fft_block.reg_stage.w_cps_in[7]
.sym 13872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13892 fft_block.reg_stage.w_c_reg[8]
.sym 13895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13898 fft_block.reg_stage.w_c_reg[10]
.sym 13901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13902 fft_block.reg_stage.w_c_reg[11]
.sym 13903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13909 fft_block.reg_stage.w_c_reg[15]
.sym 13910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13916 fft_block.reg_stage.w_c_reg[11]
.sym 13919 fft_block.reg_stage.w_c_reg[11]
.sym 13920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13925 fft_block.reg_stage.w_cps_in[7]
.sym 13931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 13933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 13934 fft_block.reg_stage.w_c_reg[10]
.sym 13935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13943 w_fft_out[16]
.sym 13944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13957 w_fft_out[24]
.sym 13963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13965 fft_block.reg_stage.w_c_in[3]
.sym 13966 fft_block.reg_stage.w_input_regs[28]
.sym 13967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 13970 fft_block.reg_stage.w_cps_in[8]
.sym 13973 fft_block.reg_stage.w_c_reg[1]
.sym 13981 fft_block.reg_stage.w_c_in[3]
.sym 13985 fft_block.reg_stage.w_c_in[0]
.sym 13990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 13993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 13997 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 14005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 14008 fft_block.reg_stage.w_c_in[7]
.sym 14009 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 14018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 14019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 14020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 14024 fft_block.reg_stage.w_c_in[7]
.sym 14030 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 14045 fft_block.reg_stage.w_c_in[0]
.sym 14050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 14051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 14057 fft_block.reg_stage.w_c_in[3]
.sym 14058 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14061 fft_block.reg_stage.w_c_reg[7]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14063 fft_block.reg_stage.w_c_reg[0]
.sym 14064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14066 fft_block.reg_stage.w_c_in[7]
.sym 14067 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 14068 fft_block.reg_stage.w_c_reg[3]
.sym 14073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14078 fft_block.reg_stage.w_input_regs[81]
.sym 14079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 14080 fft_block.reg_stage.w_input_regs[28]
.sym 14082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 14092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 14094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14095 fft_block.reg_stage.c_map.stage_data[0]
.sym 14104 fft_block.reg_stage.w_cps_reg[4]
.sym 14107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14114 fft_block.reg_stage.w_cms_reg[0]
.sym 14115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14122 fft_block.reg_stage.w_cms_reg[1]
.sym 14125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14133 fft_block.reg_stage.w_c_reg[1]
.sym 14135 fft_block.reg_stage.w_c_reg[1]
.sym 14136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14147 fft_block.reg_stage.w_cps_reg[4]
.sym 14149 fft_block.reg_stage.w_c_reg[1]
.sym 14150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14165 fft_block.reg_stage.w_cms_reg[0]
.sym 14166 fft_block.reg_stage.w_cms_reg[1]
.sym 14167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14171 fft_block.reg_stage.w_cms_reg[1]
.sym 14172 fft_block.reg_stage.w_cms_reg[0]
.sym 14174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 14187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 14188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 14189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 14190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 14191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 14199 fft_block.reg_stage.c_map.stage_data[0]
.sym 14202 fft_block.reg_stage.w_c_map_addr[0]
.sym 14210 fft_block.reg_stage.w_c_map_addr[1]
.sym 14216 fft_block.reg_stage.w_input_regs[87]
.sym 14217 fft_block.reg_stage.w_c_map_addr[1]
.sym 14218 fft_block.reg_stage.w_cms_reg[0]
.sym 14225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 14228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 14231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14239 fft_block.reg_stage.w_c_reg[1]
.sym 14240 fft_block.reg_stage.w_cps_reg[4]
.sym 14243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 14253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 14261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 14267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 14270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14285 fft_block.reg_stage.w_c_reg[1]
.sym 14288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14303 fft_block.reg_stage.w_cps_reg[4]
.sym 14304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 14313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 14314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 14323 $PACKER_VCC_NET
.sym 14325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 14342 fft_block.reg_stage.w_c_reg[0]
.sym 14350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 14359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 14368 fft_block.reg_stage.w_cms_reg[0]
.sym 14370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 14371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14372 fft_block.reg_stage.w_cms_reg[1]
.sym 14375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 14378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 14384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 14388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14395 fft_block.reg_stage.w_cms_reg[0]
.sym 14396 fft_block.reg_stage.w_cms_reg[1]
.sym 14400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 14401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 14408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 14427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 14432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 14433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 14434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 14435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 14436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 14446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 14449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14459 $PACKER_VCC_NET
.sym 14461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 14462 fft_block.reg_stage.w_cps_in[8]
.sym 14465 fft_block.reg_stage.w_c_reg[1]
.sym 14471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 14472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 14473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 14474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 14478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[3]
.sym 14479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 14480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 14482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 14483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 14484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 14489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 14491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 14498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 14499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 14501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 14505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 14507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[3]
.sym 14510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 14511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 14513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 14516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 14529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 14530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 14531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 14535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 14536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 14540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 14543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 14546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 14548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 14549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 14550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 14571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 14573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 14579 fft_block.reg_stage.c_map.stage_data[0]
.sym 14584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 14587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 14594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 14598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 14599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 14604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 14605 fft_block.reg_stage.w_cms_reg[1]
.sym 14606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 14607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14610 fft_block.reg_stage.w_cms_reg[0]
.sym 14612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 14615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 14633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14639 fft_block.reg_stage.w_cms_reg[1]
.sym 14641 fft_block.reg_stage.w_cms_reg[0]
.sym 14642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 14645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 14646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 14647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 14651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 14652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 14653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 14658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 14659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 14664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14665 fft_block.reg_stage.w_cms_reg[1]
.sym 14666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 14671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 14672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 14673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 14676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 14677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 14678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 14679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 14680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 14681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 14682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 14683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 14692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14701 fft_block.reg_stage.w_c_map_addr[1]
.sym 14709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 14722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 14724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 14732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 14736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 14742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 14748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 14751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 14752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 14753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 14757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 14758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 14765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 14768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 14770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 14776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 14781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 14783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 14786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 14787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 14789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 14794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 14799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 14801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 14802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 14804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 14805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 14808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 14813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 14814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 14815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 14822 fft_block.reg_stage.w_cps_in[8]
.sym 14841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 14858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 14863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 14867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 14873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 14875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 14879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 14891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 14892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 14912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 14919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 14922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 14924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 14926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 14927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 14928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 14929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 14931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 14934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 14935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 14937 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 14942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 14965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 14966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 14979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 14982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 14989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 14990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 15008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 15009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 15010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 15042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 15043 CLK$SB_IO_IN_$glb_clk
.sym 15048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 15052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 15054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 15057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 15058 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 15060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 15080 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 15145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 15176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 15184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 16377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 16378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 16379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16381 fft_block.reg_stage.w_cms_reg[34]
.sym 16382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16390 fft_block.reg_stage.w_cps_in[8]
.sym 16417 fft_block.reg_stage.w_cps_in[0]
.sym 16418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16419 fft_block.reg_stage.w_cps_reg[25]
.sym 16422 $PACKER_VCC_NET
.sym 16427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16431 fft_block.reg_stage.w_cps_reg[26]
.sym 16432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 16435 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16437 fft_block.reg_stage.w_c_reg[17]
.sym 16449 $nextpnr_ICESTORM_LC_12$O
.sym 16451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16455 $nextpnr_ICESTORM_LC_13$I3
.sym 16458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16461 $nextpnr_ICESTORM_LC_13$COUT
.sym 16463 $PACKER_VCC_NET
.sym 16465 $nextpnr_ICESTORM_LC_13$I3
.sym 16467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 16470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 16480 fft_block.reg_stage.w_cps_reg[26]
.sym 16482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 16486 fft_block.reg_stage.w_cps_in[0]
.sym 16492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16493 fft_block.reg_stage.w_cps_reg[25]
.sym 16495 fft_block.reg_stage.w_c_reg[17]
.sym 16496 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16497 CLK$SB_IO_IN_$glb_clk
.sym 16503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16505 fft_block.reg_stage.w_cps_reg[34]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16510 fft_block.reg_stage.w_cps_reg[35]
.sym 16515 fft_block.reg_stage.w_cps_in[0]
.sym 16516 fft_block.reg_stage.w_cms_reg[34]
.sym 16518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16526 fft_block.reg_stage.w_c_reg[17]
.sym 16532 fft_block.reg_stage.w_cps_reg[27]
.sym 16544 fft_block.reg_stage.w_cps_reg[26]
.sym 16545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 16546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 16549 $PACKER_VCC_NET
.sym 16552 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 16555 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 16558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 16567 fft_block.reg_stage.w_cps_in[7]
.sym 16568 fft_block.reg_stage.w_c_in[1]
.sym 16569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 16583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16584 fft_block.reg_stage.w_c_reg[17]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16588 fft_block.reg_stage.w_cps_reg[22]
.sym 16591 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16596 fft_block.reg_stage.w_cps_in[7]
.sym 16597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16598 fft_block.reg_stage.w_cps_reg[25]
.sym 16600 fft_block.reg_stage.w_cps_in[8]
.sym 16601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16602 fft_block.reg_stage.w_cps_reg[26]
.sym 16603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 16610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16613 fft_block.reg_stage.w_cps_reg[25]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16615 fft_block.reg_stage.w_c_reg[17]
.sym 16619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16620 fft_block.reg_stage.w_c_reg[17]
.sym 16621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 16627 fft_block.reg_stage.w_cps_in[7]
.sym 16631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16632 fft_block.reg_stage.w_cps_reg[26]
.sym 16633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16646 fft_block.reg_stage.w_cps_reg[26]
.sym 16649 fft_block.reg_stage.w_cps_in[8]
.sym 16655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 16657 fft_block.reg_stage.w_cps_reg[22]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 16659 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 16663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 16676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 16677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 16678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16679 fft_block.reg_stage.w_cps_reg[35]
.sym 16680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 16693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 16697 fft_block.reg_stage.w_cms_in[7]
.sym 16705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 16706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 16709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 16727 fft_block.reg_stage.w_cps_reg[22]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16731 fft_block.reg_stage.w_c_reg[17]
.sym 16732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16735 $nextpnr_ICESTORM_LC_29$O
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 16743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 16754 fft_block.reg_stage.w_cps_reg[22]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 16756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 16761 fft_block.reg_stage.w_c_reg[17]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 16772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 16778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 16791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16797 fft_block.reg_stage.w_cms_reg[18]
.sym 16799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16809 fft_block.reg_stage.w_cps_reg[31]
.sym 16810 fft_block.reg_stage.w_c_reg[17]
.sym 16811 fft_block.reg_stage.w_c_reg[25]
.sym 16812 fft_block.reg_stage.w_cps_reg[18]
.sym 16813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16832 $PACKER_VCC_NET
.sym 16833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16842 fft_block.reg_stage.w_cps_in[4]
.sym 16844 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16845 fft_block.reg_stage.w_c_in[1]
.sym 16849 fft_block.reg_stage.w_cms_reg[18]
.sym 16855 fft_block.reg_stage.w_cms_reg[19]
.sym 16858 $nextpnr_ICESTORM_LC_25$O
.sym 16860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16864 $nextpnr_ICESTORM_LC_26$I3
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16870 $nextpnr_ICESTORM_LC_26$COUT
.sym 16873 $PACKER_VCC_NET
.sym 16874 $nextpnr_ICESTORM_LC_26$I3
.sym 16878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 16880 $nextpnr_ICESTORM_LC_26$COUT
.sym 16883 fft_block.reg_stage.w_cps_in[4]
.sym 16889 fft_block.reg_stage.w_c_in[1]
.sym 16895 fft_block.reg_stage.w_cms_reg[19]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16898 fft_block.reg_stage.w_cms_reg[18]
.sym 16901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16903 fft_block.reg_stage.w_cms_reg[18]
.sym 16904 fft_block.reg_stage.w_cms_reg[19]
.sym 16905 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 16911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 16916 fft_block.reg_stage.w_cps_reg[31]
.sym 16922 fft_block.reg_stage.w_c_reg[25]
.sym 16926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 16932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 16934 fft_block.reg_stage.w_c_reg[19]
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 16938 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 16940 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 16943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 16950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16951 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 16952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[3]
.sym 16953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 16954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16959 fft_block.reg_stage.w_cms_in[0]
.sym 16960 fft_block.reg_stage.w_cms_in[1]
.sym 16961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16964 fft_block.reg_stage.w_cms_reg[18]
.sym 16972 fft_block.reg_stage.c_map.stage_data[0]
.sym 16975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 16980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 16983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 16985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 16991 fft_block.reg_stage.w_cms_in[1]
.sym 16995 fft_block.reg_stage.c_map.stage_data[0]
.sym 17000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 17002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 17006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 17012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[3]
.sym 17015 fft_block.reg_stage.w_cms_reg[18]
.sym 17019 fft_block.reg_stage.w_cms_in[0]
.sym 17024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17028 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 17047 fft_block.reg_stage.w_cms_reg[28]
.sym 17048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 17056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17064 fft_block.reg_stage.w_cps_in[7]
.sym 17065 fft_block.reg_stage.w_c_in[1]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 17072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 17076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 17077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 17085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 17091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 17095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17101 fft_block.reg_stage.w_cms_reg[19]
.sym 17103 fft_block.reg_stage.w_cms_reg[18]
.sym 17105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 17106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 17120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 17125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 17126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17129 fft_block.reg_stage.w_cms_reg[19]
.sym 17130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 17131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 17135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 17142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17148 fft_block.reg_stage.w_cms_reg[18]
.sym 17149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17150 fft_block.reg_stage.w_cms_reg[19]
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 17169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 17176 fft_block.reg_stage.w_cms_reg[18]
.sym 17184 fft_block.reg_stage.w_cms_in[7]
.sym 17185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 17189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 17196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 17197 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 17204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17205 fft_block.reg_stage.w_c_in[3]
.sym 17207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 17217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 17223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 17228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 17229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 17236 fft_block.reg_stage.w_c_in[3]
.sym 17241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 17243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 17246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 17259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 17260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 17261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 17264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 17274 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17293 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17301 fft_block.reg_stage.w_c_reg[31]
.sym 17302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 17318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 17323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17331 fft_block.reg_stage.w_cps_in[8]
.sym 17333 fft_block.reg_stage.c_map.stage_data[0]
.sym 17335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 17336 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17338 fft_block.reg_stage.w_c_in[7]
.sym 17341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 17351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 17354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 17357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 17359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 17377 fft_block.reg_stage.w_c_in[7]
.sym 17382 fft_block.reg_stage.w_cps_in[8]
.sym 17384 fft_block.reg_stage.c_map.stage_data[0]
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 17389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17394 fft_block.reg_stage.w_c_in[7]
.sym 17397 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 17411 fft_block.reg_stage.w_cps_in[8]
.sym 17419 fft_block.reg_stage.w_cps_in[8]
.sym 17422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17426 fft_block.reg_stage.w_c_reg[19]
.sym 17427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 17429 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 17448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 17453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 17458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 17472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17473 $nextpnr_ICESTORM_LC_57$O
.sym 17475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 17495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 17501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 17523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 17534 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 17551 fft_block.reg_stage.w_cps_in[7]
.sym 17553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 17557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 17570 fft_block.reg_stage.w_c_reg[16]
.sym 17571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 17577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 17578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 17584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 17598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 17600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 17603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 17605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 17609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 17615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 17621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 17624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 17627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 17630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17633 fft_block.reg_stage.w_c_reg[16]
.sym 17635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 17636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 17640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 17641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 fft_block.reg_stage.w_cps_in[7]
.sym 17647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 17648 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 17649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 17652 fft_block.reg_stage.w_cms_in[7]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 17655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 17671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 17674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17675 fft_block.reg_stage.w_cms_in[7]
.sym 17681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 17689 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17694 fft_block.reg_stage.w_c_map_addr[0]
.sym 17696 fft_block.reg_stage.w_c_in[7]
.sym 17706 fft_block.reg_stage.w_c_map_addr[1]
.sym 17708 fft_block.reg_stage.w_c_in[0]
.sym 17716 fft_block.reg_stage.w_we_c_map
.sym 17726 fft_block.reg_stage.w_c_map_addr[0]
.sym 17727 fft_block.reg_stage.w_we_c_map
.sym 17728 fft_block.reg_stage.w_c_map_addr[1]
.sym 17753 fft_block.reg_stage.w_c_in[7]
.sym 17757 fft_block.reg_stage.w_c_in[0]
.sym 17762 fft_block.reg_stage.w_c_map_addr[1]
.sym 17764 fft_block.reg_stage.w_c_map_addr[0]
.sym 17765 fft_block.reg_stage.w_we_c_map
.sym 17766 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 17789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 17793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 17796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 17797 fft_block.reg_stage.w_input_regs[31]
.sym 17798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 17799 fft_block.reg_stage.w_we_c_map
.sym 17801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 17803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 17804 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 17815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 17816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 17820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 17824 fft_block.reg_stage.w_input_regs[23]
.sym 17825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 17826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 17849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 17850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 17861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 17864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 17873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17875 fft_block.reg_stage.w_input_regs[23]
.sym 17876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 17880 fft_block.reg_stage.w_input_regs[23]
.sym 17881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 17882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 17887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 17908 fft_block.reg_stage.w_c_in[3]
.sym 17910 fft_block.reg_stage.w_input_regs[20]
.sym 17911 fft_block.reg_stage.w_input_regs[28]
.sym 17916 fft_block.reg_stage.w_c_reg[7]
.sym 17918 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 17920 fft_block.reg_stage.w_input_regs[30]
.sym 17925 fft_block.reg_stage.w_input_regs[29]
.sym 17927 fft_block.reg_stage.w_input_regs[30]
.sym 17936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17965 $nextpnr_ICESTORM_LC_62$O
.sym 17968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18022 fft_block.reg_stage.w_input_regs[25]
.sym 18037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 18040 fft_block.w_fft_in[9]
.sym 18041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 18042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 18044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 18047 fft_block.reg_stage.w_input_regs[17]
.sym 18048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 18050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18058 fft_block.reg_stage.w_input_regs[17]
.sym 18059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18062 fft_block.reg_stage.w_input_regs[81]
.sym 18064 fft_block.reg_stage.w_input_regs[28]
.sym 18066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 18068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18069 fft_block.reg_stage.w_input_regs[31]
.sym 18070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 18074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18080 fft_block.reg_stage.w_input_regs[30]
.sym 18085 fft_block.reg_stage.w_input_regs[29]
.sym 18086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18096 fft_block.reg_stage.w_input_regs[29]
.sym 18097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18101 fft_block.reg_stage.w_input_regs[17]
.sym 18102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 18104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18108 fft_block.reg_stage.w_input_regs[31]
.sym 18109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 18113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18114 fft_block.reg_stage.w_input_regs[28]
.sym 18115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18120 fft_block.reg_stage.w_input_regs[17]
.sym 18122 fft_block.reg_stage.w_input_regs[81]
.sym 18126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 18127 fft_block.reg_stage.w_input_regs[31]
.sym 18128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18131 fft_block.reg_stage.w_input_regs[30]
.sym 18132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18135 fft_block.start_calc_$glb_ce
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18152 w_fft_out[16]
.sym 18154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18155 fft_block.reg_stage.w_input_regs[87]
.sym 18160 fft_block.reg_stage.w_we_c_map
.sym 18162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 18166 fft_block.reg_stage.w_cps_reg[0]
.sym 18171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 18173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 18179 fft_block.reg_stage.w_input_regs[28]
.sym 18180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18184 fft_block.reg_stage.w_c_in[7]
.sym 18185 fft_block.reg_stage.c_map.stage_data[0]
.sym 18188 fft_block.reg_stage.w_c_map_addr[0]
.sym 18190 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18191 fft_block.reg_stage.w_cps_in[8]
.sym 18192 fft_block.reg_stage.w_c_in[0]
.sym 18194 fft_block.reg_stage.w_c_in[3]
.sym 18195 fft_block.reg_stage.w_input_regs[29]
.sym 18197 fft_block.reg_stage.w_input_regs[30]
.sym 18199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18200 fft_block.reg_stage.w_c_map_addr[1]
.sym 18201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18205 fft_block.reg_stage.w_we_c_map
.sym 18208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18213 fft_block.reg_stage.w_c_in[7]
.sym 18219 fft_block.reg_stage.w_input_regs[28]
.sym 18220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18224 fft_block.reg_stage.w_c_in[0]
.sym 18230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18231 fft_block.reg_stage.w_input_regs[29]
.sym 18233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18236 fft_block.reg_stage.w_input_regs[30]
.sym 18238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18244 fft_block.reg_stage.w_cps_in[8]
.sym 18245 fft_block.reg_stage.c_map.stage_data[0]
.sym 18248 fft_block.reg_stage.w_c_map_addr[0]
.sym 18249 fft_block.reg_stage.w_c_map_addr[1]
.sym 18251 fft_block.reg_stage.w_we_c_map
.sym 18255 fft_block.reg_stage.w_c_in[3]
.sym 18258 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 18263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 18267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 18273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 18279 fft_block.reg_stage.w_c_reg[0]
.sym 18281 w_fft_out[27]
.sym 18283 fft_block.reg_stage.w_input_regs[85]
.sym 18285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 18289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18291 fft_block.reg_stage.w_we_c_map
.sym 18292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 18296 fft_block.reg_stage.w_c_reg[3]
.sym 18302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18327 fft_block.reg_stage.w_input_regs[87]
.sym 18329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18334 $nextpnr_ICESTORM_LC_61$O
.sym 18337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18378 fft_block.reg_stage.w_input_regs[87]
.sym 18380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18386 w_fft_out[0]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18398 $PACKER_VCC_NET
.sym 18400 fft_block.reg_stage.w_input_regs[95]
.sym 18405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18408 fft_block.reg_stage.w_c_reg[7]
.sym 18415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 18426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 18427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 18429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 18432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18438 fft_block.reg_stage.w_cps_reg[0]
.sym 18443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18450 $PACKER_VCC_NET
.sym 18454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 18457 $nextpnr_ICESTORM_LC_42$O
.sym 18460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18463 $nextpnr_ICESTORM_LC_43$I3
.sym 18466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18469 $nextpnr_ICESTORM_LC_43$COUT
.sym 18472 $PACKER_VCC_NET
.sym 18473 $nextpnr_ICESTORM_LC_43$I3
.sym 18476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18479 $nextpnr_ICESTORM_LC_43$COUT
.sym 18482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 18488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 18490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18491 fft_block.reg_stage.w_cps_reg[0]
.sym 18494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 18495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 18500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 18503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 18504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 18509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 18525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 18530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 18533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18551 fft_block.reg_stage.w_cms_reg[0]
.sym 18555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 18556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 18564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 18566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 18567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 18578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 18579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 18581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 18582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 18587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18589 fft_block.reg_stage.w_cms_reg[0]
.sym 18590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 18595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 18596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 18605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 18608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 18618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 18619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 18620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 18624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 18625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 18634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 18637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 18657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18673 fft_block.reg_stage.w_c_reg[0]
.sym 18674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18678 fft_block.reg_stage.w_c_reg[1]
.sym 18679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 18689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 18690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18710 fft_block.reg_stage.w_c_reg[1]
.sym 18711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 18718 fft_block.reg_stage.w_c_reg[0]
.sym 18719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 18730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 18731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 18749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 18756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 18757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 18758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 18759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 18760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 18773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 18775 fft_block.reg_stage.w_input_regs[6]
.sym 18776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 18777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 18779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18783 fft_block.reg_stage.w_we_c_map
.sym 18794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 18795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 18797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 18803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 18804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 18808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 18812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 18814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 18816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 18819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 18821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 18822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 18824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 18827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 18836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 18839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 18841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 18847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 18852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 18853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 18854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 18857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 18858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 18859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 18863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 18864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 18865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 18870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 18873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 18878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 18880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[2]
.sym 18881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 18884 fft_block.reg_stage.w_cps_in[8]
.sym 18890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18894 fft_block.reg_stage.w_cps_in[8]
.sym 18896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 18905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 18910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 18917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 18921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 18926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 18927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 18931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 18939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 18944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 18951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 18952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 18953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 18962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 18964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 18969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 18980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 18987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 18996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 19000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 19001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 19003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 19006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 19013 fft_block.reg_stage.c_map.stage_data[0]
.sym 19014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 19015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 19016 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 19017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 19019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 19026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 19031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 19044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 19046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 19050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 19054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 19055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 19060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 19073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 19076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 19097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 19099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 19109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 19110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 19119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 19120 CLK$SB_IO_IN_$glb_clk
.sym 19124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 19126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 19127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 19128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 19129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 19134 fft_block.reg_stage.w_c_map_addr[1]
.sym 19137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 19139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 19143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 19169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 19178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 19189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 19217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 19239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 19241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 19242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 19243 CLK$SB_IO_IN_$glb_clk
.sym 20422 CLK$SB_IO_IN
.sym 20452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 20457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 20473 fft_block.reg_stage.w_cps_in[7]
.sym 20498 fft_block.reg_stage.w_c_reg[17]
.sym 20501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 20505 fft_block.reg_stage.w_cms_in[7]
.sym 20507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 20512 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20515 $PACKER_VCC_NET
.sym 20516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20518 fft_block.reg_stage.w_cps_reg[22]
.sym 20524 fft_block.reg_stage.w_cps_reg[26]
.sym 20525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20526 $nextpnr_ICESTORM_LC_20$O
.sym 20529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20532 $nextpnr_ICESTORM_LC_21$I3
.sym 20534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20535 $PACKER_VCC_NET
.sym 20538 $nextpnr_ICESTORM_LC_21$COUT
.sym 20540 $PACKER_VCC_NET
.sym 20542 $nextpnr_ICESTORM_LC_21$I3
.sym 20546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 20548 $nextpnr_ICESTORM_LC_21$COUT
.sym 20551 fft_block.reg_stage.w_c_reg[17]
.sym 20552 fft_block.reg_stage.w_cps_reg[22]
.sym 20553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20557 $PACKER_VCC_NET
.sym 20558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20563 fft_block.reg_stage.w_cms_in[7]
.sym 20569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 20570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20571 fft_block.reg_stage.w_cps_reg[26]
.sym 20573 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20574 CLK$SB_IO_IN_$glb_clk
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 20591 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20597 fft_block.reg_stage.w_cms_in[7]
.sym 20600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 20612 fft_block.reg_stage.w_cps_reg[22]
.sym 20620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 20622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20623 fft_block.reg_stage.w_cps_reg[35]
.sym 20631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 20633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 20637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 20640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 20645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 20658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 20659 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 20663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 20666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 20669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 20670 fft_block.reg_stage.w_cps_reg[26]
.sym 20671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20673 fft_block.reg_stage.w_cps_reg[22]
.sym 20675 fft_block.reg_stage.w_cps_reg[18]
.sym 20676 fft_block.reg_stage.w_cps_in[7]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20681 fft_block.reg_stage.w_c_reg[17]
.sym 20682 fft_block.reg_stage.w_cps_in[8]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 20687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 20691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 20692 fft_block.reg_stage.w_cps_reg[22]
.sym 20693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20696 fft_block.reg_stage.w_c_reg[17]
.sym 20697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 20705 fft_block.reg_stage.w_cps_in[7]
.sym 20708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 20710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 20711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 20714 fft_block.reg_stage.w_cps_reg[26]
.sym 20715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 20716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 20720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20723 fft_block.reg_stage.w_cps_reg[26]
.sym 20726 fft_block.reg_stage.w_cps_reg[18]
.sym 20727 fft_block.reg_stage.w_c_reg[17]
.sym 20728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20735 fft_block.reg_stage.w_cps_in[8]
.sym 20736 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 20751 fft_block.reg_stage.w_cps_reg[27]
.sym 20752 fft_block.reg_stage.w_cps_reg[31]
.sym 20755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 20756 fft_block.reg_stage.w_c_reg[25]
.sym 20757 fft_block.reg_stage.w_cps_reg[34]
.sym 20758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 20763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20768 fft_block.reg_stage.w_cps_in[8]
.sym 20769 fft_block.reg_stage.c_map.stage_data[0]
.sym 20771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 20773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 20784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 20785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 20790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20791 $PACKER_VCC_NET
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 20805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 20806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20807 fft_block.reg_stage.w_cps_reg[22]
.sym 20809 fft_block.reg_stage.w_c_reg[17]
.sym 20810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20813 $PACKER_VCC_NET
.sym 20815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 20825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20827 fft_block.reg_stage.w_c_reg[17]
.sym 20828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20834 fft_block.reg_stage.w_cps_reg[22]
.sym 20837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 20838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 20840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 20857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 20874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20877 $PACKER_VCC_NET
.sym 20878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 20880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 20881 $PACKER_VCC_NET
.sym 20882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 20883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 20887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 20890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 20897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 20907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 20909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 20913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 20914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 20916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 20917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 20918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 20943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 20949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 20950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 20956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 20957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 20961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 20962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 20972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 20973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 20975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 20978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 20979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 20999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 21003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 21005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 21009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 21012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 21014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 21026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 21028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 21033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 21034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 21036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 21037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 21038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 21039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 21041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 21045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21048 fft_block.reg_stage.w_cms_reg[18]
.sym 21050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 21053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 21060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 21062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 21065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 21067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 21071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 21072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 21078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 21079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 21083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 21090 fft_block.reg_stage.w_cms_reg[18]
.sym 21091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 21104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 21124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21136 fft_block.reg_stage.w_input_regs[36]
.sym 21137 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21139 fft_block.reg_stage.w_c_in[3]
.sym 21140 fft_block.reg_stage.w_input_regs[38]
.sym 21141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21142 fft_block.reg_stage.w_input_regs[39]
.sym 21143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 21151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 21152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 21153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21154 fft_block.reg_stage.w_cms_reg[18]
.sym 21156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21159 fft_block.reg_stage.w_cps_reg[18]
.sym 21160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 21161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 21163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 21165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 21174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 21176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21185 fft_block.reg_stage.w_cms_reg[18]
.sym 21188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 21189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 21206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 21207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 21219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 21226 fft_block.reg_stage.w_cps_reg[18]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 21233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 21239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 21253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 21256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21257 fft_block.reg_stage.w_c_reg[24]
.sym 21258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21259 fft_block.reg_stage.w_c_reg[27]
.sym 21260 fft_block.reg_stage.w_c_in[0]
.sym 21264 fft_block.reg_stage.w_cps_in[8]
.sym 21265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 21287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21300 fft_block.reg_stage.w_input_regs[38]
.sym 21301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21302 fft_block.reg_stage.w_input_regs[39]
.sym 21305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 21307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 21308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21320 fft_block.reg_stage.w_input_regs[39]
.sym 21324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21335 fft_block.reg_stage.w_input_regs[38]
.sym 21336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 21348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21354 fft_block.reg_stage.w_c_reg[27]
.sym 21355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21361 fft_block.reg_stage.w_c_reg[24]
.sym 21369 $PACKER_VCC_NET
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 21372 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21380 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 21399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21402 fft_block.reg_stage.w_input_regs[38]
.sym 21403 fft_block.reg_stage.w_input_regs[36]
.sym 21404 fft_block.reg_stage.w_input_regs[39]
.sym 21406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21431 fft_block.reg_stage.w_input_regs[38]
.sym 21434 fft_block.reg_stage.w_input_regs[36]
.sym 21435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 21437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21440 fft_block.reg_stage.w_input_regs[39]
.sym 21441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 21452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21455 fft_block.reg_stage.w_input_regs[38]
.sym 21458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 21464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21466 fft_block.reg_stage.w_input_regs[39]
.sym 21467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21470 fft_block.reg_stage.w_input_regs[36]
.sym 21471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 21473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 21499 fft_block.reg_stage.w_input_regs[36]
.sym 21502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21505 fft_block.reg_stage.c_map.stage_data[0]
.sym 21507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21550 $nextpnr_ICESTORM_LC_69$O
.sym 21553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21616 fft_block.reg_stage.w_input_regs[43]
.sym 21624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 21627 fft_block.reg_stage.w_c_map_addr[1]
.sym 21630 fft_block.reg_stage.w_input_regs[22]
.sym 21631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 21633 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21635 fft_block.reg_stage.w_c_in[3]
.sym 21636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21647 fft_block.reg_stage.w_c_reg[19]
.sym 21650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 21653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 21654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 21655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 21658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21670 fft_block.reg_stage.w_c_reg[23]
.sym 21672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 21675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21681 fft_block.reg_stage.w_c_reg[19]
.sym 21682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21686 fft_block.reg_stage.w_c_reg[19]
.sym 21687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 21694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 21698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 21704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 21706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 21707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 21710 fft_block.reg_stage.w_c_reg[23]
.sym 21712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 21717 fft_block.reg_stage.w_c_reg[19]
.sym 21718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 21720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 21724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 21726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 21728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 21729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 21730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 21738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 21742 fft_block.reg_stage.w_input_regs[31]
.sym 21743 fft_block.reg_stage.w_input_regs[46]
.sym 21744 fft_block.reg_stage.w_c_reg[31]
.sym 21747 fft_block.reg_stage.w_c_in[0]
.sym 21748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 21751 fft_block.reg_stage.w_cps_in[8]
.sym 21752 fft_block.reg_stage.w_c_reg[1]
.sym 21754 fft_block.reg_stage.w_input_regs[26]
.sym 21755 fft_block.reg_stage.w_cps_in[7]
.sym 21756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21757 fft_block.reg_stage.w_input_regs[18]
.sym 21758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 21767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21769 fft_block.reg_stage.w_cps_in[8]
.sym 21775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 21777 fft_block.reg_stage.c_map.stage_data[0]
.sym 21781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 21782 fft_block.reg_stage.w_we_c_map
.sym 21787 fft_block.reg_stage.w_c_map_addr[1]
.sym 21788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21790 fft_block.reg_stage.w_c_map_addr[0]
.sym 21791 fft_block.start_calc
.sym 21795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 21798 fft_block.reg_stage.w_cps_in[8]
.sym 21799 fft_block.reg_stage.c_map.stage_data[0]
.sym 21803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 21804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 21805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21806 fft_block.start_calc
.sym 21810 fft_block.reg_stage.w_c_map_addr[1]
.sym 21811 fft_block.reg_stage.w_we_c_map
.sym 21812 fft_block.reg_stage.w_c_map_addr[0]
.sym 21817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21834 fft_block.reg_stage.w_cps_in[8]
.sym 21835 fft_block.reg_stage.c_map.stage_data[0]
.sym 21839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 21841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21846 fft_block.reg_stage.w_input_regs[16]
.sym 21848 fft_block.reg_stage.w_input_regs[17]
.sym 21849 fft_block.start_calc
.sym 21851 fft_block.reg_stage.w_c_in[3]
.sym 21859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 21860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 21861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 21863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 21865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 21867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 21869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 21871 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21873 fft_block.reg_stage.w_c_in[3]
.sym 21876 w_fft_out[25]
.sym 21881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 21887 fft_block.reg_stage.w_input_regs[21]
.sym 21890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 21891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 21895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21896 fft_block.reg_stage.w_input_regs[20]
.sym 21898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21902 fft_block.reg_stage.w_input_regs[22]
.sym 21908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 21914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 21917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21920 fft_block.reg_stage.w_input_regs[21]
.sym 21921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 21922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 21929 fft_block.reg_stage.w_input_regs[22]
.sym 21932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 21935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 21940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21941 fft_block.reg_stage.w_input_regs[20]
.sym 21944 fft_block.reg_stage.w_input_regs[22]
.sym 21945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 21950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 21951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 21958 fft_block.reg_stage.w_input_regs[21]
.sym 21962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21963 fft_block.reg_stage.w_input_regs[20]
.sym 21964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 21969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21970 w_fft_out[25]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21973 w_fft_out[24]
.sym 21974 w_fft_out[26]
.sym 21975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21977 fft_block.reg_stage.w_input_regs[21]
.sym 21981 fft_block.w_fft_in[9]
.sym 21984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 21992 fft_block.reg_stage.w_input_regs[17]
.sym 21994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21995 fft_block.w_fft_in[4]
.sym 21996 w_fft_out[26]
.sym 22001 fft_block.reg_stage.c_map.stage_data[0]
.sym 22004 fft_block.w_fft_in[1]
.sym 22011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 22012 fft_block.reg_stage.w_input_regs[17]
.sym 22013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 22014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 22016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22018 fft_block.reg_stage.w_input_regs[16]
.sym 22019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 22020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22024 fft_block.reg_stage.w_input_regs[20]
.sym 22026 fft_block.reg_stage.w_input_regs[80]
.sym 22029 fft_block.reg_stage.w_input_regs[18]
.sym 22032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 22033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 22041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 22043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 22045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 22049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 22051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 22057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 22058 fft_block.reg_stage.w_input_regs[18]
.sym 22061 fft_block.reg_stage.w_input_regs[20]
.sym 22062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 22064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 22068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 22073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22074 fft_block.reg_stage.w_input_regs[17]
.sym 22075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 22076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 22085 fft_block.reg_stage.w_input_regs[16]
.sym 22086 fft_block.reg_stage.w_input_regs[17]
.sym 22087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 22088 fft_block.reg_stage.w_input_regs[80]
.sym 22092 fft_block.reg_stage.w_input_regs[80]
.sym 22093 fft_block.reg_stage.w_input_regs[88]
.sym 22094 fft_block.reg_stage.w_input_regs[89]
.sym 22095 fft_block.reg_stage.w_input_regs[81]
.sym 22096 fft_block.reg_stage.w_input_regs[84]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22099 fft_block.reg_stage.w_input_regs[83]
.sym 22105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 22109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 22110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 22112 fft_block.reg_stage.w_input_regs[20]
.sym 22114 fft_block.reg_stage.w_input_regs[24]
.sym 22117 fft_block.reg_stage.w_input_regs[84]
.sym 22118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22127 fft_block.reg_stage.w_input_regs[88]
.sym 22135 fft_block.reg_stage.w_input_regs[24]
.sym 22136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 22142 fft_block.reg_stage.w_input_regs[26]
.sym 22143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22147 fft_block.reg_stage.w_input_regs[27]
.sym 22149 fft_block.w_fft_in[9]
.sym 22150 fft_block.reg_stage.w_input_regs[88]
.sym 22155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 22159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 22161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 22164 fft_block.reg_stage.w_input_regs[25]
.sym 22167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 22168 fft_block.reg_stage.w_input_regs[26]
.sym 22169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 22190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 22191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22193 fft_block.reg_stage.w_input_regs[27]
.sym 22202 fft_block.reg_stage.w_input_regs[25]
.sym 22203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 22204 fft_block.reg_stage.w_input_regs[24]
.sym 22205 fft_block.reg_stage.w_input_regs[88]
.sym 22211 fft_block.w_fft_in[9]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22222 w_fft_out[27]
.sym 22228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22229 fft_block.reg_stage.w_input_regs[24]
.sym 22231 fft_block.reg_stage.w_input_regs[94]
.sym 22232 fft_block.reg_stage.w_input_regs[83]
.sym 22235 fft_block.reg_stage.w_input_regs[27]
.sym 22236 fft_block.w_fft_in[0]
.sym 22238 fft_block.reg_stage.w_input_regs[26]
.sym 22239 fft_block.reg_stage.w_input_regs[26]
.sym 22244 fft_block.reg_stage.w_c_reg[1]
.sym 22246 fft_block.reg_stage.w_input_regs[79]
.sym 22247 fft_block.reg_stage.w_cps_in[8]
.sym 22256 fft_block.reg_stage.w_input_regs[80]
.sym 22257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 22259 fft_block.reg_stage.w_input_regs[81]
.sym 22260 fft_block.reg_stage.w_input_regs[27]
.sym 22261 fft_block.reg_stage.w_input_regs[85]
.sym 22263 fft_block.reg_stage.w_input_regs[83]
.sym 22264 fft_block.reg_stage.w_input_regs[24]
.sym 22265 fft_block.reg_stage.w_input_regs[26]
.sym 22266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 22267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 22268 fft_block.reg_stage.w_input_regs[84]
.sym 22271 fft_block.reg_stage.w_input_regs[25]
.sym 22282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 22287 fft_block.reg_stage.w_input_regs[88]
.sym 22292 fft_block.reg_stage.w_input_regs[84]
.sym 22297 fft_block.reg_stage.w_input_regs[83]
.sym 22301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 22302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 22303 fft_block.reg_stage.w_input_regs[26]
.sym 22307 fft_block.reg_stage.w_input_regs[24]
.sym 22308 fft_block.reg_stage.w_input_regs[88]
.sym 22309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 22310 fft_block.reg_stage.w_input_regs[25]
.sym 22316 fft_block.reg_stage.w_input_regs[81]
.sym 22320 fft_block.reg_stage.w_input_regs[80]
.sym 22325 fft_block.reg_stage.w_input_regs[27]
.sym 22326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 22333 fft_block.reg_stage.w_input_regs[85]
.sym 22339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 22340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 22341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 22342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 22343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 22344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 22345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 22355 fft_block.reg_stage.w_input_regs[29]
.sym 22356 fft_block.reg_stage.w_input_regs[27]
.sym 22357 fft_block.reg_stage.w_input_regs[30]
.sym 22360 fft_block.reg_stage.w_input_regs[24]
.sym 22364 fft_block.reg_stage.w_input_regs[86]
.sym 22367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 22369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 22381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22386 fft_block.reg_stage.w_input_regs[95]
.sym 22387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22411 $nextpnr_ICESTORM_LC_60$O
.sym 22413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22456 fft_block.reg_stage.w_input_regs[95]
.sym 22457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22461 fft_block.reg_stage.w_input_regs[65]
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22477 fft_block.reg_stage.w_input_regs[9]
.sym 22481 fft_block.reg_stage.w_input_regs[8]
.sym 22486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 22489 fft_block.w_fft_in[1]
.sym 22491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22492 fft_block.reg_stage.w_c_reg[3]
.sym 22502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22512 fft_block.reg_stage.w_input_regs[1]
.sym 22524 fft_block.reg_stage.w_input_regs[86]
.sym 22526 fft_block.reg_stage.w_input_regs[65]
.sym 22548 fft_block.reg_stage.w_input_regs[65]
.sym 22549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22550 fft_block.reg_stage.w_input_regs[1]
.sym 22554 fft_block.reg_stage.w_input_regs[86]
.sym 22581 fft_block.start_calc_$glb_ce
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22590 fft_block.reg_stage.w_input_regs[64]
.sym 22591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22598 fft_block.reg_stage.w_input_regs[1]
.sym 22602 w_fft_out[0]
.sym 22609 w_fft_out[0]
.sym 22614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22627 fft_block.reg_stage.w_input_regs[7]
.sym 22628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22629 fft_block.reg_stage.w_c_reg[7]
.sym 22631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 22633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22635 fft_block.reg_stage.w_c_reg[3]
.sym 22636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 22648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 22649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 22670 fft_block.reg_stage.w_c_reg[7]
.sym 22671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22683 fft_block.reg_stage.w_c_reg[3]
.sym 22685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22689 fft_block.reg_stage.w_input_regs[7]
.sym 22690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22696 fft_block.reg_stage.w_input_regs[7]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22703 fft_block.reg_stage.w_input_regs[7]
.sym 22704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 22709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 22711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 22712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 22713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 22714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 22719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22721 fft_block.reg_stage.w_input_regs[7]
.sym 22726 fft_block.w_fft_in[0]
.sym 22727 fft_block.reg_stage.w_input_regs[2]
.sym 22731 fft_block.reg_stage.w_cps_in[8]
.sym 22732 fft_block.reg_stage.w_c_reg[1]
.sym 22733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 22734 fft_block.stage[0]
.sym 22735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 22737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22748 fft_block.reg_stage.w_c_reg[1]
.sym 22750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 22753 fft_block.reg_stage.w_input_regs[6]
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 22761 fft_block.reg_stage.w_input_regs[6]
.sym 22762 fft_block.reg_stage.w_c_reg[3]
.sym 22763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 22770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 22774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 22777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 22779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 22783 fft_block.reg_stage.w_input_regs[6]
.sym 22784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22787 fft_block.reg_stage.w_c_reg[3]
.sym 22788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 22794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22795 fft_block.reg_stage.w_c_reg[1]
.sym 22796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 22799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 22801 fft_block.reg_stage.w_c_reg[3]
.sym 22802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 22807 fft_block.reg_stage.w_c_reg[1]
.sym 22808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 22811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 22812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22818 fft_block.reg_stage.w_input_regs[6]
.sym 22819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 22823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 22824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22825 fft_block.reg_stage.w_input_regs[6]
.sym 22826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 22831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22836 fft_block.reg_stage.w_cps_in[8]
.sym 22837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 22863 fft_block.reg_stage.w_c_map_addr[1]
.sym 22872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 22875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 22879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 22880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 22887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 22890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 22901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 22903 $nextpnr_ICESTORM_LC_58$O
.sym 22905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 22909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 22915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 22919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 22925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 22931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 22935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 22936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 22941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 22946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]_$glb_ce
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 22953 fft_block.fill_regs_SB_LUT4_I2_O
.sym 22954 fft_block.reg_stage.c_map.stage_data[0]
.sym 22955 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 22957 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 22958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 22960 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 22967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22979 fft_block.reg_stage.w_c_map_addr[0]
.sym 22988 fft_block.reg_stage.c_map.state[0]
.sym 22994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 22997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 22998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[2]
.sym 22999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 23005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 23006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 23008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 23010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 23011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 23012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 23013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 23014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 23015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 23023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 23025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 23033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 23035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 23040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 23042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 23045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 23046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 23051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 23052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 23053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 23054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 23058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 23060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 23063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[2]
.sym 23064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 23065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 23066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 23073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 23076 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 23080 fft_block.reg_stage.w_c_map_addr[1]
.sym 23082 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 23083 fft_block.reg_stage.w_c_map_addr[0]
.sym 23088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 23091 fft_block.stage[1]
.sym 23096 fft_block.stage[0]
.sym 23106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 23110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 23121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 23122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 23124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 23126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 23130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 23135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 23159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 23162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 23164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 23168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 23176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 23193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 23196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 23197 CLK$SB_IO_IN_$glb_clk
.sym 23204 fft_block.reg_stage.c_map.state[0]
.sym 23215 fft_block.reg_stage.w_we_c_map
.sym 23219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 23221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 23230 fft_block.fill_regs_SB_LUT4_I2_O
.sym 23242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 23243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 23244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 23250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 23262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 23266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 23269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 23270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 23286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 23287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 23297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 23299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 23300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 23304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 23305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 23309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 23311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 23312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 23318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 23319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 23320 CLK$SB_IO_IN_$glb_clk
.sym 23321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 23336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 24529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24546 $PACKER_VCC_NET
.sym 24547 fft_block.reg_stage.c_map.stage_data[0]
.sym 24575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 24584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 24592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24594 fft_block.reg_stage.w_c_reg[17]
.sym 24595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 24598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 24629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24634 fft_block.reg_stage.w_c_reg[17]
.sym 24636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 24649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 24658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 24659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 24669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 24672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24688 fft_block.reg_stage.w_c_reg[17]
.sym 24690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 24694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 24705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 24712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 24745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 24748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 24752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 24756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 24757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 24760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 24764 $PACKER_VCC_NET
.sym 24765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 24766 $nextpnr_ICESTORM_LC_38$O
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24772 $nextpnr_ICESTORM_LC_39$I3
.sym 24774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24775 $PACKER_VCC_NET
.sym 24778 $nextpnr_ICESTORM_LC_39$COUT
.sym 24780 $PACKER_VCC_NET
.sym 24782 $nextpnr_ICESTORM_LC_39$I3
.sym 24784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 24787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 24798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 24805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 24810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 24823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 24827 fft_block.reg_stage.w_c_map_addr[1]
.sym 24829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 24830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 24839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 24846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 24850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 24857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 24859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 24862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 24864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 24865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 24867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 24868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 24869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 24872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 24873 fft_block.reg_stage.w_cms_reg[18]
.sym 24876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 24877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 24879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 24881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 24886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 24890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 24891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 24896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 24899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 24903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 24905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24911 fft_block.reg_stage.w_cms_reg[18]
.sym 24914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 24917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 24921 fft_block.reg_stage.w_cms_reg[18]
.sym 24922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 24927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 24928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 24932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 24934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 24935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 24954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 24955 fft_block.reg_stage.w_cps_reg[35]
.sym 24962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 24967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 24972 fft_block.reg_stage.w_c_reg[17]
.sym 24974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 24980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 24982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 24984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 24986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 24987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 24988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 24992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 24994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 24995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 24997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 24998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 25001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 25002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 25008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 25016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 25022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 25025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 25026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 25027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 25031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 25032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 25037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 25039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 25043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 25044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 25055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 25057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 25074 fft_block.reg_stage.w_cps_reg[31]
.sym 25075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 25076 fft_block.reg_stage.w_c_reg[25]
.sym 25079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 25083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 25105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 25111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 25112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 25114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 25116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 25117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 25118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 25122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 25123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 25125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 25126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 25129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 25134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 25137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 25143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 25148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 25149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 25150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 25154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 25155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 25156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 25167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 25168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 25169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 25174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 25179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 25197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25211 fft_block.reg_stage.w_input_regs[33]
.sym 25213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25227 fft_block.reg_stage.w_input_regs[103]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25258 $nextpnr_ICESTORM_LC_64$O
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25301 fft_block.reg_stage.w_input_regs[103]
.sym 25304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 25315 fft_block.reg_stage.w_input_regs[96]
.sym 25320 fft_block.reg_stage.w_input_regs[98]
.sym 25321 fft_block.reg_stage.w_input_regs[103]
.sym 25323 w_fft_out[36]
.sym 25325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 25329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 25334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25335 fft_block.reg_stage.w_input_regs[106]
.sym 25337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25349 fft_block.reg_stage.w_input_regs[37]
.sym 25351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25357 fft_block.reg_stage.w_input_regs[36]
.sym 25358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 25361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 25382 fft_block.reg_stage.w_input_regs[37]
.sym 25383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 25395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25400 fft_block.reg_stage.w_input_regs[36]
.sym 25402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 25403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 25415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 25418 fft_block.reg_stage.w_input_regs[37]
.sym 25420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 25421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25431 w_fft_out[41]
.sym 25432 w_fft_out[32]
.sym 25437 w_fft_out[40]
.sym 25439 fft_block.reg_stage.w_input_regs[37]
.sym 25448 fft_block.reg_stage.w_input_regs[99]
.sym 25455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 25461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25465 fft_block.reg_stage.w_c_reg[17]
.sym 25466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25478 fft_block.reg_stage.w_c_in[3]
.sym 25481 fft_block.reg_stage.w_c_in[0]
.sym 25482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25483 fft_block.reg_stage.w_input_regs[33]
.sym 25484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 25491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 25499 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25507 fft_block.reg_stage.w_c_in[3]
.sym 25511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25514 fft_block.reg_stage.w_input_regs[33]
.sym 25517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 25525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25529 fft_block.reg_stage.w_input_regs[33]
.sym 25530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 25541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 25544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25550 fft_block.reg_stage.w_c_in[0]
.sym 25551 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25555 fft_block.reg_stage.w_input_regs[42]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25561 fft_block.reg_stage.w_input_regs[44]
.sym 25567 w_fft_out[40]
.sym 25571 fft_block.reg_stage.w_input_regs[41]
.sym 25572 fft_block.reg_stage.w_input_regs[38]
.sym 25573 fft_block.reg_stage.w_input_regs[36]
.sym 25574 fft_block.reg_stage.w_input_regs[39]
.sym 25575 w_fft_out[32]
.sym 25595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25598 fft_block.reg_stage.w_input_regs[104]
.sym 25605 fft_block.reg_stage.w_input_regs[41]
.sym 25606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25610 fft_block.reg_stage.w_input_regs[43]
.sym 25611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25612 fft_block.reg_stage.w_input_regs[42]
.sym 25613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 25617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25624 fft_block.reg_stage.w_input_regs[40]
.sym 25625 fft_block.reg_stage.w_c_reg[17]
.sym 25626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25631 fft_block.reg_stage.w_c_reg[17]
.sym 25634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25636 fft_block.reg_stage.w_c_reg[17]
.sym 25637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25642 fft_block.reg_stage.w_input_regs[43]
.sym 25643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 25646 fft_block.reg_stage.w_input_regs[104]
.sym 25647 fft_block.reg_stage.w_input_regs[40]
.sym 25648 fft_block.reg_stage.w_input_regs[41]
.sym 25649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 25654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25655 fft_block.reg_stage.w_c_reg[17]
.sym 25658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 25660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25661 fft_block.reg_stage.w_input_regs[43]
.sym 25664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25667 fft_block.reg_stage.w_input_regs[42]
.sym 25671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25672 fft_block.reg_stage.w_input_regs[42]
.sym 25673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25686 $PACKER_VCC_NET
.sym 25688 fft_block.fill_regs_SB_LUT4_I2_O
.sym 25690 fft_block.reg_stage.w_input_regs[110]
.sym 25691 fft_block.reg_stage.w_input_regs[41]
.sym 25694 fft_block.reg_stage.w_input_regs[104]
.sym 25696 fft_block.reg_stage.w_c_reg[27]
.sym 25698 fft_block.reg_stage.w_input_regs[42]
.sym 25700 fft_block.reg_stage.w_c_reg[24]
.sym 25702 fft_block.w_fft_in[1]
.sym 25704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 25706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 25709 fft_block.reg_stage.w_input_regs[47]
.sym 25710 fft_block.reg_stage.w_input_regs[40]
.sym 25712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 25720 fft_block.reg_stage.w_input_regs[47]
.sym 25721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25724 fft_block.reg_stage.w_input_regs[45]
.sym 25729 fft_block.reg_stage.w_input_regs[46]
.sym 25733 fft_block.reg_stage.w_input_regs[44]
.sym 25738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25751 fft_block.reg_stage.w_input_regs[47]
.sym 25752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25760 fft_block.reg_stage.w_input_regs[44]
.sym 25763 fft_block.reg_stage.w_input_regs[44]
.sym 25764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25770 fft_block.reg_stage.w_input_regs[45]
.sym 25771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25775 fft_block.reg_stage.w_input_regs[45]
.sym 25776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25782 fft_block.reg_stage.w_input_regs[46]
.sym 25783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25789 fft_block.reg_stage.w_input_regs[46]
.sym 25793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25796 fft_block.reg_stage.w_input_regs[47]
.sym 25802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25810 fft_block.reg_stage.c_map.stage_data[0]
.sym 25814 fft_block.reg_stage.w_input_regs[111]
.sym 25815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 25820 fft_block.reg_stage.w_input_regs[45]
.sym 25821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 25830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 25841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 25849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 25851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 25852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 25853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 25854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 25865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 25866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 25877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 25880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 25888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 25893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 25904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 25912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 25916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25927 fft_block.reg_stage.w_input_regs[28]
.sym 25935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 25937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 25938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 25940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 25942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 25943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 25944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 25945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 25946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 25948 fft_block.reg_stage.w_input_regs[28]
.sym 25950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25955 fft_block.w_fft_in[8]
.sym 25956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25964 fft_block.reg_stage.w_cps_in[8]
.sym 25970 fft_block.w_fft_in[0]
.sym 25972 fft_block.w_fft_in[1]
.sym 25975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25979 fft_block.start_calc
.sym 25999 fft_block.w_fft_in[0]
.sym 26012 fft_block.w_fft_in[1]
.sym 26016 fft_block.start_calc
.sym 26028 fft_block.reg_stage.w_cps_in[8]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26046 fft_block.reg_stage.w_input_regs[82]
.sym 26047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26048 fft_block.reg_stage.w_input_regs[93]
.sym 26049 fft_block.reg_stage.w_input_regs[95]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 26063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26066 fft_block.w_fft_in[0]
.sym 26067 fft_block.reg_stage.w_input_regs[22]
.sym 26071 fft_block.reg_stage.w_input_regs[17]
.sym 26072 w_fft_out[26]
.sym 26074 fft_block.reg_stage.w_input_regs[28]
.sym 26075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26079 fft_block.reg_stage.w_c_map_addr[0]
.sym 26081 fft_block.w_fft_in[7]
.sym 26087 fft_block.reg_stage.w_input_regs[80]
.sym 26088 fft_block.reg_stage.w_input_regs[27]
.sym 26089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26093 fft_block.reg_stage.w_input_regs[26]
.sym 26094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 26095 fft_block.reg_stage.w_input_regs[16]
.sym 26096 fft_block.reg_stage.w_input_regs[88]
.sym 26097 fft_block.reg_stage.w_input_regs[89]
.sym 26098 fft_block.reg_stage.w_input_regs[18]
.sym 26099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 26100 fft_block.reg_stage.w_input_regs[24]
.sym 26101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 26102 fft_block.reg_stage.w_input_regs[19]
.sym 26104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26109 fft_block.reg_stage.w_input_regs[91]
.sym 26110 fft_block.reg_stage.w_input_regs[25]
.sym 26111 fft_block.reg_stage.w_input_regs[90]
.sym 26120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26122 fft_block.reg_stage.w_input_regs[19]
.sym 26126 fft_block.reg_stage.w_input_regs[90]
.sym 26128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26129 fft_block.reg_stage.w_input_regs[26]
.sym 26133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 26134 fft_block.reg_stage.w_input_regs[18]
.sym 26135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 26138 fft_block.reg_stage.w_input_regs[89]
.sym 26139 fft_block.reg_stage.w_input_regs[88]
.sym 26140 fft_block.reg_stage.w_input_regs[25]
.sym 26141 fft_block.reg_stage.w_input_regs[24]
.sym 26144 fft_block.reg_stage.w_input_regs[24]
.sym 26145 fft_block.reg_stage.w_input_regs[89]
.sym 26146 fft_block.reg_stage.w_input_regs[88]
.sym 26147 fft_block.reg_stage.w_input_regs[25]
.sym 26150 fft_block.reg_stage.w_input_regs[27]
.sym 26151 fft_block.reg_stage.w_input_regs[91]
.sym 26152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26156 fft_block.reg_stage.w_input_regs[19]
.sym 26157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26162 fft_block.reg_stage.w_input_regs[16]
.sym 26163 fft_block.reg_stage.w_input_regs[80]
.sym 26166 fft_block.start_calc_$glb_ce
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 fft_block.reg_stage.w_input_regs[90]
.sym 26170 fft_block.reg_stage.w_input_regs[92]
.sym 26171 fft_block.reg_stage.w_input_regs[85]
.sym 26172 fft_block.reg_stage.w_input_regs[87]
.sym 26173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26174 fft_block.reg_stage.w_input_regs[94]
.sym 26175 fft_block.reg_stage.w_input_regs[91]
.sym 26176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26177 w_fft_out[24]
.sym 26182 fft_block.reg_stage.w_input_regs[26]
.sym 26183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 26184 fft_block.reg_stage.w_input_regs[18]
.sym 26185 w_fft_out[25]
.sym 26190 fft_block.reg_stage.w_input_regs[19]
.sym 26192 fft_block.reg_stage.w_input_regs[27]
.sym 26193 fft_block.reg_stage.w_index_out[1]
.sym 26195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26201 fft_block.w_fft_in[9]
.sym 26210 fft_block.w_fft_in[3]
.sym 26212 fft_block.w_fft_in[9]
.sym 26213 fft_block.reg_stage.w_input_regs[81]
.sym 26216 fft_block.w_fft_in[4]
.sym 26217 fft_block.w_fft_in[1]
.sym 26218 fft_block.reg_stage.w_input_regs[82]
.sym 26220 fft_block.w_fft_in[0]
.sym 26225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26227 fft_block.w_fft_in[8]
.sym 26228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26231 fft_block.reg_stage.w_input_regs[17]
.sym 26246 fft_block.w_fft_in[0]
.sym 26249 fft_block.w_fft_in[8]
.sym 26257 fft_block.w_fft_in[9]
.sym 26261 fft_block.w_fft_in[1]
.sym 26269 fft_block.w_fft_in[4]
.sym 26275 fft_block.reg_stage.w_input_regs[82]
.sym 26280 fft_block.reg_stage.w_input_regs[81]
.sym 26281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26282 fft_block.reg_stage.w_input_regs[17]
.sym 26286 fft_block.w_fft_in[3]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26293 fft_block.reg_stage.w_input_regs[73]
.sym 26294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26295 fft_block.reg_stage.w_input_regs[74]
.sym 26296 fft_block.reg_stage.w_input_regs[72]
.sym 26298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26300 fft_block.reg_stage.w_input_regs[84]
.sym 26303 fft_block.reg_stage.w_c_map_addr[1]
.sym 26305 w_fft_out[25]
.sym 26306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 26309 fft_block.reg_stage.w_input_regs[86]
.sym 26313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 26314 fft_block.w_fft_in[3]
.sym 26315 fft_block.reg_stage.w_input_regs[85]
.sym 26317 fft_block.reg_stage.w_input_regs[72]
.sym 26319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26320 fft_block.w_fft_in[11]
.sym 26334 fft_block.reg_stage.w_input_regs[88]
.sym 26335 fft_block.reg_stage.w_input_regs[89]
.sym 26339 fft_block.reg_stage.w_input_regs[91]
.sym 26341 fft_block.reg_stage.w_input_regs[90]
.sym 26342 fft_block.reg_stage.w_input_regs[92]
.sym 26345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26346 fft_block.reg_stage.w_input_regs[28]
.sym 26358 fft_block.reg_stage.w_input_regs[73]
.sym 26361 fft_block.reg_stage.w_input_regs[72]
.sym 26367 fft_block.reg_stage.w_input_regs[88]
.sym 26373 fft_block.reg_stage.w_input_regs[89]
.sym 26379 fft_block.reg_stage.w_input_regs[90]
.sym 26384 fft_block.reg_stage.w_input_regs[72]
.sym 26392 fft_block.reg_stage.w_input_regs[73]
.sym 26397 fft_block.reg_stage.w_input_regs[92]
.sym 26402 fft_block.reg_stage.w_input_regs[91]
.sym 26408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26409 fft_block.reg_stage.w_input_regs[92]
.sym 26411 fft_block.reg_stage.w_input_regs[28]
.sym 26412 fft_block.start_calc_$glb_ce
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26417 fft_block.reg_stage.w_input_regs[10]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26419 fft_block.reg_stage.w_input_regs[11]
.sym 26420 fft_block.reg_stage.w_input_regs[9]
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26422 fft_block.reg_stage.w_input_regs[8]
.sym 26432 fft_block.w_fft_in[4]
.sym 26434 fft_block.w_fft_in[1]
.sym 26436 fft_block.reg_stage.w_input_regs[73]
.sym 26437 w_fft_out[26]
.sym 26441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26443 fft_block.w_fft_in[3]
.sym 26446 fft_block.reg_stage.w_index_out[2]
.sym 26449 fft_block.reg_stage.w_input_regs[3]
.sym 26457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26459 fft_block.reg_stage.w_input_regs[79]
.sym 26463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26488 $nextpnr_ICESTORM_LC_54$O
.sym 26491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26533 fft_block.reg_stage.w_input_regs[79]
.sym 26534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26538 fft_block.reg_stage.w_input_regs[13]
.sym 26539 fft_block.reg_stage.w_input_regs[1]
.sym 26540 fft_block.reg_stage.w_input_regs[12]
.sym 26541 fft_block.reg_stage.w_input_regs[3]
.sym 26542 fft_block.reg_stage.w_input_regs[5]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26545 fft_block.reg_stage.w_input_regs[14]
.sym 26549 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 26555 w_fft_out[30]
.sym 26557 w_fft_out[0]
.sym 26558 fft_block.reg_stage.w_input_regs[84]
.sym 26559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26561 fft_block.reg_stage.w_input_regs[10]
.sym 26563 fft_block.w_fft_in[7]
.sym 26564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26566 fft_block.reg_stage.w_c_map_addr[0]
.sym 26568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 26571 fft_block.w_fft_in[6]
.sym 26572 fft_block.reg_stage.c_map.stage_data[0]
.sym 26573 fft_block.reg_stage.w_c_map_addr[0]
.sym 26579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 26586 fft_block.reg_stage.w_input_regs[8]
.sym 26587 fft_block.reg_stage.w_input_regs[72]
.sym 26588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 26590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 26592 fft_block.reg_stage.w_input_regs[9]
.sym 26593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 26594 fft_block.reg_stage.w_input_regs[78]
.sym 26595 fft_block.reg_stage.w_input_regs[13]
.sym 26605 fft_block.reg_stage.w_input_regs[12]
.sym 26608 fft_block.w_fft_in[1]
.sym 26609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26610 fft_block.reg_stage.w_input_regs[14]
.sym 26612 fft_block.w_fft_in[1]
.sym 26621 fft_block.reg_stage.w_input_regs[78]
.sym 26625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 26626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26627 fft_block.reg_stage.w_input_regs[12]
.sym 26630 fft_block.reg_stage.w_input_regs[12]
.sym 26631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 26637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 26638 fft_block.reg_stage.w_input_regs[14]
.sym 26639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26648 fft_block.reg_stage.w_input_regs[13]
.sym 26649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 26650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26654 fft_block.reg_stage.w_input_regs[8]
.sym 26655 fft_block.reg_stage.w_input_regs[9]
.sym 26656 fft_block.reg_stage.w_input_regs[72]
.sym 26657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 26658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 fft_block.reg_stage.w_input_regs[0]
.sym 26662 fft_block.reg_stage.w_input_regs[7]
.sym 26663 fft_block.reg_stage.w_input_regs[6]
.sym 26664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 26668 fft_block.reg_stage.w_input_regs[2]
.sym 26678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26679 fft_block.w_fft_in[14]
.sym 26680 fft_block.reg_stage.w_input_regs[13]
.sym 26681 fft_block.reg_stage.w_input_regs[79]
.sym 26682 fft_block.reg_stage.w_input_regs[78]
.sym 26683 fft_block.reg_stage.w_index_out[1]
.sym 26688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26695 fft_block.reg_stage.w_input_regs[14]
.sym 26702 fft_block.w_fft_in[0]
.sym 26704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26705 fft_block.reg_stage.w_input_regs[15]
.sym 26706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26710 fft_block.reg_stage.w_input_regs[13]
.sym 26711 fft_block.reg_stage.w_input_regs[1]
.sym 26713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 26716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 26717 fft_block.reg_stage.w_input_regs[14]
.sym 26727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 26729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 26730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 26737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26738 fft_block.reg_stage.w_input_regs[15]
.sym 26741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 26742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26743 fft_block.reg_stage.w_input_regs[15]
.sym 26747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 26750 fft_block.reg_stage.w_input_regs[13]
.sym 26759 fft_block.reg_stage.w_input_regs[1]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 26762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26766 fft_block.reg_stage.w_input_regs[1]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 26773 fft_block.w_fft_in[0]
.sym 26778 fft_block.reg_stage.w_input_regs[14]
.sym 26779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 26780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 26786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 26787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 26788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 26789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 26790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 26791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 26799 fft_block.reg_stage.w_input_regs[15]
.sym 26801 fft_block.reg_stage.w_input_regs[2]
.sym 26811 fft_block.reg_stage.w_input_regs[5]
.sym 26812 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 26814 fft_block.reg_stage.w_input_regs[4]
.sym 26815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26818 fft_block.reg_stage.w_input_regs[2]
.sym 26827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26857 $nextpnr_ICESTORM_LC_56$O
.sym 26860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 26911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 26912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 26931 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 26933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 26934 fft_block.reg_stage.w_input_regs[3]
.sym 26939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 26942 fft_block.fill_regs
.sym 26943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 26952 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 26954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26955 fft_block.stage[0]
.sym 26958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 26961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 26962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 26964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26970 fft_block.reg_stage.w_c_map_addr[0]
.sym 26971 fft_block.reg_stage.w_input_regs[5]
.sym 26972 fft_block.reg_stage.w_c_map_addr[1]
.sym 26975 fft_block.fill_regs_SB_LUT4_I2_O
.sym 26983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 26988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 27000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27001 fft_block.reg_stage.w_input_regs[5]
.sym 27002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 27005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27006 fft_block.reg_stage.w_input_regs[5]
.sym 27007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 27011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 27013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27018 fft_block.stage[0]
.sym 27019 fft_block.reg_stage.w_c_map_addr[0]
.sym 27020 fft_block.reg_stage.w_c_map_addr[1]
.sym 27023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 27025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 27026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27027 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27029 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 27031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 27034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 27035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 27036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 27048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 27050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 27051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 27053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 27056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27057 fft_block.reg_stage.w_c_map_addr[0]
.sym 27062 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27064 fft_block.reg_stage.c_map.stage_data[0]
.sym 27072 fft_block.fill_regs
.sym 27073 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27075 fft_block.reg_stage.w_c_map_addr[1]
.sym 27077 fft_block.stage[1]
.sym 27078 fft_block.reg_stage.w_c_map_addr[0]
.sym 27082 fft_block.stage[0]
.sym 27083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 27084 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 27086 fft_block.reg_stage.w_c_map_addr[0]
.sym 27089 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 27096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27097 fft_block.reg_stage.c_map.state[0]
.sym 27099 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 27102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27104 fft_block.reg_stage.w_c_map_addr[0]
.sym 27105 fft_block.fill_regs
.sym 27106 fft_block.reg_stage.w_c_map_addr[1]
.sym 27107 fft_block.reg_stage.c_map.state[0]
.sym 27111 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 27117 fft_block.reg_stage.w_c_map_addr[0]
.sym 27128 fft_block.stage[1]
.sym 27131 fft_block.reg_stage.c_map.state[0]
.sym 27134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 27135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 27146 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 27147 fft_block.stage[0]
.sym 27150 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27152 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 27158 fft_block.reg_stage.w_we_c_map
.sym 27165 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27166 fft_block.fill_regs
.sym 27169 fft_block.stage[0]
.sym 27173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 27174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 27188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 27199 fft_block.reg_stage.c_map.state[0]
.sym 27204 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 27209 fft_block.reg_stage.w_c_map_addr[0]
.sym 27212 fft_block.fill_regs
.sym 27214 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 27221 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27222 fft_block.reg_stage.w_c_map_addr[1]
.sym 27228 fft_block.reg_stage.c_map.state[0]
.sym 27251 fft_block.reg_stage.w_c_map_addr[0]
.sym 27252 fft_block.reg_stage.w_c_map_addr[1]
.sym 27263 fft_block.reg_stage.w_c_map_addr[0]
.sym 27264 fft_block.reg_stage.c_map.state[0]
.sym 27265 fft_block.fill_regs
.sym 27266 fft_block.reg_stage.w_c_map_addr[1]
.sym 27271 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 27273 fft_block.fill_regs_SB_LUT4_I2_O
.sym 27274 CLK$SB_IO_IN_$glb_clk
.sym 27275 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 27288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 27289 fft_block.start_calc
.sym 27291 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 27325 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 27344 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 27382 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 27396 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 27397 CLK$SB_IO_IN_$glb_clk
.sym 28650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 28656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 28659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 28672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 28673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 28695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 28712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 28714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 28726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 28748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 28754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28757 fft_block.reg_stage.w_cps_reg[27]
.sym 28758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 28767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 28774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 28800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 28818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 28820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 28821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 28822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 28838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 28840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 28841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 28845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 28856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 28857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 28864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 28876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 28881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 28883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 28888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 28909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 28913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 28914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 28916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 28922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 28934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 28935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 28937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 28943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 28947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 28948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 28952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 28953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 28956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 28960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 28961 $PACKER_VCC_NET
.sym 28963 $PACKER_VCC_NET
.sym 28964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 28965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 28970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 28973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 28975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 28979 $PACKER_VCC_NET
.sym 28980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 28981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 28985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 28988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 28992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 28993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 28994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 29000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 29004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 29005 $PACKER_VCC_NET
.sym 29009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 29011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 29027 fft_block.reg_stage.w_input_regs[93]
.sym 29032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 29038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 29040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 29045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 29047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 29050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 29051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 29058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 29067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 29079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 29081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 29082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 29084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 29085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 29096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 29098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 29104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 29109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 29110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 29127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 29129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 29156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 29161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 29162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 29164 fft_block.reg_stage.w_input_regs[100]
.sym 29174 fft_block.reg_stage.w_input_regs[101]
.sym 29189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 29199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 29202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 29205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 29207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 29210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 29219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 29220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 29221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 29233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 29234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 29237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 29239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 29249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 29251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 29280 fft_block.reg_stage.w_cms_reg[27]
.sym 29283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 29291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29295 fft_block.w_fft_in[0]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 29310 fft_block.reg_stage.w_input_regs[96]
.sym 29312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 29316 fft_block.reg_stage.w_input_regs[98]
.sym 29317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 29324 fft_block.reg_stage.w_input_regs[100]
.sym 29334 fft_block.reg_stage.w_input_regs[101]
.sym 29344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 29349 fft_block.reg_stage.w_input_regs[100]
.sym 29357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 29362 fft_block.reg_stage.w_input_regs[101]
.sym 29368 fft_block.reg_stage.w_input_regs[96]
.sym 29374 fft_block.reg_stage.w_input_regs[98]
.sym 29380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29398 fft_block.reg_stage.w_input_regs[121]
.sym 29401 w_fft_out[59]
.sym 29402 fft_block.reg_stage.w_input_regs[124]
.sym 29410 fft_block.reg_stage.w_input_regs[97]
.sym 29412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 29414 fft_block.reg_stage.w_input_regs[104]
.sym 29415 fft_block.w_fft_in[10]
.sym 29416 fft_block.reg_stage.w_input_regs[105]
.sym 29427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29429 fft_block.reg_stage.w_input_regs[34]
.sym 29432 fft_block.reg_stage.w_input_regs[33]
.sym 29433 fft_block.reg_stage.w_input_regs[32]
.sym 29435 fft_block.reg_stage.w_input_regs[35]
.sym 29440 fft_block.reg_stage.w_input_regs[99]
.sym 29444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 29445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 29449 fft_block.reg_stage.w_input_regs[96]
.sym 29451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 29453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29455 fft_block.w_fft_in[0]
.sym 29457 fft_block.reg_stage.w_input_regs[96]
.sym 29459 fft_block.reg_stage.w_input_regs[96]
.sym 29460 fft_block.reg_stage.w_input_regs[32]
.sym 29465 fft_block.reg_stage.w_input_regs[34]
.sym 29466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 29471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 29473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29474 fft_block.reg_stage.w_input_regs[34]
.sym 29477 fft_block.reg_stage.w_input_regs[96]
.sym 29478 fft_block.reg_stage.w_input_regs[33]
.sym 29479 fft_block.reg_stage.w_input_regs[32]
.sym 29480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 29483 fft_block.reg_stage.w_input_regs[35]
.sym 29484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29489 fft_block.reg_stage.w_input_regs[99]
.sym 29495 fft_block.reg_stage.w_input_regs[35]
.sym 29496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 29504 fft_block.w_fft_in[0]
.sym 29505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29521 fft_block.reg_stage.w_input_regs[35]
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29525 fft_block.reg_stage.w_input_regs[34]
.sym 29529 fft_block.reg_stage.w_input_regs[32]
.sym 29535 fft_block.reg_stage.w_input_regs[44]
.sym 29538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 29540 w_fft_out[41]
.sym 29549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29551 fft_block.reg_stage.w_input_regs[33]
.sym 29556 fft_block.reg_stage.w_input_regs[106]
.sym 29557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29558 fft_block.reg_stage.w_input_regs[42]
.sym 29559 fft_block.reg_stage.w_input_regs[40]
.sym 29563 fft_block.reg_stage.w_input_regs[41]
.sym 29570 fft_block.reg_stage.w_input_regs[97]
.sym 29574 fft_block.reg_stage.w_input_regs[104]
.sym 29576 fft_block.reg_stage.w_input_regs[105]
.sym 29582 fft_block.reg_stage.w_input_regs[42]
.sym 29583 fft_block.reg_stage.w_input_regs[106]
.sym 29584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29588 fft_block.reg_stage.w_input_regs[97]
.sym 29589 fft_block.reg_stage.w_input_regs[33]
.sym 29590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29618 fft_block.reg_stage.w_input_regs[104]
.sym 29619 fft_block.reg_stage.w_input_regs[41]
.sym 29620 fft_block.reg_stage.w_input_regs[105]
.sym 29621 fft_block.reg_stage.w_input_regs[40]
.sym 29628 fft_block.start_calc_$glb_ce
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29641 fft_block.reg_stage.w_input_regs[3]
.sym 29645 fft_block.reg_stage.w_input_regs[33]
.sym 29647 fft_block.reg_stage.w_input_regs[40]
.sym 29648 fft_block.reg_stage.w_input_regs[47]
.sym 29652 fft_block.reg_stage.w_input_regs[39]
.sym 29672 fft_block.reg_stage.w_input_regs[105]
.sym 29673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 29674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29676 fft_block.w_fft_in[12]
.sym 29678 fft_block.reg_stage.w_input_regs[104]
.sym 29679 fft_block.reg_stage.w_input_regs[41]
.sym 29680 fft_block.reg_stage.w_input_regs[105]
.sym 29682 fft_block.reg_stage.w_input_regs[106]
.sym 29684 fft_block.reg_stage.w_input_regs[110]
.sym 29687 fft_block.w_fft_in[10]
.sym 29701 fft_block.reg_stage.w_input_regs[40]
.sym 29705 fft_block.reg_stage.w_input_regs[104]
.sym 29706 fft_block.reg_stage.w_input_regs[41]
.sym 29707 fft_block.reg_stage.w_input_regs[40]
.sym 29708 fft_block.reg_stage.w_input_regs[105]
.sym 29712 fft_block.w_fft_in[10]
.sym 29720 fft_block.reg_stage.w_input_regs[106]
.sym 29723 fft_block.reg_stage.w_input_regs[110]
.sym 29731 fft_block.reg_stage.w_input_regs[105]
.sym 29741 fft_block.reg_stage.w_input_regs[40]
.sym 29742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 29743 fft_block.reg_stage.w_input_regs[104]
.sym 29744 fft_block.reg_stage.w_input_regs[41]
.sym 29748 fft_block.w_fft_in[12]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29762 fft_block.reg_stage.w_input_regs[105]
.sym 29766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29770 fft_block.reg_stage.w_input_regs[106]
.sym 29772 fft_block.w_fft_in[12]
.sym 29795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29810 fft_block.reg_stage.w_input_regs[111]
.sym 29827 $nextpnr_ICESTORM_LC_68$O
.sym 29830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29871 fft_block.reg_stage.w_input_regs[111]
.sym 29873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29901 fft_block.w_fft_in[15]
.sym 29902 fft_block.w_fft_in[12]
.sym 29904 fft_block.w_fft_in[13]
.sym 29905 fft_block.reg_stage.w_input_regs[104]
.sym 29906 fft_block.w_fft_in[10]
.sym 29920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 29923 fft_block.reg_stage.w_input_regs[104]
.sym 29928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 29944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 29964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 29981 fft_block.reg_stage.w_input_regs[104]
.sym 29995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 30019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 30021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 30023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 30025 w_fft_out[41]
.sym 30029 fft_block.reg_stage.w_input_regs[82]
.sym 30032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30034 fft_block.w_fft_in[5]
.sym 30043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30062 fft_block.w_fft_in[12]
.sym 30101 fft_block.w_fft_in[12]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 fft_block.reg_stage.w_input_regs[23]
.sym 30137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 30139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 30141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 30144 fft_block.w_fft_in[1]
.sym 30146 fft_block.w_fft_in[9]
.sym 30156 fft_block.reg_stage.w_input_regs[85]
.sym 30165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30168 fft_block.reg_stage.w_input_regs[27]
.sym 30170 fft_block.reg_stage.w_input_regs[91]
.sym 30172 fft_block.reg_stage.w_input_regs[90]
.sym 30173 fft_block.w_fft_in[15]
.sym 30174 fft_block.w_fft_in[13]
.sym 30175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30176 fft_block.reg_stage.w_input_regs[26]
.sym 30189 fft_block.w_fft_in[2]
.sym 30191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30199 fft_block.w_fft_in[2]
.sym 30203 fft_block.reg_stage.w_input_regs[90]
.sym 30204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30205 fft_block.reg_stage.w_input_regs[26]
.sym 30212 fft_block.w_fft_in[13]
.sym 30218 fft_block.w_fft_in[15]
.sym 30233 fft_block.reg_stage.w_input_regs[91]
.sym 30234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30235 fft_block.reg_stage.w_input_regs[27]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30258 fft_block.reg_stage.w_input_regs[82]
.sym 30259 w_fft_out[24]
.sym 30262 fft_block.reg_stage.w_input_regs[19]
.sym 30264 fft_block.reg_stage.w_input_regs[27]
.sym 30265 fft_block.w_fft_in[11]
.sym 30267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 30269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 30272 fft_block.reg_stage.w_input_regs[94]
.sym 30273 fft_block.reg_stage.w_input_regs[95]
.sym 30275 fft_block.w_fft_in[2]
.sym 30276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30287 fft_block.reg_stage.w_index_out[0]
.sym 30289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30294 fft_block.w_fft_in[7]
.sym 30295 fft_block.reg_stage.w_index_out[2]
.sym 30296 fft_block.w_fft_in[14]
.sym 30297 fft_block.reg_stage.w_input_regs[93]
.sym 30298 fft_block.w_fft_in[10]
.sym 30302 fft_block.w_fft_in[11]
.sym 30306 fft_block.w_fft_in[5]
.sym 30312 fft_block.reg_stage.w_index_out[1]
.sym 30313 fft_block.w_fft_in[12]
.sym 30322 fft_block.w_fft_in[10]
.sym 30326 fft_block.w_fft_in[12]
.sym 30333 fft_block.w_fft_in[5]
.sym 30338 fft_block.w_fft_in[7]
.sym 30344 fft_block.reg_stage.w_index_out[1]
.sym 30346 fft_block.reg_stage.w_index_out[0]
.sym 30347 fft_block.reg_stage.w_index_out[2]
.sym 30353 fft_block.w_fft_in[14]
.sym 30358 fft_block.w_fft_in[11]
.sym 30364 fft_block.reg_stage.w_input_regs[93]
.sym 30366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30381 fft_block.reg_stage.w_index_out[2]
.sym 30382 fft_block.w_fft_in[14]
.sym 30383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 30385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30386 fft_block.w_fft_in[10]
.sym 30388 fft_block.w_fft_in[3]
.sym 30390 fft_block.w_fft_in[11]
.sym 30391 fft_block.reg_stage.w_index_out[0]
.sym 30392 fft_block.w_fft_in[8]
.sym 30393 fft_block.w_fft_in[8]
.sym 30395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30396 fft_block.reg_stage.w_input_regs[87]
.sym 30397 fft_block.w_fft_in[10]
.sym 30399 fft_block.w_fft_in[12]
.sym 30400 fft_block.w_fft_in[13]
.sym 30401 fft_block.w_fft_in[1]
.sym 30411 fft_block.w_fft_in[8]
.sym 30412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30413 fft_block.reg_stage.w_input_regs[74]
.sym 30414 fft_block.w_fft_in[9]
.sym 30415 fft_block.reg_stage.w_input_regs[28]
.sym 30417 fft_block.reg_stage.w_input_regs[8]
.sym 30419 fft_block.reg_stage.w_input_regs[92]
.sym 30421 fft_block.w_fft_in[10]
.sym 30422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30423 fft_block.reg_stage.w_input_regs[9]
.sym 30427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 30430 fft_block.reg_stage.w_input_regs[72]
.sym 30435 fft_block.reg_stage.w_input_regs[73]
.sym 30438 fft_block.reg_stage.w_input_regs[72]
.sym 30443 fft_block.reg_stage.w_input_regs[92]
.sym 30444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30446 fft_block.reg_stage.w_input_regs[28]
.sym 30452 fft_block.w_fft_in[9]
.sym 30455 fft_block.reg_stage.w_input_regs[9]
.sym 30456 fft_block.reg_stage.w_input_regs[72]
.sym 30457 fft_block.reg_stage.w_input_regs[73]
.sym 30458 fft_block.reg_stage.w_input_regs[8]
.sym 30464 fft_block.w_fft_in[10]
.sym 30468 fft_block.w_fft_in[8]
.sym 30479 fft_block.reg_stage.w_input_regs[72]
.sym 30480 fft_block.reg_stage.w_input_regs[8]
.sym 30481 fft_block.reg_stage.w_input_regs[9]
.sym 30482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 30487 fft_block.reg_stage.w_input_regs[74]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30500 fft_block.reg_stage.w_input_regs[93]
.sym 30504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30507 fft_block.w_fft_in[10]
.sym 30508 w_fft_out[8]
.sym 30509 w_fft_out[26]
.sym 30510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30511 fft_block.w_fft_in[7]
.sym 30512 fft_block.reg_stage.w_input_regs[74]
.sym 30514 fft_block.reg_stage.w_input_regs[72]
.sym 30519 fft_block.reg_stage.w_we_c_map
.sym 30527 fft_block.reg_stage.w_index_out[0]
.sym 30534 fft_block.w_fft_in[9]
.sym 30535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30541 fft_block.w_fft_in[11]
.sym 30543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 30544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 30545 fft_block.reg_stage.w_input_regs[11]
.sym 30547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30551 fft_block.reg_stage.w_input_regs[10]
.sym 30553 fft_block.w_fft_in[8]
.sym 30557 fft_block.w_fft_in[10]
.sym 30563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 30569 fft_block.reg_stage.w_input_regs[11]
.sym 30572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 30574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30575 fft_block.reg_stage.w_input_regs[10]
.sym 30581 fft_block.w_fft_in[10]
.sym 30584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 30586 fft_block.reg_stage.w_input_regs[11]
.sym 30591 fft_block.w_fft_in[11]
.sym 30596 fft_block.w_fft_in[9]
.sym 30602 fft_block.reg_stage.w_input_regs[10]
.sym 30603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 30609 fft_block.w_fft_in[8]
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30623 fft_block.reg_stage.w_input_regs[11]
.sym 30627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 30630 fft_block.reg_stage.w_input_regs[14]
.sym 30631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30635 $PACKER_VCC_NET
.sym 30636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30637 fft_block.reg_stage.w_index_out[1]
.sym 30639 fft_block.reg_stage.w_input_regs[5]
.sym 30646 fft_block.reg_stage.w_input_regs[7]
.sym 30648 fft_block.reg_stage.w_input_regs[6]
.sym 30656 fft_block.w_fft_in[3]
.sym 30657 fft_block.w_fft_in[14]
.sym 30659 fft_block.reg_stage.w_index_out[2]
.sym 30661 fft_block.reg_stage.w_index_out[1]
.sym 30663 fft_block.w_fft_in[5]
.sym 30664 fft_block.reg_stage.w_input_regs[65]
.sym 30665 fft_block.reg_stage.w_input_regs[1]
.sym 30667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 30670 fft_block.w_fft_in[13]
.sym 30671 fft_block.w_fft_in[12]
.sym 30673 fft_block.w_fft_in[1]
.sym 30687 fft_block.reg_stage.w_index_out[0]
.sym 30690 fft_block.w_fft_in[13]
.sym 30695 fft_block.w_fft_in[1]
.sym 30701 fft_block.w_fft_in[12]
.sym 30708 fft_block.w_fft_in[3]
.sym 30714 fft_block.w_fft_in[5]
.sym 30719 fft_block.reg_stage.w_input_regs[65]
.sym 30721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 30722 fft_block.reg_stage.w_input_regs[1]
.sym 30726 fft_block.reg_stage.w_index_out[2]
.sym 30727 fft_block.reg_stage.w_index_out[0]
.sym 30728 fft_block.reg_stage.w_index_out[1]
.sym 30733 fft_block.w_fft_in[14]
.sym 30735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30751 fft_block.reg_stage.w_input_regs[4]
.sym 30752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30756 fft_block.reg_stage.w_input_regs[12]
.sym 30758 fft_block.reg_stage.w_input_regs[3]
.sym 30759 fft_block.w_fft_in[5]
.sym 30760 fft_block.reg_stage.w_input_regs[5]
.sym 30761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30763 fft_block.reg_stage.w_input_regs[12]
.sym 30766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 30773 fft_block.w_fft_in[2]
.sym 30779 fft_block.reg_stage.w_input_regs[0]
.sym 30780 fft_block.reg_stage.w_input_regs[1]
.sym 30784 fft_block.w_fft_in[6]
.sym 30785 fft_block.reg_stage.w_input_regs[64]
.sym 30788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 30792 fft_block.w_fft_in[7]
.sym 30793 fft_block.reg_stage.w_input_regs[64]
.sym 30797 fft_block.w_fft_in[2]
.sym 30803 fft_block.reg_stage.w_input_regs[65]
.sym 30806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30808 fft_block.w_fft_in[0]
.sym 30814 fft_block.w_fft_in[0]
.sym 30819 fft_block.w_fft_in[7]
.sym 30825 fft_block.w_fft_in[6]
.sym 30831 fft_block.reg_stage.w_input_regs[64]
.sym 30836 fft_block.reg_stage.w_input_regs[64]
.sym 30838 fft_block.reg_stage.w_input_regs[0]
.sym 30844 fft_block.reg_stage.w_input_regs[65]
.sym 30848 fft_block.reg_stage.w_input_regs[0]
.sym 30849 fft_block.reg_stage.w_input_regs[1]
.sym 30850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 30851 fft_block.reg_stage.w_input_regs[64]
.sym 30857 fft_block.w_fft_in[2]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 30878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 30896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 30902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30911 fft_block.reg_stage.w_input_regs[71]
.sym 30912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30934 $nextpnr_ICESTORM_LC_55$O
.sym 30937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30978 fft_block.reg_stage.w_input_regs[71]
.sym 30980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30993 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[1]
.sym 30997 fft_block.reg_stage.w_input_regs[71]
.sym 30998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 31000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 31001 fft_block.w_fft_in[6]
.sym 31002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 31005 fft_block.w_fft_in[7]
.sym 31006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 31018 fft_block.reg_stage.w_we_c_map
.sym 31027 fft_block.reg_stage.w_input_regs[4]
.sym 31028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 31029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 31035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 31036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 31038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 31039 fft_block.reg_stage.w_input_regs[2]
.sym 31042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 31046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31050 fft_block.reg_stage.w_input_regs[3]
.sym 31052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 31056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31058 fft_block.reg_stage.w_input_regs[4]
.sym 31059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 31060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 31064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 31072 fft_block.reg_stage.w_input_regs[4]
.sym 31073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 31076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 31079 fft_block.reg_stage.w_input_regs[3]
.sym 31085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 31088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 31089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 31090 fft_block.reg_stage.w_input_regs[2]
.sym 31094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 31102 fft_block.reg_stage.w_input_regs[2]
.sym 31103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 31104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 31122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 31127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 31129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 31131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 31133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 31150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 31151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 31154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 31155 fft_block.reg_stage.w_input_regs[3]
.sym 31161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 31171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 31178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 31201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 31208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 31212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 31218 fft_block.reg_stage.w_input_regs[3]
.sym 31219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 31227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 31246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 31247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 31250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 31252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 31253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 31276 fft_block.fill_regs
.sym 31282 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 31336 fft_block.fill_regs
.sym 31350 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 31351 CLK$SB_IO_IN_$glb_clk
.sym 31370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 31372 fft_block.fill_regs
.sym 32683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 32685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 32688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 32689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 32759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 32810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 32812 fft_block.reg_stage.w_cms_reg[34]
.sym 32830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 32838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 32839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 32845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 32849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 32855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 32897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 32899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 32943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 32944 fft_block.reg_stage.w_cps_reg[35]
.sym 32945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 32947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 33042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 33046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 33050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 33063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 33101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 33103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 33105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 33107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 33143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 33145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 33151 fft_block.reg_stage.w_c_reg[25]
.sym 33153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 33155 fft_block.reg_stage.w_input_regs[60]
.sym 33158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 33162 fft_block.reg_stage.w_input_regs[57]
.sym 33165 $PACKER_VCC_NET
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33204 w_fft_out[56]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33206 w_fft_out[37]
.sym 33207 w_fft_out[33]
.sym 33208 w_fft_out[59]
.sym 33209 w_fft_out[35]
.sym 33210 w_fft_out[36]
.sym 33252 fft_block.reg_stage.w_cms_reg[28]
.sym 33254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 33264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33305 fft_block.reg_stage.w_input_regs[101]
.sym 33306 fft_block.reg_stage.w_input_regs[100]
.sym 33307 fft_block.reg_stage.w_input_regs[98]
.sym 33308 fft_block.reg_stage.w_input_regs[99]
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33312 fft_block.reg_stage.w_input_regs[102]
.sym 33347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 33351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 33357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 33359 fft_block.w_fft_in[14]
.sym 33361 w_fft_out[37]
.sym 33365 fft_block.w_fft_in[5]
.sym 33367 fft_block.reg_stage.w_input_regs[43]
.sym 33370 fft_block.w_fft_in[11]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33408 fft_block.reg_stage.w_input_regs[33]
.sym 33409 fft_block.reg_stage.w_input_regs[43]
.sym 33410 fft_block.reg_stage.w_input_regs[41]
.sym 33411 fft_block.reg_stage.w_input_regs[36]
.sym 33412 fft_block.reg_stage.w_input_regs[40]
.sym 33413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33414 fft_block.reg_stage.w_input_regs[46]
.sym 33452 fft_block.w_fft_in[6]
.sym 33456 fft_block.reg_stage.w_input_regs[101]
.sym 33458 fft_block.reg_stage.w_input_regs[100]
.sym 33463 fft_block.reg_stage.w_input_regs[99]
.sym 33468 fft_block.reg_stage.w_input_regs[46]
.sym 33470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33510 fft_block.reg_stage.w_input_regs[97]
.sym 33511 fft_block.reg_stage.w_input_regs[110]
.sym 33512 fft_block.reg_stage.w_input_regs[104]
.sym 33513 fft_block.reg_stage.w_input_regs[107]
.sym 33514 fft_block.reg_stage.w_input_regs[106]
.sym 33515 fft_block.reg_stage.w_input_regs[105]
.sym 33516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33552 fft_block.w_fft_in[13]
.sym 33553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 33559 fft_block.w_fft_in[1]
.sym 33561 fft_block.w_fft_in[0]
.sym 33562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33613 w_fft_out[45]
.sym 33614 w_fft_out[42]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33654 fft_block.reg_stage.w_input_regs[105]
.sym 33655 fft_block.w_fft_in[13]
.sym 33656 fft_block.reg_stage.w_input_regs[104]
.sym 33658 fft_block.w_fft_in[11]
.sym 33659 fft_block.w_fft_in[10]
.sym 33662 fft_block.reg_stage.w_input_regs[97]
.sym 33664 fft_block.w_fft_in[1]
.sym 33668 fft_block.w_fft_in[9]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 33717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 33758 w_fft_out[42]
.sym 33759 fft_block.reg_stage.w_input_regs[44]
.sym 33760 w_fft_out[41]
.sym 33765 w_fft_out[43]
.sym 33766 w_fft_out[45]
.sym 33767 fft_block.reg_stage.w_input_regs[20]
.sym 33771 fft_block.w_fft_in[14]
.sym 33772 fft_block.w_fft_in[5]
.sym 33778 fft_block.w_fft_in[11]
.sym 33815 fft_block.reg_stage.w_input_regs[21]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33819 fft_block.reg_stage.w_input_regs[23]
.sym 33820 fft_block.reg_stage.w_input_regs[22]
.sym 33821 fft_block.reg_stage.w_input_regs[20]
.sym 33858 w_fft_out[106]
.sym 33865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 33869 fft_block.reg_stage.w_input_regs[27]
.sym 33870 fft_block.reg_stage.w_input_regs[23]
.sym 33871 fft_block.reg_stage.w_input_regs[18]
.sym 33873 fft_block.reg_stage.w_input_regs[24]
.sym 33874 fft_block.reg_stage.w_input_regs[20]
.sym 33877 fft_block.reg_stage.w_input_regs[26]
.sym 33879 fft_block.reg_stage.w_input_regs[31]
.sym 33917 fft_block.reg_stage.w_input_regs[24]
.sym 33918 fft_block.reg_stage.w_input_regs[29]
.sym 33919 fft_block.reg_stage.w_input_regs[26]
.sym 33920 fft_block.reg_stage.w_input_regs[31]
.sym 33921 fft_block.reg_stage.w_input_regs[30]
.sym 33922 fft_block.reg_stage.w_input_regs[19]
.sym 33923 fft_block.reg_stage.w_input_regs[27]
.sym 33924 fft_block.reg_stage.w_input_regs[18]
.sym 33959 fft_block.reg_stage.w_index_out[2]
.sym 33960 fft_block.reg_stage.w_input_regs[20]
.sym 33964 fft_block.w_fft_in[6]
.sym 33967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 33968 fft_block.reg_stage.w_index_out[0]
.sym 33971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 33972 fft_block.reg_stage.w_input_regs[30]
.sym 33973 fft_block.w_fft_in[7]
.sym 33976 fft_block.reg_stage.w_input_regs[27]
.sym 33979 fft_block.reg_stage.w_input_regs[20]
.sym 33980 fft_block.reg_stage.w_input_regs[24]
.sym 33982 fft_block.reg_stage.w_input_regs[29]
.sym 34022 fft_block.reg_stage.w_input_regs[86]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34062 fft_block.w_fft_in[8]
.sym 34064 fft_block.w_fft_in[10]
.sym 34065 fft_block.w_fft_in[13]
.sym 34067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34070 fft_block.w_fft_in[12]
.sym 34071 fft_block.w_fft_in[15]
.sym 34074 fft_block.reg_stage.w_input_regs[21]
.sym 34075 fft_block.reg_stage.w_input_regs[31]
.sym 34076 fft_block.reg_stage.w_input_regs[9]
.sym 34080 fft_block.reg_stage.w_input_regs[8]
.sym 34121 w_fft_out[28]
.sym 34122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34124 w_fft_out[29]
.sym 34125 w_fft_out[19]
.sym 34126 w_fft_out[8]
.sym 34127 w_fft_out[9]
.sym 34128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34163 w_fft_out[41]
.sym 34166 fft_block.w_fft_in[5]
.sym 34169 fft_block.reg_stage.w_input_regs[82]
.sym 34171 w_fft_out[16]
.sym 34177 fft_block.reg_stage.w_input_regs[86]
.sym 34180 w_fft_out[0]
.sym 34183 fft_block.w_fft_in[14]
.sym 34184 fft_block.w_fft_in[5]
.sym 34185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34223 w_fft_out[20]
.sym 34224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34226 w_fft_out[30]
.sym 34228 w_fft_out[21]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34230 w_fft_out[31]
.sym 34270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 34272 w_fft_out[28]
.sym 34276 w_fft_out[27]
.sym 34279 fft_block.reg_stage.w_input_regs[23]
.sym 34280 fft_block.reg_stage.w_input_regs[94]
.sym 34281 fft_block.w_fft_in[0]
.sym 34284 fft_block.reg_stage.w_input_regs[2]
.sym 34325 w_fft_out[23]
.sym 34326 w_fft_out[1]
.sym 34327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34328 w_fft_out[22]
.sym 34329 w_fft_out[4]
.sym 34330 w_fft_out[2]
.sym 34331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34332 w_fft_out[3]
.sym 34364 w_fft_out[21]
.sym 34368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34369 $PACKER_VCC_NET
.sym 34371 fft_block.reg_stage.w_input_regs[95]
.sym 34373 fft_block.w_fft_in[2]
.sym 34374 fft_block.reg_stage.w_input_regs[12]
.sym 34378 fft_block.reg_stage.w_input_regs[94]
.sym 34381 fft_block.w_fft_in[7]
.sym 34388 w_fft_out[23]
.sym 34428 fft_block.reg_stage.w_input_regs[67]
.sym 34431 fft_block.reg_stage.w_input_regs[68]
.sym 34432 fft_block.reg_stage.w_input_regs[66]
.sym 34433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34434 fft_block.reg_stage.w_input_regs[69]
.sym 34470 fft_block.w_fft_in[13]
.sym 34473 fft_block.reg_stage.w_input_regs[87]
.sym 34474 w_fft_out[3]
.sym 34477 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 34480 fft_block.w_fft_in[1]
.sym 34491 fft_block.w_fft_in[2]
.sym 34529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 34532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 34574 fft_block.w_fft_in[5]
.sym 34578 fft_block.reg_stage.w_index_out[0]
.sym 34631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 34635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 34636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 34674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 34677 fft_block.reg_stage.w_input_regs[6]
.sym 34681 fft_block.reg_stage.w_input_regs[7]
.sym 34682 fft_block.reg_stage.w_input_regs[5]
.sym 34683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 34684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 34734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 34738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 34739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 34740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 34880 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 34881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 34883 w_fft_out[79]
.sym 34884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 34886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 34888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 34981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 34984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 34988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 36057 CLK$SB_IO_IN
.sym 36088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 36091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 36092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 36134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 36138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 36140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 36147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 36158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 36162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 36174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 36175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 36177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 36192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 36198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 36201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 36208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 36218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36225 w_fft_out[36]
.sym 36230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 36247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 36252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 36254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 36259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 36270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 36272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 36277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 36280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 36285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 36297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 36301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 36302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 36304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 36312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 36314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 36318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 36323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 36327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 36328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 36337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 36343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 36345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 36346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 36351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 36356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 36357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 36358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 36364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 36388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 36389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 36391 fft_block.reg_stage.w_input_regs[61]
.sym 36393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 36394 fft_block.reg_stage.w_c_reg[25]
.sym 36395 fft_block.reg_stage.w_cps_reg[34]
.sym 36396 fft_block.reg_stage.w_cps_reg[27]
.sym 36397 fft_block.reg_stage.w_cps_reg[31]
.sym 36399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 36400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 36404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 36415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 36435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 36442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 36449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 36455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 36463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 36474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 36478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 36486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 36493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 36499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 36501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 36502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 36504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 36512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 36513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 36528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 36530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 36532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 36538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 36542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 36543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 36551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 36565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 36578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 36604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 36609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 36630 $PACKER_VCC_NET
.sym 36633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 36634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 36635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 36641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36644 fft_block.w_fft_in[4]
.sym 36648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 36652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 36663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 36664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 36667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 36668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 36669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 36670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 36672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 36689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 36695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 36702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 36706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 36714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 36719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 36724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 36730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 36737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 36744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 36745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 36746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 36749 w_fft_out[111]
.sym 36750 fft_block.reg_stage.w_input_regs[120]
.sym 36753 fft_block.reg_stage.w_input_regs[22]
.sym 36759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 36770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 36771 w_fft_out[35]
.sym 36772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 36773 fft_block.w_fft_in[2]
.sym 36774 fft_block.w_fft_in[0]
.sym 36775 fft_block.reg_stage.w_input_regs[36]
.sym 36776 fft_block.reg_stage.w_input_regs[38]
.sym 36777 w_fft_out[56]
.sym 36784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36786 fft_block.reg_stage.w_input_regs[98]
.sym 36787 fft_block.reg_stage.w_input_regs[57]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36791 fft_block.reg_stage.w_input_regs[102]
.sym 36792 fft_block.reg_stage.w_input_regs[101]
.sym 36793 fft_block.reg_stage.w_input_regs[100]
.sym 36794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36796 fft_block.reg_stage.w_input_regs[60]
.sym 36797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36799 fft_block.reg_stage.w_input_regs[102]
.sym 36800 fft_block.reg_stage.w_input_regs[38]
.sym 36801 fft_block.reg_stage.w_input_regs[36]
.sym 36803 fft_block.reg_stage.w_input_regs[34]
.sym 36805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36806 fft_block.reg_stage.w_input_regs[56]
.sym 36807 fft_block.reg_stage.w_input_regs[120]
.sym 36808 fft_block.reg_stage.w_input_regs[37]
.sym 36809 fft_block.reg_stage.w_input_regs[121]
.sym 36811 fft_block.reg_stage.w_input_regs[124]
.sym 36820 fft_block.reg_stage.w_input_regs[102]
.sym 36823 fft_block.reg_stage.w_input_regs[57]
.sym 36824 fft_block.reg_stage.w_input_regs[56]
.sym 36825 fft_block.reg_stage.w_input_regs[120]
.sym 36826 fft_block.reg_stage.w_input_regs[121]
.sym 36830 fft_block.reg_stage.w_input_regs[37]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36832 fft_block.reg_stage.w_input_regs[101]
.sym 36836 fft_block.reg_stage.w_input_regs[102]
.sym 36837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36838 fft_block.reg_stage.w_input_regs[38]
.sym 36841 fft_block.reg_stage.w_input_regs[98]
.sym 36842 fft_block.reg_stage.w_input_regs[34]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36847 fft_block.reg_stage.w_input_regs[60]
.sym 36848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36850 fft_block.reg_stage.w_input_regs[124]
.sym 36853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36855 fft_block.reg_stage.w_input_regs[100]
.sym 36856 fft_block.reg_stage.w_input_regs[36]
.sym 36859 fft_block.reg_stage.w_input_regs[101]
.sym 36861 fft_block.reg_stage.w_input_regs[37]
.sym 36862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36863 fft_block.start_calc_$glb_ce
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 fft_block.reg_stage.w_input_regs[37]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36868 fft_block.reg_stage.w_input_regs[35]
.sym 36869 fft_block.reg_stage.w_input_regs[34]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 36871 fft_block.reg_stage.w_input_regs[32]
.sym 36872 fft_block.reg_stage.w_input_regs[56]
.sym 36873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 36878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36879 w_fft_out[111]
.sym 36880 w_fft_out[59]
.sym 36881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 36889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 36890 fft_block.w_fft_in[15]
.sym 36891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36893 w_fft_out[37]
.sym 36894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36895 w_fft_out[33]
.sym 36896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 36898 fft_block.w_fft_in[8]
.sym 36901 fft_block.reg_stage.w_input_regs[41]
.sym 36908 fft_block.reg_stage.w_input_regs[100]
.sym 36910 fft_block.reg_stage.w_input_regs[99]
.sym 36911 fft_block.reg_stage.w_input_regs[36]
.sym 36913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36916 fft_block.w_fft_in[4]
.sym 36917 fft_block.reg_stage.w_input_regs[98]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36921 fft_block.w_fft_in[6]
.sym 36925 fft_block.reg_stage.w_input_regs[35]
.sym 36927 fft_block.w_fft_in[3]
.sym 36929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36930 fft_block.w_fft_in[5]
.sym 36933 fft_block.w_fft_in[2]
.sym 36934 fft_block.reg_stage.w_input_regs[34]
.sym 36935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36943 fft_block.w_fft_in[5]
.sym 36947 fft_block.w_fft_in[4]
.sym 36955 fft_block.w_fft_in[2]
.sym 36959 fft_block.w_fft_in[3]
.sym 36964 fft_block.reg_stage.w_input_regs[35]
.sym 36966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36967 fft_block.reg_stage.w_input_regs[99]
.sym 36970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36972 fft_block.reg_stage.w_input_regs[100]
.sym 36973 fft_block.reg_stage.w_input_regs[36]
.sym 36976 fft_block.reg_stage.w_input_regs[34]
.sym 36977 fft_block.reg_stage.w_input_regs[98]
.sym 36978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36982 fft_block.w_fft_in[6]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 36992 fft_block.reg_stage.w_input_regs[47]
.sym 36993 fft_block.reg_stage.w_input_regs[38]
.sym 36994 fft_block.reg_stage.w_input_regs[39]
.sym 36995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36996 fft_block.reg_stage.w_input_regs[45]
.sym 37005 fft_block.reg_stage.w_input_regs[59]
.sym 37009 fft_block.reg_stage.w_input_regs[57]
.sym 37011 fft_block.reg_stage.w_input_regs[60]
.sym 37013 fft_block.w_fft_in[3]
.sym 37014 fft_block.reg_stage.w_input_regs[98]
.sym 37015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37017 fft_block.reg_stage.w_input_regs[111]
.sym 37019 fft_block.reg_stage.w_input_regs[103]
.sym 37020 fft_block.reg_stage.w_input_regs[45]
.sym 37024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 37031 fft_block.reg_stage.w_input_regs[97]
.sym 37032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37034 fft_block.w_fft_in[14]
.sym 37037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37039 fft_block.reg_stage.w_input_regs[97]
.sym 37040 fft_block.w_fft_in[9]
.sym 37041 fft_block.w_fft_in[1]
.sym 37045 fft_block.w_fft_in[11]
.sym 37055 fft_block.reg_stage.w_input_regs[33]
.sym 37057 fft_block.w_fft_in[4]
.sym 37058 fft_block.w_fft_in[8]
.sym 37064 fft_block.reg_stage.w_input_regs[97]
.sym 37070 fft_block.w_fft_in[1]
.sym 37075 fft_block.w_fft_in[11]
.sym 37083 fft_block.w_fft_in[9]
.sym 37089 fft_block.w_fft_in[4]
.sym 37095 fft_block.w_fft_in[8]
.sym 37099 fft_block.reg_stage.w_input_regs[33]
.sym 37100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37101 fft_block.reg_stage.w_input_regs[97]
.sym 37108 fft_block.w_fft_in[14]
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 fft_block.reg_stage.w_input_regs[111]
.sym 37113 fft_block.reg_stage.w_input_regs[103]
.sym 37114 fft_block.reg_stage.w_input_regs[109]
.sym 37115 fft_block.reg_stage.w_input_regs[108]
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 37128 fft_block.w_fft_in[9]
.sym 37131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37134 fft_block.reg_stage.w_input_regs[36]
.sym 37137 fft_block.reg_stage.w_input_regs[43]
.sym 37138 fft_block.reg_stage.w_input_regs[47]
.sym 37140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 37143 fft_block.w_fft_in[4]
.sym 37144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37145 w_fft_out[45]
.sym 37154 fft_block.w_fft_in[14]
.sym 37155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37157 fft_block.w_fft_in[1]
.sym 37158 fft_block.reg_stage.w_input_regs[106]
.sym 37162 fft_block.w_fft_in[10]
.sym 37167 fft_block.w_fft_in[11]
.sym 37169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37170 fft_block.w_fft_in[8]
.sym 37176 fft_block.w_fft_in[9]
.sym 37179 fft_block.reg_stage.w_input_regs[42]
.sym 37193 fft_block.w_fft_in[1]
.sym 37199 fft_block.w_fft_in[14]
.sym 37204 fft_block.w_fft_in[8]
.sym 37213 fft_block.w_fft_in[11]
.sym 37219 fft_block.w_fft_in[10]
.sym 37225 fft_block.w_fft_in[9]
.sym 37228 fft_block.reg_stage.w_input_regs[42]
.sym 37229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37230 fft_block.reg_stage.w_input_regs[106]
.sym 37232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 w_fft_out[43]
.sym 37237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37238 w_fft_out[44]
.sym 37239 w_fft_out[46]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 37241 w_fft_out[47]
.sym 37242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37252 w_fft_out[37]
.sym 37261 fft_block.w_fft_in[0]
.sym 37265 w_fft_out[56]
.sym 37266 w_fft_out[40]
.sym 37278 fft_block.reg_stage.w_input_regs[110]
.sym 37280 fft_block.reg_stage.w_input_regs[107]
.sym 37283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 37286 fft_block.reg_stage.w_input_regs[109]
.sym 37287 fft_block.reg_stage.w_input_regs[108]
.sym 37290 fft_block.reg_stage.w_input_regs[46]
.sym 37291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37297 fft_block.reg_stage.w_input_regs[43]
.sym 37299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37312 fft_block.reg_stage.w_input_regs[109]
.sym 37318 fft_block.reg_stage.w_input_regs[108]
.sym 37322 fft_block.reg_stage.w_input_regs[46]
.sym 37323 fft_block.reg_stage.w_input_regs[110]
.sym 37324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37327 fft_block.reg_stage.w_input_regs[43]
.sym 37328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37330 fft_block.reg_stage.w_input_regs[107]
.sym 37336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 37340 fft_block.reg_stage.w_input_regs[107]
.sym 37345 fft_block.reg_stage.w_input_regs[110]
.sym 37346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37348 fft_block.reg_stage.w_input_regs[46]
.sym 37351 fft_block.reg_stage.w_input_regs[43]
.sym 37352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37354 fft_block.reg_stage.w_input_regs[107]
.sym 37355 fft_block.start_calc_$glb_ce
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 37374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37379 fft_block.reg_stage.w_c_reg[31]
.sym 37381 fft_block.reg_stage.w_input_regs[99]
.sym 37382 fft_block.w_fft_in[15]
.sym 37385 fft_block.w_fft_in[4]
.sym 37387 fft_block.w_fft_in[2]
.sym 37388 fft_block.reg_stage.w_index_out[1]
.sym 37390 fft_block.w_fft_in[8]
.sym 37399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 37407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 37418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 37419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 37427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 37430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 37433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 37438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 37447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 37451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 37458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 37464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 37477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 37485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 37486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 37487 w_fft_out[95]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 37496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 37502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 37505 fft_block.w_fft_in[3]
.sym 37508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37510 w_fft_out[95]
.sym 37512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 37524 fft_block.reg_stage.w_index_out[0]
.sym 37528 fft_block.w_fft_in[6]
.sym 37531 fft_block.w_fft_in[5]
.sym 37533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37535 fft_block.reg_stage.w_index_out[2]
.sym 37544 fft_block.w_fft_in[7]
.sym 37545 fft_block.w_fft_in[4]
.sym 37548 fft_block.reg_stage.w_index_out[1]
.sym 37557 fft_block.w_fft_in[5]
.sym 37573 fft_block.reg_stage.w_index_out[1]
.sym 37574 fft_block.reg_stage.w_index_out[0]
.sym 37576 fft_block.reg_stage.w_index_out[2]
.sym 37579 fft_block.w_fft_in[7]
.sym 37588 fft_block.w_fft_in[6]
.sym 37592 fft_block.w_fft_in[4]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 37616 fft_block.reg_stage.w_input_regs[21]
.sym 37622 w_fft_out[88]
.sym 37627 fft_block.w_fft_in[9]
.sym 37628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 37630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 37632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 37633 w_fft_out[45]
.sym 37634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 37635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 37637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37639 fft_block.w_fft_in[6]
.sym 37647 fft_block.w_fft_in[11]
.sym 37649 fft_block.w_fft_in[8]
.sym 37650 fft_block.w_fft_in[15]
.sym 37651 fft_block.w_fft_in[10]
.sym 37656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37657 fft_block.w_fft_in[2]
.sym 37658 fft_block.w_fft_in[14]
.sym 37660 fft_block.w_fft_in[13]
.sym 37665 fft_block.w_fft_in[3]
.sym 37680 fft_block.w_fft_in[8]
.sym 37687 fft_block.w_fft_in[13]
.sym 37692 fft_block.w_fft_in[10]
.sym 37696 fft_block.w_fft_in[15]
.sym 37704 fft_block.w_fft_in[14]
.sym 37709 fft_block.w_fft_in[3]
.sym 37716 fft_block.w_fft_in[11]
.sym 37720 fft_block.w_fft_in[2]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 37728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 37730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 37731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 37732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 37736 w_fft_out[36]
.sym 37739 fft_block.reg_stage.w_input_regs[24]
.sym 37741 fft_block.w_fft_in[11]
.sym 37744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 37745 w_fft_out[0]
.sym 37748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 37751 w_fft_out[93]
.sym 37752 fft_block.reg_stage.w_input_regs[84]
.sym 37753 fft_block.reg_stage.w_input_regs[10]
.sym 37769 fft_block.reg_stage.w_input_regs[82]
.sym 37772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37773 fft_block.reg_stage.w_input_regs[19]
.sym 37774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37775 fft_block.reg_stage.w_input_regs[18]
.sym 37780 fft_block.reg_stage.w_input_regs[20]
.sym 37781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37782 fft_block.reg_stage.w_input_regs[83]
.sym 37783 fft_block.reg_stage.w_input_regs[84]
.sym 37786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37799 fft_block.w_fft_in[6]
.sym 37822 fft_block.w_fft_in[6]
.sym 37831 fft_block.reg_stage.w_input_regs[82]
.sym 37832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37833 fft_block.reg_stage.w_input_regs[18]
.sym 37837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37838 fft_block.reg_stage.w_input_regs[83]
.sym 37840 fft_block.reg_stage.w_input_regs[19]
.sym 37844 fft_block.reg_stage.w_input_regs[84]
.sym 37845 fft_block.reg_stage.w_input_regs[20]
.sym 37846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37856 w_fft_out[93]
.sym 37857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37865 fft_block.w_fft_in[0]
.sym 37867 fft_block.reg_stage.w_input_regs[18]
.sym 37868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37870 fft_block.reg_stage.w_input_regs[83]
.sym 37876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 37877 w_fft_out[31]
.sym 37878 w_fft_out[9]
.sym 37884 fft_block.reg_stage.w_input_regs[13]
.sym 37885 fft_block.w_fft_in[15]
.sym 37893 fft_block.reg_stage.w_input_regs[29]
.sym 37897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37898 fft_block.reg_stage.w_input_regs[9]
.sym 37899 fft_block.reg_stage.w_input_regs[30]
.sym 37900 fft_block.reg_stage.w_input_regs[20]
.sym 37902 fft_block.reg_stage.w_input_regs[8]
.sym 37903 fft_block.reg_stage.w_input_regs[93]
.sym 37907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37909 fft_block.reg_stage.w_input_regs[73]
.sym 37911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37912 fft_block.reg_stage.w_input_regs[84]
.sym 37913 fft_block.reg_stage.w_input_regs[10]
.sym 37915 fft_block.reg_stage.w_input_regs[72]
.sym 37917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37921 fft_block.reg_stage.w_input_regs[74]
.sym 37922 fft_block.reg_stage.w_input_regs[94]
.sym 37924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37925 fft_block.reg_stage.w_input_regs[93]
.sym 37926 fft_block.reg_stage.w_input_regs[29]
.sym 37931 fft_block.reg_stage.w_input_regs[10]
.sym 37932 fft_block.reg_stage.w_input_regs[74]
.sym 37933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37936 fft_block.reg_stage.w_input_regs[29]
.sym 37938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37939 fft_block.reg_stage.w_input_regs[93]
.sym 37942 fft_block.reg_stage.w_input_regs[30]
.sym 37944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37945 fft_block.reg_stage.w_input_regs[94]
.sym 37948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37949 fft_block.reg_stage.w_input_regs[84]
.sym 37950 fft_block.reg_stage.w_input_regs[20]
.sym 37954 fft_block.reg_stage.w_input_regs[9]
.sym 37955 fft_block.reg_stage.w_input_regs[8]
.sym 37956 fft_block.reg_stage.w_input_regs[72]
.sym 37957 fft_block.reg_stage.w_input_regs[73]
.sym 37960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37961 fft_block.reg_stage.w_input_regs[74]
.sym 37962 fft_block.reg_stage.w_input_regs[10]
.sym 37966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37967 fft_block.reg_stage.w_input_regs[94]
.sym 37968 fft_block.reg_stage.w_input_regs[30]
.sym 37970 fft_block.start_calc_$glb_ce
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 37975 w_fft_out[12]
.sym 37976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37977 w_fft_out[10]
.sym 37978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37985 w_fft_out[84]
.sym 37987 w_fft_out[8]
.sym 37989 w_fft_out[82]
.sym 37993 w_fft_out[29]
.sym 37994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 37995 w_fft_out[19]
.sym 37998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 38000 fft_block.reg_stage.w_input_regs[85]
.sym 38002 w_fft_out[23]
.sym 38004 w_fft_out[1]
.sym 38005 fft_block.reg_stage.w_input_regs[2]
.sym 38006 fft_block.w_fft_in[3]
.sym 38007 fft_block.reg_stage.w_input_regs[15]
.sym 38014 fft_block.reg_stage.w_input_regs[21]
.sym 38016 fft_block.reg_stage.w_input_regs[85]
.sym 38020 fft_block.reg_stage.w_input_regs[86]
.sym 38021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38025 fft_block.reg_stage.w_input_regs[31]
.sym 38026 fft_block.reg_stage.w_input_regs[94]
.sym 38028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38029 fft_block.reg_stage.w_input_regs[95]
.sym 38032 fft_block.reg_stage.w_input_regs[22]
.sym 38040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38047 fft_block.reg_stage.w_input_regs[85]
.sym 38049 fft_block.reg_stage.w_input_regs[21]
.sym 38050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38054 fft_block.reg_stage.w_input_regs[86]
.sym 38055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38056 fft_block.reg_stage.w_input_regs[22]
.sym 38059 fft_block.reg_stage.w_input_regs[85]
.sym 38061 fft_block.reg_stage.w_input_regs[21]
.sym 38062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38066 fft_block.reg_stage.w_input_regs[31]
.sym 38067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38068 fft_block.reg_stage.w_input_regs[95]
.sym 38077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38078 fft_block.reg_stage.w_input_regs[22]
.sym 38080 fft_block.reg_stage.w_input_regs[86]
.sym 38086 fft_block.reg_stage.w_input_regs[94]
.sym 38090 fft_block.reg_stage.w_input_regs[95]
.sym 38091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38092 fft_block.reg_stage.w_input_regs[31]
.sym 38093 fft_block.start_calc_$glb_ce
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38098 fft_block.reg_stage.w_input_regs[4]
.sym 38099 fft_block.reg_stage.w_input_regs[15]
.sym 38102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38105 $PACKER_VCC_NET
.sym 38108 w_fft_out[20]
.sym 38114 w_fft_out[38]
.sym 38115 fft_block.w_fft_in[2]
.sym 38116 w_fft_out[30]
.sym 38121 fft_block.w_fft_in[4]
.sym 38122 w_fft_out[2]
.sym 38131 fft_block.w_fft_in[6]
.sym 38138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38142 fft_block.reg_stage.w_input_regs[66]
.sym 38143 fft_block.reg_stage.w_input_regs[23]
.sym 38144 fft_block.reg_stage.w_input_regs[87]
.sym 38146 fft_block.reg_stage.w_input_regs[67]
.sym 38147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38148 fft_block.reg_stage.w_input_regs[2]
.sym 38149 fft_block.reg_stage.w_input_regs[68]
.sym 38150 fft_block.reg_stage.w_input_regs[66]
.sym 38151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38152 fft_block.reg_stage.w_input_regs[69]
.sym 38155 fft_block.reg_stage.w_input_regs[4]
.sym 38159 fft_block.reg_stage.w_input_regs[3]
.sym 38161 fft_block.reg_stage.w_input_regs[5]
.sym 38163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38165 fft_block.reg_stage.w_input_regs[2]
.sym 38167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38172 fft_block.reg_stage.w_input_regs[23]
.sym 38173 fft_block.reg_stage.w_input_regs[87]
.sym 38176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38178 fft_block.reg_stage.w_input_regs[66]
.sym 38179 fft_block.reg_stage.w_input_regs[2]
.sym 38183 fft_block.reg_stage.w_input_regs[2]
.sym 38184 fft_block.reg_stage.w_input_regs[66]
.sym 38185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38189 fft_block.reg_stage.w_input_regs[23]
.sym 38190 fft_block.reg_stage.w_input_regs[87]
.sym 38195 fft_block.reg_stage.w_input_regs[5]
.sym 38196 fft_block.reg_stage.w_input_regs[69]
.sym 38197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38201 fft_block.reg_stage.w_input_regs[67]
.sym 38203 fft_block.reg_stage.w_input_regs[3]
.sym 38206 fft_block.reg_stage.w_input_regs[3]
.sym 38207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38208 fft_block.reg_stage.w_input_regs[67]
.sym 38212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38214 fft_block.reg_stage.w_input_regs[68]
.sym 38215 fft_block.reg_stage.w_input_regs[4]
.sym 38216 fft_block.start_calc_$glb_ce
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38236 fft_block.w_fft_in[5]
.sym 38237 fft_block.w_fft_in[14]
.sym 38239 w_fft_out[22]
.sym 38241 w_fft_out[4]
.sym 38243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 38262 fft_block.reg_stage.w_input_regs[4]
.sym 38266 fft_block.w_fft_in[5]
.sym 38274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38276 fft_block.w_fft_in[3]
.sym 38279 fft_block.w_fft_in[2]
.sym 38280 fft_block.reg_stage.w_input_regs[68]
.sym 38281 fft_block.w_fft_in[4]
.sym 38287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38302 fft_block.w_fft_in[3]
.sym 38318 fft_block.w_fft_in[4]
.sym 38325 fft_block.w_fft_in[2]
.sym 38329 fft_block.reg_stage.w_input_regs[4]
.sym 38330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38331 fft_block.reg_stage.w_input_regs[68]
.sym 38338 fft_block.w_fft_in[5]
.sym 38339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38344 fft_block.reg_stage.w_input_regs[71]
.sym 38346 fft_block.reg_stage.w_input_regs[70]
.sym 38347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 38349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 38360 w_fft_out[66]
.sym 38368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 38373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 38384 fft_block.reg_stage.w_input_regs[67]
.sym 38385 fft_block.reg_stage.w_input_regs[5]
.sym 38388 fft_block.reg_stage.w_input_regs[66]
.sym 38390 fft_block.reg_stage.w_input_regs[69]
.sym 38395 fft_block.reg_stage.w_input_regs[68]
.sym 38396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 38397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 38411 fft_block.reg_stage.w_input_regs[70]
.sym 38417 fft_block.reg_stage.w_input_regs[69]
.sym 38422 fft_block.reg_stage.w_input_regs[68]
.sym 38428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 38436 fft_block.reg_stage.w_input_regs[66]
.sym 38441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38442 fft_block.reg_stage.w_input_regs[5]
.sym 38443 fft_block.reg_stage.w_input_regs[69]
.sym 38446 fft_block.reg_stage.w_input_regs[67]
.sym 38453 fft_block.reg_stage.w_input_regs[70]
.sym 38459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 38462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 38477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38481 w_fft_out[23]
.sym 38482 fft_block.w_fft_in[7]
.sym 38483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 38487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 38496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 38509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 38513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 38520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 38522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 38525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 38526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 38528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 38533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 38552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 38557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 38565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 38569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 38576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 38582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 38585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 38589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 38590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 38591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 38592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 38593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 38594 w_fft_out[79]
.sym 38595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 38604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 38631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 38642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 38646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 38651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 38658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 38671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 38676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 38693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 38699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 38704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 38708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 38709 CLK$SB_IO_IN_$glb_clk
.sym 38725 fft_block.stage[0]
.sym 38728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38733 fft_block.stage[1]
.sym 38842 fft_block.start_calc
.sym 38849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 38854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 40168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 40169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 40170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 40177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 40179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 40207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 40209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 40211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 40236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 40237 fft_block.start_calc
.sym 40246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 40257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 40265 fft_block.start_calc
.sym 40266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 40285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 40292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 40297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 40298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 40309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 40330 fft_block.start_calc
.sym 40332 fft_block.start_calc
.sym 40336 fft_block.reg_stage.w_input_regs[60]
.sym 40348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 40353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40354 fft_block.reg_stage.w_input_regs[57]
.sym 40355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 40361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 40362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 40370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 40382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 40385 fft_block.start_calc
.sym 40390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 40400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 40438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40440 fft_block.start_calc
.sym 40441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 40445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 40446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 40456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 40457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 40462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 40465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 40470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40476 fft_block.reg_stage.w_input_regs[56]
.sym 40477 fft_block.w_fft_in[1]
.sym 40478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40480 fft_block.reg_stage.w_input_regs[120]
.sym 40481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 40486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 40502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 40503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40580 fft_block.reg_stage.w_input_regs[49]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 40593 fft_block.reg_stage.w_cps_reg[35]
.sym 40598 fft_block.reg_stage.w_input_regs[121]
.sym 40599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40600 fft_block.reg_stage.w_input_regs[124]
.sym 40601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 40602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 40604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 40605 fft_block.w_fft_in[10]
.sym 40606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 40608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 40617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 40622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 40626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 40628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 40630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 40631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 40633 fft_block.reg_stage.w_input_regs[120]
.sym 40637 fft_block.reg_stage.w_input_regs[121]
.sym 40650 fft_block.reg_stage.w_input_regs[121]
.sym 40657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 40663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 40666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 40672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 40679 fft_block.reg_stage.w_input_regs[120]
.sym 40686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 40691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40698 fft_block.reg_stage.w_input_regs[122]
.sym 40699 fft_block.reg_stage.w_input_regs[120]
.sym 40700 fft_block.reg_stage.w_input_regs[123]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40703 fft_block.reg_stage.w_input_regs[121]
.sym 40704 fft_block.reg_stage.w_input_regs[124]
.sym 40707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40709 fft_block.reg_stage.w_cps_reg[31]
.sym 40711 fft_block.reg_stage.w_c_reg[25]
.sym 40716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40719 fft_block.w_fft_in[2]
.sym 40722 fft_block.reg_stage.w_input_regs[60]
.sym 40724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 40726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 40727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 40728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 40730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 40732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 40738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 40748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40770 $nextpnr_ICESTORM_LC_51$O
.sym 40772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 40776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 40778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 40790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 40796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 40802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 40808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 40814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40825 fft_block.reg_stage.w_input_regs[126]
.sym 40827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40832 fft_block.w_fft_in[4]
.sym 40839 fft_block.w_fft_in[2]
.sym 40844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 40846 fft_block.reg_stage.w_input_regs[57]
.sym 40847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 40849 fft_block.w_fft_in[9]
.sym 40850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 40853 fft_block.reg_stage.w_index_out[1]
.sym 40855 fft_block.reg_stage.w_index_out[2]
.sym 40856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 40861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 40863 fft_block.reg_stage.w_input_regs[120]
.sym 40868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 40872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 40875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 40879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 40881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 40887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 40889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 40893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 40895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 40897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 40899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 40902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 40903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 40905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 40908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 40909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 40911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 40913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 40915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 40917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 40919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 40921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 40923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 40926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 40927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 40930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 40932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 40933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 40937 fft_block.reg_stage.w_input_regs[120]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 fft_block.reg_stage.w_input_regs[60]
.sym 40944 fft_block.reg_stage.w_input_regs[62]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 40947 fft_block.reg_stage.w_input_regs[56]
.sym 40948 fft_block.reg_stage.w_input_regs[59]
.sym 40949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40950 fft_block.reg_stage.w_input_regs[57]
.sym 40959 w_fft_out[36]
.sym 40960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 40968 fft_block.reg_stage.w_input_regs[56]
.sym 40969 fft_block.reg_stage.w_input_regs[103]
.sym 40970 fft_block.w_fft_in[5]
.sym 40972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 40975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 40978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40986 fft_block.w_fft_in[2]
.sym 40987 fft_block.w_fft_in[0]
.sym 40988 fft_block.reg_stage.w_input_regs[38]
.sym 40994 fft_block.w_fft_in[5]
.sym 40999 fft_block.reg_stage.w_input_regs[102]
.sym 41004 fft_block.w_fft_in[3]
.sym 41009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 41010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41012 fft_block.reg_stage.w_input_regs[56]
.sym 41015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 41018 fft_block.w_fft_in[5]
.sym 41023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41024 fft_block.reg_stage.w_input_regs[102]
.sym 41026 fft_block.reg_stage.w_input_regs[38]
.sym 41029 fft_block.w_fft_in[3]
.sym 41038 fft_block.w_fft_in[2]
.sym 41041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 41047 fft_block.w_fft_in[0]
.sym 41054 fft_block.reg_stage.w_input_regs[56]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 41067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41069 fft_block.reg_stage.w_input_regs[35]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 41071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 41072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 41085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 41087 fft_block.reg_stage.w_input_regs[62]
.sym 41088 fft_block.w_fft_in[4]
.sym 41090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 41091 fft_block.reg_stage.w_index_out[0]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 41093 w_fft_out[59]
.sym 41094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 41095 fft_block.w_fft_in[14]
.sym 41096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 41097 fft_block.w_fft_in[10]
.sym 41098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 41101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 41109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41111 fft_block.w_fft_in[15]
.sym 41112 fft_block.w_fft_in[6]
.sym 41115 fft_block.reg_stage.w_index_out[0]
.sym 41123 fft_block.reg_stage.w_index_out[1]
.sym 41124 fft_block.w_fft_in[13]
.sym 41125 fft_block.reg_stage.w_index_out[2]
.sym 41129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 41130 fft_block.w_fft_in[7]
.sym 41131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 41140 fft_block.reg_stage.w_index_out[2]
.sym 41142 fft_block.reg_stage.w_index_out[1]
.sym 41143 fft_block.reg_stage.w_index_out[0]
.sym 41147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 41161 fft_block.w_fft_in[15]
.sym 41165 fft_block.w_fft_in[6]
.sym 41170 fft_block.w_fft_in[7]
.sym 41176 fft_block.reg_stage.w_index_out[2]
.sym 41177 fft_block.reg_stage.w_index_out[0]
.sym 41178 fft_block.reg_stage.w_index_out[1]
.sym 41184 fft_block.w_fft_in[13]
.sym 41186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 41203 fft_block.reg_stage.w_input_regs[39]
.sym 41204 w_fft_out[53]
.sym 41205 fft_block.w_fft_in[2]
.sym 41207 w_fft_out[40]
.sym 41208 w_fft_out[35]
.sym 41209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 41210 w_fft_out[32]
.sym 41211 fft_block.reg_stage.w_input_regs[38]
.sym 41215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 41216 fft_block.w_fft_in[7]
.sym 41217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 41218 w_fft_out[43]
.sym 41219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 41220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 41222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 41224 fft_block.reg_stage.w_input_regs[45]
.sym 41231 fft_block.w_fft_in[15]
.sym 41237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 41240 fft_block.w_fft_in[7]
.sym 41245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 41246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41248 fft_block.w_fft_in[13]
.sym 41255 fft_block.w_fft_in[12]
.sym 41257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41264 fft_block.w_fft_in[15]
.sym 41271 fft_block.w_fft_in[7]
.sym 41277 fft_block.w_fft_in[13]
.sym 41284 fft_block.w_fft_in[12]
.sym 41305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 41306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 41309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41325 fft_block.w_fft_in[15]
.sym 41327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41328 w_fft_out[37]
.sym 41330 w_fft_out[33]
.sym 41331 fft_block.reg_stage.w_c_reg[24]
.sym 41334 fft_block.reg_stage.w_c_reg[27]
.sym 41336 fft_block.w_fft_in[9]
.sym 41337 fft_block.reg_stage.w_input_regs[39]
.sym 41342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 41355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41356 fft_block.reg_stage.w_input_regs[108]
.sym 41359 fft_block.reg_stage.w_input_regs[47]
.sym 41360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41361 fft_block.reg_stage.w_input_regs[111]
.sym 41363 fft_block.reg_stage.w_input_regs[109]
.sym 41367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41371 fft_block.reg_stage.w_input_regs[44]
.sym 41373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 41384 fft_block.reg_stage.w_input_regs[45]
.sym 41386 fft_block.reg_stage.w_input_regs[44]
.sym 41387 fft_block.reg_stage.w_input_regs[108]
.sym 41389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41400 fft_block.reg_stage.w_input_regs[44]
.sym 41401 fft_block.reg_stage.w_input_regs[108]
.sym 41405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41406 fft_block.reg_stage.w_input_regs[109]
.sym 41407 fft_block.reg_stage.w_input_regs[45]
.sym 41410 fft_block.reg_stage.w_input_regs[47]
.sym 41411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41413 fft_block.reg_stage.w_input_regs[111]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 41422 fft_block.reg_stage.w_input_regs[47]
.sym 41423 fft_block.reg_stage.w_input_regs[111]
.sym 41425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41430 fft_block.reg_stage.w_input_regs[109]
.sym 41431 fft_block.reg_stage.w_input_regs[45]
.sym 41432 fft_block.start_calc_$glb_ce
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 w_fft_out[104]
.sym 41436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41437 w_fft_out[106]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41442 w_fft_out[105]
.sym 41449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 41450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 41455 w_fft_out[44]
.sym 41461 fft_block.reg_stage.w_input_regs[103]
.sym 41462 w_fft_out[44]
.sym 41464 w_fft_out[46]
.sym 41465 w_fft_out[24]
.sym 41467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 41468 w_fft_out[47]
.sym 41469 fft_block.w_fft_in[5]
.sym 41470 fft_block.w_fft_in[12]
.sym 41478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41508 $nextpnr_ICESTORM_LC_7$O
.sym 41510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41560 w_fft_out[90]
.sym 41561 w_fft_out[91]
.sym 41562 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 41563 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 41564 w_fft_out[88]
.sym 41565 w_fft_out[89]
.sym 41573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41574 w_fft_out[96]
.sym 41577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 41578 fft_block.w_fft_in[4]
.sym 41581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41582 fft_block.w_fft_in[14]
.sym 41584 fft_block.w_fft_in[10]
.sym 41585 w_fft_out[59]
.sym 41587 fft_block.reg_stage.w_index_out[0]
.sym 41588 fft_block.w_fft_in[11]
.sym 41589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41590 fft_block.w_fft_in[8]
.sym 41591 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 41593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 41604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 41605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 41617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 41627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 41629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 41630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 41633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 41635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 41641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 41643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 41646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 41647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 41649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 41652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 41655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 41659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 41661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 41664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 41668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 41670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 41671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 41675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 41678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41681 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 41682 fft_block.w_fft_in[11]
.sym 41683 fft_block.w_fft_in[8]
.sym 41684 w_fft_out[92]
.sym 41685 w_fft_out[94]
.sym 41686 fft_block.w_fft_in[12]
.sym 41687 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 41688 fft_block.w_fft_in[10]
.sym 41694 w_fft_out[56]
.sym 41695 fft_block.w_fft_in[0]
.sym 41696 w_fft_out[91]
.sym 41699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41701 w_fft_out[40]
.sym 41704 w_fft_out[90]
.sym 41707 fft_block.counter_N[2]
.sym 41708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41710 w_fft_out[43]
.sym 41711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41712 fft_block.w_fft_in[10]
.sym 41713 w_fft_out[26]
.sym 41714 w_fft_out[8]
.sym 41715 fft_block.w_fft_in[7]
.sym 41716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 41726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 41730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 41737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 41749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 41762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 41774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 41785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 41791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 41799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 41805 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 41806 w_fft_out[18]
.sym 41807 w_fft_out[17]
.sym 41808 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41809 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[2]
.sym 41810 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 41811 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 41816 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 41817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41818 w_fft_out[9]
.sym 41819 fft_block.w_fft_in[2]
.sym 41820 fft_block.w_fft_in[4]
.sym 41823 w_fft_out[25]
.sym 41825 fft_block.reg_stage.w_index_out[1]
.sym 41826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 41827 fft_block.w_fft_in[8]
.sym 41828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 41829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41830 fft_block.counter_N[1]
.sym 41831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41832 w_fft_out[94]
.sym 41833 w_fft_out[11]
.sym 41835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 41836 w_fft_out[10]
.sym 41837 fft_block.reg_stage.w_input_regs[39]
.sym 41839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 41851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 41852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 41868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 41876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 41893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 41905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 41908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 41921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 41924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 41928 w_fft_out[83]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41930 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 41931 w_fft_out[84]
.sym 41932 w_fft_out[82]
.sym 41933 w_fft_out[85]
.sym 41934 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1]
.sym 41940 w_fft_out[25]
.sym 41941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41943 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 41945 w_fft_out[95]
.sym 41947 w_fft_out[1]
.sym 41948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 41949 fft_block.w_fft_in[3]
.sym 41950 w_fft_out[18]
.sym 41951 w_fft_out[77]
.sym 41952 w_fft_out[46]
.sym 41953 fft_block.reg_stage.w_input_regs[103]
.sym 41954 fft_block.reg_stage.w_input_regs[19]
.sym 41955 fft_block.reg_stage.w_input_regs[82]
.sym 41956 w_fft_out[47]
.sym 41957 w_fft_out[15]
.sym 41960 w_fft_out[12]
.sym 41961 fft_block.w_fft_in[5]
.sym 41962 fft_block.reg_stage.w_input_regs[12]
.sym 41968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 41969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 41972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 41973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 41975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 41978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 41979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 41983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 41989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 42002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 42004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 42008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 42009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 42025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 42037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 42038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 42040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 42044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 42045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42050 w_fft_out[14]
.sym 42051 w_fft_out[15]
.sym 42052 w_fft_out[11]
.sym 42053 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 42054 w_fft_out[13]
.sym 42055 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]
.sym 42056 w_fft_out[38]
.sym 42057 w_fft_out[39]
.sym 42062 fft_block.w_fft_in[4]
.sym 42063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 42064 w_fft_out[45]
.sym 42065 w_fft_out[26]
.sym 42066 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 42069 fft_block.w_fft_in[1]
.sym 42071 w_fft_out[67]
.sym 42072 w_fft_out[2]
.sym 42073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 42074 fft_block.w_fft_in[14]
.sym 42075 fft_block.reg_stage.w_index_out[2]
.sym 42076 fft_block.w_fft_in[11]
.sym 42083 fft_block.reg_stage.w_index_out[0]
.sym 42085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 42097 fft_block.reg_stage.w_input_regs[13]
.sym 42098 fft_block.reg_stage.w_input_regs[11]
.sym 42099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42107 fft_block.reg_stage.w_input_regs[75]
.sym 42108 fft_block.reg_stage.w_input_regs[76]
.sym 42109 fft_block.reg_stage.w_input_regs[77]
.sym 42110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42113 fft_block.reg_stage.w_input_regs[14]
.sym 42116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42118 fft_block.reg_stage.w_input_regs[78]
.sym 42122 fft_block.reg_stage.w_input_regs[12]
.sym 42124 fft_block.reg_stage.w_input_regs[13]
.sym 42126 fft_block.reg_stage.w_input_regs[77]
.sym 42127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42132 fft_block.reg_stage.w_input_regs[76]
.sym 42136 fft_block.reg_stage.w_input_regs[77]
.sym 42138 fft_block.reg_stage.w_input_regs[13]
.sym 42139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42142 fft_block.reg_stage.w_input_regs[76]
.sym 42144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42145 fft_block.reg_stage.w_input_regs[12]
.sym 42148 fft_block.reg_stage.w_input_regs[75]
.sym 42149 fft_block.reg_stage.w_input_regs[11]
.sym 42150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42157 fft_block.reg_stage.w_input_regs[75]
.sym 42160 fft_block.reg_stage.w_input_regs[75]
.sym 42162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42163 fft_block.reg_stage.w_input_regs[11]
.sym 42166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42167 fft_block.reg_stage.w_input_regs[14]
.sym 42169 fft_block.reg_stage.w_input_regs[78]
.sym 42170 fft_block.start_calc_$glb_ce
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42173 fft_block.reg_stage.w_input_regs[75]
.sym 42174 fft_block.reg_stage.w_input_regs[76]
.sym 42175 fft_block.reg_stage.w_input_regs[77]
.sym 42176 fft_block.reg_stage.w_input_regs[78]
.sym 42177 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 42178 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 42179 fft_block.w_fft_in[14]
.sym 42180 fft_block.reg_stage.w_input_regs[79]
.sym 42182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42190 w_fft_out[39]
.sym 42191 w_fft_out[12]
.sym 42192 w_fft_out[0]
.sym 42193 w_fft_out[30]
.sym 42194 w_fft_out[93]
.sym 42201 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 42207 fft_block.w_fft_in[7]
.sym 42208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42214 fft_block.w_fft_in[4]
.sym 42224 fft_block.w_fft_in[15]
.sym 42225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42232 fft_block.reg_stage.w_input_regs[77]
.sym 42261 fft_block.w_fft_in[4]
.sym 42267 fft_block.w_fft_in[15]
.sym 42285 fft_block.reg_stage.w_input_regs[77]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42296 fft_block.reg_stage.w_index_out[2]
.sym 42300 fft_block.reg_stage.w_index_out[0]
.sym 42302 w_fft_out[66]
.sym 42309 fft_block.w_fft_in[14]
.sym 42310 fft_block.w_fft_in[15]
.sym 42311 fft_block.reg_stage.w_input_regs[78]
.sym 42312 w_fft_out[31]
.sym 42313 fft_block.reg_stage.w_input_regs[79]
.sym 42314 addr_count[0]
.sym 42315 fft_block.reg_stage.w_index_out[1]
.sym 42318 fft_block.w_fft_in[4]
.sym 42319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 42324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 42327 w_fft_out[78]
.sym 42328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 42329 fft_block.reg_stage.w_index_out[1]
.sym 42340 fft_block.reg_stage.w_index_out[1]
.sym 42353 fft_block.reg_stage.w_index_out[2]
.sym 42357 fft_block.reg_stage.w_index_out[0]
.sym 42388 fft_block.reg_stage.w_index_out[1]
.sym 42389 fft_block.reg_stage.w_index_out[2]
.sym 42391 fft_block.reg_stage.w_index_out[0]
.sym 42419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 42420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 42424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 42433 w_fft_out[23]
.sym 42434 fft_block.stage[1]
.sym 42435 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 42441 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 42443 w_fft_out[77]
.sym 42448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 42452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 42454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 42462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 42466 fft_block.w_fft_in[7]
.sym 42470 fft_block.w_fft_in[6]
.sym 42471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 42486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 42500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 42505 fft_block.w_fft_in[7]
.sym 42520 fft_block.w_fft_in[6]
.sym 42523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 42536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 42539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42543 w_fft_out[76]
.sym 42544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42545 w_fft_out[78]
.sym 42546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42548 w_fft_out[77]
.sym 42549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42554 w_fft_out[5]
.sym 42556 fft_block.w_fft_in[6]
.sym 42560 fft_block.reg_stage.w_input_regs[71]
.sym 42562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 42564 fft_block.reg_stage.w_input_regs[70]
.sym 42567 w_fft_out[79]
.sym 42568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 42571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 42572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 42574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 42575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 42583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 42608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42615 $nextpnr_ICESTORM_LC_6$O
.sym 42617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 42621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 42666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 42668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 42669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 42670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 42671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 42672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 42680 w_fft_out[78]
.sym 42682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 42683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 42701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 42716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 42717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 42720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 42726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 42727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 42728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 42730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 42731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 42733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 42734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 42738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 42740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 42742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 42747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 42748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 42750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 42752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 42754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 42756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 42759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 42760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 42762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 42764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 42766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 42768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 42770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 42772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 42775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 42776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 42777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 42778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 42784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 42785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 42786 CLK$SB_IO_IN_$glb_clk
.sym 42789 count[1]
.sym 42790 count[2]
.sym 42791 count[3]
.sym 42792 count[4]
.sym 42793 count[5]
.sym 42794 count[6]
.sym 42795 count[7]
.sym 42802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 42804 fft_block.stage[0]
.sym 42807 fft_block.fill_regs
.sym 42911 count[8]
.sym 42912 count[9]
.sym 42913 count[10]
.sym 42914 count[11]
.sym 42915 count[12]
.sym 42916 count[13]
.sym 42917 count[14]
.sym 42918 count[15]
.sym 42930 fft_block.start_calc
.sym 42932 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 43034 count[16]
.sym 43035 count[17]
.sym 43036 count[18]
.sym 43037 count[19]
.sym 43038 count[20]
.sym 43039 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 43040 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44251 fft_block.w_fft_in[12]
.sym 44252 fft_block.reg_stage.w_index_out[2]
.sym 44256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 44288 fft_block.start_calc
.sym 44292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 44296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 44297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 44343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 44346 fft_block.start_calc
.sym 44347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 44348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 44352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 44354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 44362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 44388 fft_block.reg_stage.w_cps_reg[27]
.sym 44412 fft_block.reg_stage.w_input_regs[117]
.sym 44414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44418 fft_block.reg_stage.w_input_regs[59]
.sym 44419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 44425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 44430 fft_block.reg_stage.w_input_regs[58]
.sym 44447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 44451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 44452 fft_block.reg_stage.w_input_regs[60]
.sym 44455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 44456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 44458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 44460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 44461 fft_block.reg_stage.w_input_regs[58]
.sym 44463 fft_block.reg_stage.w_input_regs[120]
.sym 44465 fft_block.reg_stage.w_input_regs[61]
.sym 44466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44472 fft_block.reg_stage.w_input_regs[59]
.sym 44473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44475 fft_block.reg_stage.w_input_regs[56]
.sym 44476 fft_block.reg_stage.w_input_regs[57]
.sym 44477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 44481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44482 fft_block.reg_stage.w_input_regs[61]
.sym 44486 fft_block.reg_stage.w_input_regs[60]
.sym 44487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 44488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44492 fft_block.reg_stage.w_input_regs[59]
.sym 44494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 44497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 44499 fft_block.reg_stage.w_input_regs[59]
.sym 44500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44503 fft_block.reg_stage.w_input_regs[56]
.sym 44504 fft_block.reg_stage.w_input_regs[57]
.sym 44505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 44506 fft_block.reg_stage.w_input_regs[120]
.sym 44509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 44511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44517 fft_block.reg_stage.w_input_regs[60]
.sym 44518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 44522 fft_block.reg_stage.w_input_regs[58]
.sym 44523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 44524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 44538 fft_block.w_fft_in[11]
.sym 44541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44542 fft_block.start_calc
.sym 44545 fft_block.start_calc
.sym 44552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44553 fft_block.reg_stage.w_input_regs[49]
.sym 44557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 44558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 44559 fft_block.reg_stage.w_input_regs[127]
.sym 44561 fft_block.reg_stage.w_input_regs[125]
.sym 44572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44583 fft_block.reg_stage.w_input_regs[127]
.sym 44585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44601 $nextpnr_ICESTORM_LC_63$O
.sym 44604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44644 fft_block.reg_stage.w_input_regs[127]
.sym 44647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44653 fft_block.reg_stage.w_input_regs[50]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44662 fft_block.w_fft_in[8]
.sym 44677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 44678 fft_block.reg_stage.w_input_regs[48]
.sym 44679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 44681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 44682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 44685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44686 fft_block.reg_stage.w_input_regs[123]
.sym 44692 fft_block.reg_stage.w_input_regs[57]
.sym 44693 fft_block.reg_stage.w_input_regs[122]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44695 fft_block.reg_stage.w_input_regs[123]
.sym 44698 fft_block.w_fft_in[1]
.sym 44701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 44702 fft_block.reg_stage.w_input_regs[120]
.sym 44707 fft_block.reg_stage.w_input_regs[124]
.sym 44708 fft_block.reg_stage.w_input_regs[113]
.sym 44710 fft_block.reg_stage.w_input_regs[114]
.sym 44715 fft_block.reg_stage.w_input_regs[116]
.sym 44720 fft_block.reg_stage.w_input_regs[56]
.sym 44725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 44726 fft_block.reg_stage.w_input_regs[56]
.sym 44727 fft_block.reg_stage.w_input_regs[57]
.sym 44728 fft_block.reg_stage.w_input_regs[120]
.sym 44731 fft_block.reg_stage.w_input_regs[122]
.sym 44740 fft_block.reg_stage.w_input_regs[116]
.sym 44745 fft_block.reg_stage.w_input_regs[123]
.sym 44749 fft_block.reg_stage.w_input_regs[124]
.sym 44756 fft_block.reg_stage.w_input_regs[113]
.sym 44763 fft_block.w_fft_in[1]
.sym 44770 fft_block.reg_stage.w_input_regs[114]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44774 fft_block.reg_stage.w_input_regs[113]
.sym 44775 fft_block.reg_stage.w_input_regs[112]
.sym 44776 fft_block.reg_stage.w_input_regs[114]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 44778 fft_block.reg_stage.w_input_regs[125]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 44780 fft_block.reg_stage.w_input_regs[115]
.sym 44781 fft_block.reg_stage.w_input_regs[116]
.sym 44787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 44788 w_fft_out[50]
.sym 44791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44796 fft_block.reg_stage.w_input_regs[57]
.sym 44798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 44799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 44800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 44801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 44805 fft_block.reg_stage.w_input_regs[117]
.sym 44806 fft_block.reg_stage.w_input_regs[56]
.sym 44807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44808 fft_block.reg_stage.w_input_regs[59]
.sym 44809 fft_block.reg_stage.w_input_regs[119]
.sym 44815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44817 fft_block.reg_stage.w_input_regs[120]
.sym 44818 fft_block.w_fft_in[10]
.sym 44824 fft_block.reg_stage.w_input_regs[122]
.sym 44826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44829 fft_block.reg_stage.w_input_regs[121]
.sym 44832 fft_block.reg_stage.w_input_regs[56]
.sym 44833 fft_block.w_fft_in[11]
.sym 44837 fft_block.reg_stage.w_input_regs[57]
.sym 44840 fft_block.w_fft_in[9]
.sym 44841 fft_block.w_fft_in[12]
.sym 44843 fft_block.w_fft_in[8]
.sym 44845 fft_block.reg_stage.w_input_regs[58]
.sym 44848 fft_block.reg_stage.w_input_regs[57]
.sym 44849 fft_block.reg_stage.w_input_regs[56]
.sym 44850 fft_block.reg_stage.w_input_regs[120]
.sym 44851 fft_block.reg_stage.w_input_regs[121]
.sym 44854 fft_block.w_fft_in[10]
.sym 44863 fft_block.w_fft_in[8]
.sym 44867 fft_block.w_fft_in[11]
.sym 44879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44880 fft_block.reg_stage.w_input_regs[58]
.sym 44881 fft_block.reg_stage.w_input_regs[122]
.sym 44886 fft_block.w_fft_in[9]
.sym 44892 fft_block.w_fft_in[12]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 fft_block.reg_stage.w_input_regs[51]
.sym 44898 fft_block.reg_stage.w_input_regs[48]
.sym 44899 fft_block.reg_stage.w_input_regs[53]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 44901 fft_block.reg_stage.w_input_regs[61]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44903 fft_block.reg_stage.w_input_regs[58]
.sym 44904 fft_block.reg_stage.w_input_regs[52]
.sym 44909 fft_block.reg_stage.w_cms_reg[27]
.sym 44913 fft_block.reg_stage.w_input_regs[122]
.sym 44914 fft_block.w_fft_in[1]
.sym 44915 fft_block.reg_stage.w_cms_reg[27]
.sym 44918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 44923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 44924 fft_block.w_fft_in[0]
.sym 44926 fft_block.reg_stage.w_input_regs[58]
.sym 44927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44928 fft_block.reg_stage.w_c_reg[25]
.sym 44929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 44931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 44932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 44938 fft_block.reg_stage.w_input_regs[60]
.sym 44939 fft_block.w_fft_in[14]
.sym 44941 fft_block.reg_stage.w_input_regs[123]
.sym 44943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44946 fft_block.reg_stage.w_index_out[0]
.sym 44949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44951 fft_block.reg_stage.w_input_regs[59]
.sym 44952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 44953 fft_block.reg_stage.w_input_regs[124]
.sym 44954 fft_block.reg_stage.w_index_out[2]
.sym 44955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 44958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44959 fft_block.reg_stage.w_input_regs[126]
.sym 44962 fft_block.reg_stage.w_index_out[1]
.sym 44966 fft_block.reg_stage.w_input_regs[61]
.sym 44972 fft_block.reg_stage.w_input_regs[126]
.sym 44977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 44983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 44984 fft_block.reg_stage.w_input_regs[61]
.sym 44986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 44989 fft_block.reg_stage.w_index_out[1]
.sym 44991 fft_block.reg_stage.w_index_out[0]
.sym 44992 fft_block.reg_stage.w_index_out[2]
.sym 44996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44997 fft_block.reg_stage.w_input_regs[59]
.sym 44998 fft_block.reg_stage.w_input_regs[123]
.sym 45003 fft_block.w_fft_in[14]
.sym 45014 fft_block.reg_stage.w_input_regs[60]
.sym 45015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45016 fft_block.reg_stage.w_input_regs[124]
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45023 fft_block.reg_stage.w_input_regs[117]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45025 fft_block.reg_stage.w_input_regs[119]
.sym 45026 fft_block.reg_stage.w_input_regs[118]
.sym 45027 fft_block.reg_stage.w_input_regs[127]
.sym 45030 fft_block.w_fft_in[12]
.sym 45031 fft_block.reg_stage.w_index_out[2]
.sym 45032 fft_block.reg_stage.w_index_out[0]
.sym 45034 fft_block.reg_stage.w_input_regs[126]
.sym 45035 fft_block.w_fft_in[10]
.sym 45043 fft_block.w_fft_in[14]
.sym 45050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45051 fft_block.reg_stage.w_input_regs[127]
.sym 45054 fft_block.w_fft_in[7]
.sym 45055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 45063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45066 fft_block.reg_stage.w_index_out[1]
.sym 45069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 45070 fft_block.w_fft_in[9]
.sym 45074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 45077 fft_block.w_fft_in[8]
.sym 45082 fft_block.reg_stage.w_index_out[0]
.sym 45083 fft_block.w_fft_in[11]
.sym 45086 fft_block.w_fft_in[14]
.sym 45091 fft_block.w_fft_in[12]
.sym 45092 fft_block.reg_stage.w_index_out[2]
.sym 45095 fft_block.w_fft_in[12]
.sym 45103 fft_block.w_fft_in[14]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 45114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 45120 fft_block.w_fft_in[8]
.sym 45127 fft_block.w_fft_in[11]
.sym 45130 fft_block.reg_stage.w_index_out[2]
.sym 45131 fft_block.reg_stage.w_index_out[1]
.sym 45133 fft_block.reg_stage.w_index_out[0]
.sym 45139 fft_block.w_fft_in[9]
.sym 45140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45145 fft_block.reg_stage.w_input_regs[54]
.sym 45146 fft_block.reg_stage.w_input_regs[63]
.sym 45147 fft_block.reg_stage.w_input_regs[55]
.sym 45150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 45169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 45176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 45178 fft_block.w_fft_in[5]
.sym 45184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 45186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 45196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45202 fft_block.reg_stage.w_input_regs[35]
.sym 45206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 45217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 45225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45238 fft_block.reg_stage.w_input_regs[35]
.sym 45242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 45255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 45261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45272 w_fft_out[34]
.sym 45283 fft_block.reg_stage.w_index_out[1]
.sym 45286 w_fft_out[53]
.sym 45287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 45291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 45295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 45296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 45298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 45299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45300 fft_block.w_fft_in[6]
.sym 45301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 45343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 45386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45389 w_fft_out[110]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45391 w_fft_out[107]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45393 w_fft_out[108]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45396 w_fft_out[109]
.sym 45413 fft_block.w_fft_in[13]
.sym 45414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 45416 fft_block.w_fft_in[0]
.sym 45418 w_fft_out[104]
.sym 45419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 45420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 45424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 45433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 45438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 45442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 45481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 45509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45513 w_fft_out[101]
.sym 45514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45515 w_fft_out[102]
.sym 45516 w_fft_out[98]
.sym 45517 w_fft_out[96]
.sym 45518 w_fft_out[103]
.sym 45519 w_fft_out[97]
.sym 45525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45526 w_fft_out[100]
.sym 45527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 45536 w_fft_out[107]
.sym 45538 fft_block.w_fft_in[11]
.sym 45540 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 45541 fft_block.w_fft_in[13]
.sym 45543 w_fft_out[97]
.sym 45544 w_fft_out[104]
.sym 45546 fft_block.w_fft_in[7]
.sym 45547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 45554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 45555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 45561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 45569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 45572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 45598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 45622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 45623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 45625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 45630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 45631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 45636 fft_block.w_fft_in[0]
.sym 45637 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45638 w_fft_out[80]
.sym 45639 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 45640 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 45641 fft_block.w_fft_in[9]
.sym 45642 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 45648 w_fft_out[103]
.sym 45654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 45656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 45659 w_fft_out[43]
.sym 45660 w_fft_out[106]
.sym 45661 w_fft_out[72]
.sym 45662 fft_block.w_fft_in[5]
.sym 45663 w_fft_out[88]
.sym 45664 w_fft_out[42]
.sym 45665 w_fft_out[89]
.sym 45666 w_fft_out[16]
.sym 45667 w_fft_out[45]
.sym 45668 w_fft_out[41]
.sym 45669 w_fft_out[42]
.sym 45670 w_fft_out[105]
.sym 45676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 45677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 45678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 45680 w_fft_out[56]
.sym 45682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 45686 w_fft_out[24]
.sym 45687 w_fft_out[40]
.sym 45688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 45689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45697 w_fft_out[8]
.sym 45699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 45702 fft_block.counter_N[1]
.sym 45704 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 45705 fft_block.counter_N[0]
.sym 45709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 45712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 45715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 45717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 45721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 45722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 45723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 45729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 45733 fft_block.counter_N[0]
.sym 45734 w_fft_out[24]
.sym 45735 w_fft_out[56]
.sym 45736 fft_block.counter_N[1]
.sym 45739 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 45740 w_fft_out[40]
.sym 45741 w_fft_out[8]
.sym 45742 fft_block.counter_N[0]
.sym 45746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 45748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 45753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 45754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 w_fft_out[81]
.sym 45759 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 45760 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45761 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 45762 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[0]
.sym 45763 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[1]
.sym 45764 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 45765 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45771 fft_block.w_fft_in[9]
.sym 45773 fft_block.w_fft_in[1]
.sym 45775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 45777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 45779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 45782 w_fft_out[94]
.sym 45783 w_fft_out[90]
.sym 45784 w_fft_out[27]
.sym 45786 w_fft_out[28]
.sym 45787 fft_block.counter_N[1]
.sym 45788 fft_block.counter_N[1]
.sym 45789 w_fft_out[106]
.sym 45790 fft_block.counter_N[2]
.sym 45791 fft_block.counter_N[0]
.sym 45792 w_fft_out[73]
.sym 45793 fft_block.counter_N[2]
.sym 45799 w_fft_out[12]
.sym 45800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45801 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45802 fft_block.sel_in
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 45804 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 45805 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45806 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 45808 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 45809 w_fft_out[44]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45811 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 45812 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45814 fft_block.sel_in
.sym 45815 fft_block.counter_N[0]
.sym 45816 fft_block.counter_N[2]
.sym 45817 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 45820 w_fft_out[106]
.sym 45823 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 45824 w_fft_out[42]
.sym 45825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 45826 fft_block.counter_N[2]
.sym 45827 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 45830 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45832 w_fft_out[42]
.sym 45833 w_fft_out[106]
.sym 45834 fft_block.counter_N[2]
.sym 45835 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 45838 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 45839 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 45840 fft_block.counter_N[2]
.sym 45841 fft_block.sel_in
.sym 45844 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45845 fft_block.counter_N[2]
.sym 45846 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45847 fft_block.sel_in
.sym 45850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 45852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 45856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 45862 fft_block.sel_in
.sym 45863 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45864 fft_block.counter_N[2]
.sym 45865 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45868 w_fft_out[12]
.sym 45869 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45870 fft_block.counter_N[0]
.sym 45871 w_fft_out[44]
.sym 45874 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 45875 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 45876 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 45877 fft_block.sel_in
.sym 45878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45881 fft_block.w_fft_in[3]
.sym 45882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 45883 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[1]
.sym 45884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 45885 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45886 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 45887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]
.sym 45888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[3]
.sym 45893 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 45896 fft_block.sel_in
.sym 45897 fft_block.w_fft_in[11]
.sym 45898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 45900 w_fft_out[81]
.sym 45901 w_fft_out[92]
.sym 45902 fft_block.sel_in
.sym 45903 w_fft_out[12]
.sym 45904 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 45905 fft_block.reg_stage.w_index_out[0]
.sym 45906 fft_block.reg_stage.w_index_out[2]
.sym 45907 fft_block.w_fft_in[6]
.sym 45909 fft_block.w_fft_in[13]
.sym 45910 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 45911 fft_block.sel_in
.sym 45912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 45914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45915 w_fft_out[76]
.sym 45922 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 45923 w_fft_out[43]
.sym 45926 w_fft_out[26]
.sym 45927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[2]
.sym 45929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 45932 w_fft_out[59]
.sym 45934 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 45938 fft_block.reg_stage.w_input_regs[82]
.sym 45939 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 45940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45941 w_fft_out[42]
.sym 45942 w_fft_out[11]
.sym 45943 w_fft_out[90]
.sym 45944 w_fft_out[27]
.sym 45945 fft_block.reg_stage.w_input_regs[19]
.sym 45946 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 45947 w_fft_out[10]
.sym 45948 fft_block.counter_N[1]
.sym 45949 fft_block.reg_stage.w_input_regs[18]
.sym 45950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45951 fft_block.counter_N[0]
.sym 45952 fft_block.reg_stage.w_input_regs[83]
.sym 45953 fft_block.counter_N[2]
.sym 45955 w_fft_out[27]
.sym 45956 fft_block.counter_N[1]
.sym 45957 fft_block.counter_N[0]
.sym 45958 w_fft_out[59]
.sym 45962 fft_block.counter_N[2]
.sym 45963 w_fft_out[90]
.sym 45964 w_fft_out[26]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45968 fft_block.reg_stage.w_input_regs[83]
.sym 45970 fft_block.reg_stage.w_input_regs[19]
.sym 45974 fft_block.reg_stage.w_input_regs[18]
.sym 45975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45976 fft_block.reg_stage.w_input_regs[82]
.sym 45979 w_fft_out[11]
.sym 45980 w_fft_out[43]
.sym 45981 fft_block.counter_N[0]
.sym 45982 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 45985 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 45987 w_fft_out[42]
.sym 45992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[2]
.sym 45993 w_fft_out[10]
.sym 45994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 45997 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 45998 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 45999 fft_block.counter_N[1]
.sym 46000 fft_block.counter_N[0]
.sym 46001 fft_block.start_calc_$glb_ce
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46004 fft_block.w_fft_in[13]
.sym 46005 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 46006 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 46007 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 46008 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 46009 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 46010 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[2]
.sym 46011 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 46016 spi_out.send_data[3]
.sym 46017 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 46021 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 46023 fft_block.w_fft_in[3]
.sym 46024 w_fft_out[17]
.sym 46025 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 46028 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 46029 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 46030 w_fft_out[77]
.sym 46031 fft_block.w_fft_in[15]
.sym 46032 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 46033 w_fft_out[14]
.sym 46034 addr_count[1]
.sym 46035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 46036 w_fft_out[3]
.sym 46037 fft_block.w_fft_in[13]
.sym 46039 w_fft_out[79]
.sym 46049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 46050 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]
.sym 46051 w_fft_out[93]
.sym 46052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46055 fft_block.counter_N[2]
.sym 46056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 46058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46059 fft_block.counter_N[1]
.sym 46060 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1]
.sym 46061 fft_block.counter_N[0]
.sym 46063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 46066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 46068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 46069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 46072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 46073 w_fft_out[10]
.sym 46074 w_fft_out[74]
.sym 46075 w_fft_out[29]
.sym 46076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 46078 w_fft_out[74]
.sym 46079 w_fft_out[10]
.sym 46081 fft_block.counter_N[2]
.sym 46084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 46085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 46087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 46093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 46096 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]
.sym 46097 fft_block.counter_N[0]
.sym 46098 fft_block.counter_N[1]
.sym 46099 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1]
.sym 46103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 46104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 46105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 46110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 46111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 46116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 46117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46120 fft_block.counter_N[2]
.sym 46122 w_fft_out[29]
.sym 46123 w_fft_out[93]
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 46128 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[2]
.sym 46129 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]
.sym 46130 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1]
.sym 46131 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[0]
.sym 46132 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.sym 46133 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 46134 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 46141 fft_block.counter_N[2]
.sym 46142 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 46149 w_fft_out[84]
.sym 46151 addr_count[2]
.sym 46152 w_fft_out[72]
.sym 46155 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 46159 w_fft_out[45]
.sym 46160 w_fft_out[74]
.sym 46161 fft_block.w_fft_in[5]
.sym 46168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46171 fft_block.reg_stage.w_input_regs[78]
.sym 46172 w_fft_out[77]
.sym 46173 w_fft_out[94]
.sym 46174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46176 fft_block.reg_stage.w_input_regs[39]
.sym 46177 fft_block.reg_stage.w_input_regs[76]
.sym 46179 fft_block.reg_stage.w_input_regs[14]
.sym 46180 w_fft_out[13]
.sym 46182 fft_block.reg_stage.w_input_regs[103]
.sym 46183 fft_block.reg_stage.w_input_regs[79]
.sym 46188 fft_block.counter_N[2]
.sym 46190 w_fft_out[30]
.sym 46192 fft_block.reg_stage.w_input_regs[12]
.sym 46195 fft_block.reg_stage.w_input_regs[15]
.sym 46201 fft_block.reg_stage.w_input_regs[79]
.sym 46203 fft_block.reg_stage.w_input_regs[15]
.sym 46204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46208 fft_block.reg_stage.w_input_regs[15]
.sym 46209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46210 fft_block.reg_stage.w_input_regs[79]
.sym 46213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46214 fft_block.reg_stage.w_input_regs[12]
.sym 46215 fft_block.reg_stage.w_input_regs[76]
.sym 46220 fft_block.counter_N[2]
.sym 46221 w_fft_out[94]
.sym 46222 w_fft_out[30]
.sym 46225 fft_block.reg_stage.w_input_regs[14]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46228 fft_block.reg_stage.w_input_regs[78]
.sym 46232 fft_block.counter_N[2]
.sym 46233 w_fft_out[13]
.sym 46234 w_fft_out[77]
.sym 46238 fft_block.reg_stage.w_input_regs[103]
.sym 46239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46240 fft_block.reg_stage.w_input_regs[39]
.sym 46243 fft_block.reg_stage.w_input_regs[103]
.sym 46244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46245 fft_block.reg_stage.w_input_regs[39]
.sym 46247 fft_block.start_calc_$glb_ce
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 46251 fft_block.w_fft_in[15]
.sym 46252 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 46253 fft_block.w_fft_in[5]
.sym 46254 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 46255 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 46256 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 46257 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 46262 addr_count[0]
.sym 46263 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 46264 $PACKER_VCC_NET
.sym 46265 fft_block.reg_stage.w_input_regs[14]
.sym 46267 fft_block.counter_N[1]
.sym 46271 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[2]
.sym 46274 fft_block.counter_N[2]
.sym 46275 w_fft_out[11]
.sym 46276 fft_block.counter_N[0]
.sym 46277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 46279 fft_block.counter_N[1]
.sym 46280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46281 fft_block.counter_N[2]
.sym 46282 w_fft_out[94]
.sym 46283 fft_block.counter_N[0]
.sym 46284 w_fft_out[73]
.sym 46291 w_fft_out[14]
.sym 46292 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46294 fft_block.counter_N[0]
.sym 46295 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 46296 fft_block.sel_in
.sym 46300 fft_block.counter_N[2]
.sym 46302 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 46303 fft_block.counter_N[1]
.sym 46304 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 46305 fft_block.w_fft_in[11]
.sym 46307 fft_block.w_fft_in[13]
.sym 46308 fft_block.w_fft_in[15]
.sym 46309 fft_block.w_fft_in[12]
.sym 46310 w_fft_out[78]
.sym 46311 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 46313 fft_block.w_fft_in[14]
.sym 46318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46327 fft_block.w_fft_in[11]
.sym 46331 fft_block.w_fft_in[12]
.sym 46338 fft_block.w_fft_in[13]
.sym 46345 fft_block.w_fft_in[14]
.sym 46348 w_fft_out[14]
.sym 46349 w_fft_out[78]
.sym 46350 fft_block.counter_N[2]
.sym 46354 fft_block.counter_N[0]
.sym 46355 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 46356 fft_block.counter_N[1]
.sym 46357 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 46360 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 46361 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46362 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 46363 fft_block.sel_in
.sym 46368 fft_block.w_fft_in[15]
.sym 46370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46373 w_fft_out[72]
.sym 46375 w_fft_out[75]
.sym 46376 w_fft_out[73]
.sym 46377 w_fft_out[74]
.sym 46378 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 46379 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0]
.sym 46380 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 46385 w_fft_out[46]
.sym 46388 fft_block.w_fft_in[5]
.sym 46391 w_fft_out[47]
.sym 46392 fft_block.sel_in
.sym 46394 w_fft_out[15]
.sym 46395 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 46396 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 46397 fft_block.reg_stage.w_index_out[0]
.sym 46399 w_fft_out[76]
.sym 46400 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 46402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46403 fft_block.w_fft_in[6]
.sym 46405 fft_block.reg_stage.w_index_out[2]
.sym 46406 fft_block.sel_in
.sym 46407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46414 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 46416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 46419 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 46420 fft_block.stage[1]
.sym 46421 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 46424 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 46425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46447 fft_block.stage[1]
.sym 46448 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 46450 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 46471 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 46472 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 46473 fft_block.stage[1]
.sym 46484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 46486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 w_fft_out[6]
.sym 46497 fft_block.w_fft_in[6]
.sym 46498 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[0]
.sym 46499 fft_block.w_fft_in[7]
.sym 46500 w_fft_out[5]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46502 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 46503 w_fft_out[7]
.sym 46508 w_fft_out[79]
.sym 46511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 46515 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 46516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 46517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 46518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 46521 w_fft_out[77]
.sym 46523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 46527 w_fft_out[69]
.sym 46528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 46531 w_fft_out[79]
.sym 46537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 46539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 46548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 46553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 46561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 46565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 46572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 46579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 46606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 46607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 46609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 46616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 46626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 46631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 46634 fft_block.w_fft_in[7]
.sym 46635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46636 w_fft_out[7]
.sym 46637 addr_count[1]
.sym 46638 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 46639 insert_data
.sym 46640 fft_block.w_fft_in[6]
.sym 46642 addr_count[0]
.sym 46643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 46661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 46665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 46669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 46673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 46676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 46678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 46680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 46683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 46686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 46688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 46690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 46691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 46694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 46695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 46696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 46700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 46701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 46705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 46707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 46711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 46717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 46723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 46724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 46725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 46731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 46738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 46739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46744 w_fft_out[70]
.sym 46745 w_fft_out[69]
.sym 46748 w_fft_out[71]
.sym 46756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 46757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 46759 fft_block.reg_stage.w_index_out[1]
.sym 46765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 46787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 46795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 46797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 46798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 46801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 46803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 46816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 46824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 46836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 46842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 46847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 46852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 46855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 46862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 46863 CLK$SB_IO_IN_$glb_clk
.sym 46871 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 46872 count[0]
.sym 46888 fft_block.sel_in_SB_DFFE_Q_E
.sym 46909 count[3]
.sym 46919 count[5]
.sym 46921 count[7]
.sym 46923 count[1]
.sym 46926 count[4]
.sym 46929 count[0]
.sym 46932 count[2]
.sym 46936 count[6]
.sym 46937 count[0]
.sym 46938 $nextpnr_ICESTORM_LC_70$O
.sym 46940 count[0]
.sym 46944 count_SB_CARRY_CI_CO[2]
.sym 46947 count[1]
.sym 46948 count[0]
.sym 46950 count_SB_CARRY_CI_CO[3]
.sym 46952 count[2]
.sym 46954 count_SB_CARRY_CI_CO[2]
.sym 46956 count_SB_CARRY_CI_CO[4]
.sym 46959 count[3]
.sym 46960 count_SB_CARRY_CI_CO[3]
.sym 46962 count_SB_CARRY_CI_CO[5]
.sym 46965 count[4]
.sym 46966 count_SB_CARRY_CI_CO[4]
.sym 46968 count_SB_CARRY_CI_CO[6]
.sym 46970 count[5]
.sym 46972 count_SB_CARRY_CI_CO[5]
.sym 46974 count_SB_CARRY_CI_CO[7]
.sym 46976 count[6]
.sym 46978 count_SB_CARRY_CI_CO[6]
.sym 46980 count_SB_CARRY_CI_CO[8]
.sym 46982 count[7]
.sym 46984 count_SB_CARRY_CI_CO[7]
.sym 46986 CLK$SB_IO_IN_$glb_clk
.sym 46989 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 46991 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46995 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47001 fft_block.state_SB_DFFESR_Q_R
.sym 47004 fft_block.fill_regs
.sym 47013 count[2]
.sym 47024 count_SB_CARRY_CI_CO[8]
.sym 47029 count[8]
.sym 47030 count[9]
.sym 47033 count[12]
.sym 47043 count[14]
.sym 47047 count[10]
.sym 47050 count[13]
.sym 47056 count[11]
.sym 47060 count[15]
.sym 47061 count_SB_CARRY_CI_CO[9]
.sym 47064 count[8]
.sym 47065 count_SB_CARRY_CI_CO[8]
.sym 47067 count_SB_CARRY_CI_CO[10]
.sym 47070 count[9]
.sym 47071 count_SB_CARRY_CI_CO[9]
.sym 47073 count_SB_CARRY_CI_CO[11]
.sym 47076 count[10]
.sym 47077 count_SB_CARRY_CI_CO[10]
.sym 47079 count_SB_CARRY_CI_CO[12]
.sym 47081 count[11]
.sym 47083 count_SB_CARRY_CI_CO[11]
.sym 47085 count_SB_CARRY_CI_CO[13]
.sym 47088 count[12]
.sym 47089 count_SB_CARRY_CI_CO[12]
.sym 47091 count_SB_CARRY_CI_CO[14]
.sym 47094 count[13]
.sym 47095 count_SB_CARRY_CI_CO[13]
.sym 47097 count_SB_CARRY_CI_CO[15]
.sym 47099 count[14]
.sym 47101 count_SB_CARRY_CI_CO[14]
.sym 47103 count_SB_CARRY_CI_CO[16]
.sym 47105 count[15]
.sym 47107 count_SB_CARRY_CI_CO[15]
.sym 47109 CLK$SB_IO_IN_$glb_clk
.sym 47147 count_SB_CARRY_CI_CO[16]
.sym 47154 count[18]
.sym 47156 count[20]
.sym 47166 count[14]
.sym 47167 count[15]
.sym 47171 count[19]
.sym 47173 count[2]
.sym 47176 count[16]
.sym 47177 count[17]
.sym 47184 count_SB_CARRY_CI_CO[17]
.sym 47186 count[16]
.sym 47188 count_SB_CARRY_CI_CO[16]
.sym 47190 count_SB_CARRY_CI_CO[18]
.sym 47192 count[17]
.sym 47194 count_SB_CARRY_CI_CO[17]
.sym 47196 count_SB_CARRY_CI_CO[19]
.sym 47199 count[18]
.sym 47200 count_SB_CARRY_CI_CO[18]
.sym 47202 count_SB_CARRY_CI_CO[20]
.sym 47205 count[19]
.sym 47206 count_SB_CARRY_CI_CO[19]
.sym 47209 count[20]
.sym 47212 count_SB_CARRY_CI_CO[20]
.sym 47215 count[19]
.sym 47216 count[20]
.sym 47217 count[2]
.sym 47218 count[18]
.sym 47221 count[17]
.sym 47222 count[14]
.sym 47223 count[15]
.sym 47224 count[16]
.sym 47232 CLK$SB_IO_IN_$glb_clk
.sym 48318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 48332 fft_block.w_fft_in[6]
.sym 48336 fft_block.w_fft_in[7]
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 48458 fft_block.reg_stage.w_cms_reg[34]
.sym 48460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 48461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48481 fft_block.reg_stage.w_c_reg[25]
.sym 48495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 48500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 48527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48530 fft_block.reg_stage.w_input_regs[117]
.sym 48541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48544 fft_block.reg_stage.w_input_regs[125]
.sym 48546 fft_block.reg_stage.w_input_regs[58]
.sym 48557 fft_block.reg_stage.w_input_regs[125]
.sym 48569 fft_block.reg_stage.w_input_regs[117]
.sym 48592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 48593 fft_block.reg_stage.w_input_regs[58]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 48616 fft_block.w_fft_in[3]
.sym 48617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 48622 fft_block.reg_stage.w_cps_reg[35]
.sym 48625 fft_block.reg_stage.w_cps_reg[35]
.sym 48626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 48629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 48633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48657 fft_block.reg_stage.w_input_regs[119]
.sym 48666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48678 $nextpnr_ICESTORM_LC_65$O
.sym 48680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48722 fft_block.reg_stage.w_input_regs[119]
.sym 48724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48728 w_fft_out[49]
.sym 48729 w_fft_out[50]
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 48739 fft_block.w_fft_in[13]
.sym 48741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 48745 fft_block.reg_stage.w_input_regs[119]
.sym 48746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 48752 w_fft_out[57]
.sym 48755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 48756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 48758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48760 fft_block.reg_stage.w_input_regs[61]
.sym 48761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 48762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 48770 fft_block.reg_stage.w_input_regs[112]
.sym 48771 fft_block.reg_stage.w_input_regs[50]
.sym 48774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 48775 fft_block.reg_stage.w_input_regs[115]
.sym 48777 fft_block.reg_stage.w_input_regs[113]
.sym 48778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 48779 fft_block.reg_stage.w_input_regs[114]
.sym 48780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 48783 fft_block.reg_stage.w_input_regs[49]
.sym 48785 fft_block.w_fft_in[2]
.sym 48787 fft_block.reg_stage.w_input_regs[48]
.sym 48794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48803 fft_block.reg_stage.w_input_regs[112]
.sym 48808 fft_block.reg_stage.w_input_regs[49]
.sym 48810 fft_block.reg_stage.w_input_regs[113]
.sym 48811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 48816 fft_block.w_fft_in[2]
.sym 48821 fft_block.reg_stage.w_input_regs[115]
.sym 48826 fft_block.reg_stage.w_input_regs[50]
.sym 48827 fft_block.reg_stage.w_input_regs[114]
.sym 48828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48832 fft_block.reg_stage.w_input_regs[112]
.sym 48833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 48834 fft_block.reg_stage.w_input_regs[49]
.sym 48835 fft_block.reg_stage.w_input_regs[48]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 48839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 48840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 48841 fft_block.reg_stage.w_input_regs[49]
.sym 48844 fft_block.reg_stage.w_input_regs[49]
.sym 48845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 48846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 48847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48854 w_fft_out[51]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48857 w_fft_out[57]
.sym 48858 w_fft_out[48]
.sym 48862 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 48866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 48867 fft_block.reg_stage.w_c_reg[25]
.sym 48874 fft_block.reg_stage.w_c_reg[25]
.sym 48875 fft_block.w_fft_in[4]
.sym 48880 fft_block.reg_stage.w_input_regs[51]
.sym 48884 fft_block.reg_stage.w_input_regs[59]
.sym 48885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 48898 fft_block.w_fft_in[1]
.sym 48900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 48901 fft_block.reg_stage.w_input_regs[48]
.sym 48906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 48907 fft_block.reg_stage.w_input_regs[52]
.sym 48909 fft_block.reg_stage.w_input_regs[112]
.sym 48911 fft_block.w_fft_in[3]
.sym 48913 fft_block.w_fft_in[2]
.sym 48916 fft_block.w_fft_in[4]
.sym 48919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 48920 fft_block.w_fft_in[13]
.sym 48923 fft_block.w_fft_in[0]
.sym 48927 fft_block.w_fft_in[1]
.sym 48932 fft_block.w_fft_in[0]
.sym 48938 fft_block.w_fft_in[2]
.sym 48943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 48944 fft_block.reg_stage.w_input_regs[52]
.sym 48945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 48950 fft_block.w_fft_in[13]
.sym 48957 fft_block.reg_stage.w_input_regs[112]
.sym 48958 fft_block.reg_stage.w_input_regs[48]
.sym 48964 fft_block.w_fft_in[3]
.sym 48969 fft_block.w_fft_in[4]
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 w_fft_out[61]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48977 w_fft_out[60]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48980 w_fft_out[58]
.sym 48981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 48984 w_fft_out[109]
.sym 48987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48993 fft_block.reg_stage.w_cms_reg[28]
.sym 48994 fft_block.reg_stage.w_input_regs[49]
.sym 48996 fft_block.reg_stage.w_cms_reg[28]
.sym 48998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49006 fft_block.reg_stage.w_input_regs[55]
.sym 49007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49008 w_fft_out[48]
.sym 49009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 49017 fft_block.w_fft_in[5]
.sym 49018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49021 fft_block.w_fft_in[10]
.sym 49026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49029 fft_block.reg_stage.w_input_regs[118]
.sym 49030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 49031 fft_block.w_fft_in[3]
.sym 49033 fft_block.w_fft_in[0]
.sym 49035 fft_block.w_fft_in[4]
.sym 49041 fft_block.reg_stage.w_input_regs[53]
.sym 49042 fft_block.w_fft_in[13]
.sym 49048 fft_block.w_fft_in[3]
.sym 49055 fft_block.w_fft_in[0]
.sym 49060 fft_block.w_fft_in[5]
.sym 49066 fft_block.reg_stage.w_input_regs[53]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 49068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49074 fft_block.w_fft_in[13]
.sym 49078 fft_block.reg_stage.w_input_regs[118]
.sym 49086 fft_block.w_fft_in[10]
.sym 49091 fft_block.w_fft_in[4]
.sym 49094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 49100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 49104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 49107 fft_block.w_fft_in[15]
.sym 49108 w_fft_out[110]
.sym 49111 fft_block.w_fft_in[5]
.sym 49114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 49115 fft_block.reg_stage.w_input_regs[123]
.sym 49122 fft_block.reg_stage.w_input_regs[53]
.sym 49123 w_fft_out[60]
.sym 49124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49129 w_fft_out[52]
.sym 49130 fft_block.reg_stage.w_input_regs[54]
.sym 49144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 49147 fft_block.reg_stage.w_input_regs[62]
.sym 49156 fft_block.w_fft_in[6]
.sym 49160 fft_block.w_fft_in[7]
.sym 49161 fft_block.w_fft_in[5]
.sym 49164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49168 fft_block.w_fft_in[15]
.sym 49177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49178 fft_block.reg_stage.w_input_regs[62]
.sym 49180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 49191 fft_block.w_fft_in[5]
.sym 49195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 49196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49197 fft_block.reg_stage.w_input_regs[62]
.sym 49204 fft_block.w_fft_in[7]
.sym 49209 fft_block.w_fft_in[6]
.sym 49215 fft_block.w_fft_in[15]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 49221 w_fft_out[54]
.sym 49222 w_fft_out[52]
.sym 49223 w_fft_out[63]
.sym 49224 w_fft_out[55]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49226 w_fft_out[62]
.sym 49227 w_fft_out[53]
.sym 49234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 49236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49244 w_fft_out[111]
.sym 49245 w_fft_out[60]
.sym 49246 fft_block.reg_stage.w_input_regs[99]
.sym 49247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49249 w_fft_out[57]
.sym 49250 fft_block.reg_stage.w_c_reg[31]
.sym 49252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 49254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 49255 w_fft_out[59]
.sym 49263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49267 fft_block.reg_stage.w_input_regs[118]
.sym 49268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 49271 fft_block.reg_stage.w_input_regs[54]
.sym 49272 fft_block.reg_stage.w_input_regs[63]
.sym 49275 fft_block.w_fft_in[7]
.sym 49282 fft_block.w_fft_in[15]
.sym 49286 fft_block.w_fft_in[6]
.sym 49290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49295 fft_block.reg_stage.w_input_regs[54]
.sym 49296 fft_block.reg_stage.w_input_regs[118]
.sym 49301 fft_block.reg_stage.w_input_regs[63]
.sym 49302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 49303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49308 fft_block.w_fft_in[6]
.sym 49314 fft_block.w_fft_in[15]
.sym 49321 fft_block.w_fft_in[7]
.sym 49336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 49337 fft_block.reg_stage.w_input_regs[63]
.sym 49339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 49344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 49349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 49353 fft_block.w_fft_in[6]
.sym 49354 w_fft_out[75]
.sym 49355 fft_block.reg_stage.w_c_reg[25]
.sym 49357 fft_block.w_fft_in[1]
.sym 49364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49371 w_fft_out[34]
.sym 49372 w_fft_out[110]
.sym 49375 w_fft_out[98]
.sym 49378 fft_block.w_fft_in[4]
.sym 49403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49406 fft_block.reg_stage.w_input_regs[99]
.sym 49411 fft_block.reg_stage.w_input_regs[35]
.sym 49453 fft_block.reg_stage.w_input_regs[99]
.sym 49455 fft_block.reg_stage.w_input_regs[35]
.sym 49456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49463 fft_block.start_calc_$glb_ce
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49467 w_fft_out[100]
.sym 49472 w_fft_out[99]
.sym 49482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 49483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 49486 fft_block.w_fft_in[1]
.sym 49487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49493 w_fft_out[48]
.sym 49495 w_fft_out[99]
.sym 49498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 49507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 49509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 49511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 49517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 49522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 49523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 49524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 49526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 49529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 49531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 49532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 49548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 49553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 49555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 49560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 49565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 49566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 49570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 49571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 49572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 49578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49593 w_fft_out[96]
.sym 49599 fft_block.w_fft_in[7]
.sym 49607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 49609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 49612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 49613 w_fft_out[98]
.sym 49614 w_fft_out[107]
.sym 49617 w_fft_out[52]
.sym 49618 w_fft_out[108]
.sym 49620 w_fft_out[60]
.sym 49621 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 49622 w_fft_out[37]
.sym 49623 w_fft_out[101]
.sym 49624 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 49630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 49632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 49635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 49637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 49640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 49641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 49645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 49663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 49664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 49678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 49682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 49683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 49684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 49689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 49690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 49694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 49700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 49702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 49706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 49707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 49708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 49709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3]
.sym 49714 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]
.sym 49715 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]
.sym 49716 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[3]
.sym 49717 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]
.sym 49718 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 49719 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2]
.sym 49729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49736 w_fft_out[50]
.sym 49737 w_fft_out[57]
.sym 49738 w_fft_out[60]
.sym 49739 w_fft_out[102]
.sym 49741 w_fft_out[111]
.sym 49742 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 49743 w_fft_out[59]
.sym 49746 fft_block.w_fft_in[0]
.sym 49753 fft_block.sel_in
.sym 49754 w_fft_out[101]
.sym 49755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49756 w_fft_out[91]
.sym 49757 w_fft_out[107]
.sym 49758 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 49760 w_fft_out[121]
.sym 49761 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[1]
.sym 49764 w_fft_out[123]
.sym 49765 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[0]
.sym 49766 fft_block.counter_N[2]
.sym 49767 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 49768 w_fft_out[89]
.sym 49769 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 49771 fft_block.counter_N[1]
.sym 49773 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 49774 fft_block.counter_N[0]
.sym 49775 w_fft_out[73]
.sym 49776 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 49777 w_fft_out[75]
.sym 49779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 49781 fft_block.counter_N[2]
.sym 49782 w_fft_out[37]
.sym 49784 w_fft_out[105]
.sym 49786 w_fft_out[37]
.sym 49787 w_fft_out[101]
.sym 49789 fft_block.counter_N[2]
.sym 49792 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[1]
.sym 49793 fft_block.sel_in
.sym 49794 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[0]
.sym 49795 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 49798 w_fft_out[107]
.sym 49799 fft_block.counter_N[0]
.sym 49800 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 49801 w_fft_out[75]
.sym 49805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 49806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 49810 w_fft_out[123]
.sym 49811 w_fft_out[91]
.sym 49812 fft_block.counter_N[1]
.sym 49813 fft_block.counter_N[0]
.sym 49816 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 49817 w_fft_out[105]
.sym 49818 fft_block.counter_N[0]
.sym 49819 w_fft_out[73]
.sym 49822 fft_block.sel_in
.sym 49823 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 49824 fft_block.counter_N[2]
.sym 49825 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 49828 fft_block.counter_N[0]
.sym 49829 fft_block.counter_N[1]
.sym 49830 w_fft_out[121]
.sym 49831 w_fft_out[89]
.sym 49832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[3]
.sym 49836 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49837 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 49838 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 49839 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 49840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[3]
.sym 49841 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 49842 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]
.sym 49847 fft_block.sel_in
.sym 49849 w_fft_out[104]
.sym 49850 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 49852 w_fft_out[123]
.sym 49853 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 49854 fft_block.counter_N[2]
.sym 49855 w_fft_out[80]
.sym 49856 w_fft_out[121]
.sym 49857 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[1]
.sym 49860 w_fft_out[110]
.sym 49862 w_fft_out[19]
.sym 49863 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[3]
.sym 49864 w_fft_out[127]
.sym 49865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 49867 w_fft_out[98]
.sym 49868 w_fft_out[34]
.sym 49869 fft_block.counter_N[1]
.sym 49870 fft_block.w_fft_in[4]
.sym 49876 w_fft_out[120]
.sym 49877 w_fft_out[104]
.sym 49878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49879 w_fft_out[80]
.sym 49881 w_fft_out[41]
.sym 49882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 49884 w_fft_out[88]
.sym 49885 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 49887 w_fft_out[16]
.sym 49888 w_fft_out[108]
.sym 49889 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[1]
.sym 49890 w_fft_out[72]
.sym 49891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 49892 fft_block.counter_N[0]
.sym 49893 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49894 fft_block.counter_N[2]
.sym 49897 w_fft_out[57]
.sym 49898 w_fft_out[76]
.sym 49899 fft_block.counter_N[1]
.sym 49900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 49902 w_fft_out[9]
.sym 49903 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 49904 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[0]
.sym 49905 w_fft_out[25]
.sym 49906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 49909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 49910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 49911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 49912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 49915 fft_block.counter_N[1]
.sym 49916 w_fft_out[120]
.sym 49917 w_fft_out[88]
.sym 49918 fft_block.counter_N[0]
.sym 49921 w_fft_out[76]
.sym 49922 w_fft_out[108]
.sym 49923 fft_block.counter_N[0]
.sym 49924 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49927 w_fft_out[57]
.sym 49928 fft_block.counter_N[0]
.sym 49929 fft_block.counter_N[1]
.sym 49930 w_fft_out[25]
.sym 49933 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[1]
.sym 49934 fft_block.counter_N[1]
.sym 49935 fft_block.counter_N[0]
.sym 49936 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[0]
.sym 49939 w_fft_out[80]
.sym 49940 w_fft_out[16]
.sym 49942 fft_block.counter_N[2]
.sym 49945 fft_block.counter_N[0]
.sym 49946 w_fft_out[41]
.sym 49947 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 49948 w_fft_out[9]
.sym 49951 w_fft_out[72]
.sym 49952 fft_block.counter_N[0]
.sym 49953 w_fft_out[104]
.sym 49954 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 49955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[2]
.sym 49959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 49960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 49961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 49962 spi_out.send_data[3]
.sym 49963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 49964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 49965 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[2]
.sym 49966 w_fft_out[120]
.sym 49970 w_fft_out[97]
.sym 49974 w_fft_out[122]
.sym 49978 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 49979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 49981 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 49982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 49985 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[2]
.sym 49986 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]
.sym 49987 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3]
.sym 49990 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[0]
.sym 49992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 49999 w_fft_out[28]
.sym 50000 w_fft_out[43]
.sym 50001 w_fft_out[105]
.sym 50002 w_fft_out[72]
.sym 50003 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 50004 fft_block.counter_N[0]
.sym 50005 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[2]
.sym 50006 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[3]
.sym 50007 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50008 w_fft_out[16]
.sym 50009 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 50010 w_fft_out[60]
.sym 50011 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50013 w_fft_out[27]
.sym 50014 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50015 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 50016 w_fft_out[25]
.sym 50018 w_fft_out[76]
.sym 50019 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50022 fft_block.sel_in
.sym 50023 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50024 w_fft_out[83]
.sym 50027 w_fft_out[75]
.sym 50028 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50029 fft_block.counter_N[1]
.sym 50032 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 50033 fft_block.sel_in
.sym 50034 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 50035 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 50038 w_fft_out[76]
.sym 50039 w_fft_out[28]
.sym 50040 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50041 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50044 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[2]
.sym 50045 w_fft_out[75]
.sym 50046 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50047 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[3]
.sym 50051 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50052 w_fft_out[27]
.sym 50056 w_fft_out[60]
.sym 50057 fft_block.counter_N[1]
.sym 50058 w_fft_out[28]
.sym 50059 fft_block.counter_N[0]
.sym 50062 w_fft_out[25]
.sym 50063 w_fft_out[105]
.sym 50064 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50065 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50068 w_fft_out[16]
.sym 50069 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50070 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50071 w_fft_out[72]
.sym 50074 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50075 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50076 w_fft_out[43]
.sym 50077 w_fft_out[83]
.sym 50081 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[2]
.sym 50082 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[0]
.sym 50083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 50084 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[0]
.sym 50085 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.sym 50086 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 50087 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 50088 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[3]
.sym 50093 w_fft_out[41]
.sym 50094 w_fft_out[89]
.sym 50095 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50097 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 50099 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50100 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 50103 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50104 w_fft_out[16]
.sym 50105 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50106 spi_out.addr[0]
.sym 50107 spi_out.addr[3]
.sym 50108 w_fft_out[101]
.sym 50109 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50110 spi_out.addr[1]
.sym 50111 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50112 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50113 w_fft_out[98]
.sym 50114 w_fft_out[4]
.sym 50115 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50116 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50123 fft_block.counter_N[0]
.sym 50124 fft_block.sel_in
.sym 50125 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 50126 fft_block.counter_N[1]
.sym 50127 fft_block.counter_N[2]
.sym 50128 w_fft_out[106]
.sym 50129 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50131 w_fft_out[83]
.sym 50133 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 50135 fft_block.counter_N[2]
.sym 50136 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 50137 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 50138 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50139 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 50140 w_fft_out[45]
.sym 50142 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 50143 w_fft_out[109]
.sym 50144 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 50146 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 50147 w_fft_out[3]
.sym 50149 w_fft_out[29]
.sym 50151 w_fft_out[19]
.sym 50152 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50153 w_fft_out[67]
.sym 50155 fft_block.sel_in
.sym 50156 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 50157 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 50158 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 50162 w_fft_out[83]
.sym 50163 fft_block.counter_N[2]
.sym 50164 w_fft_out[19]
.sym 50167 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 50168 fft_block.counter_N[0]
.sym 50169 fft_block.counter_N[1]
.sym 50170 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 50173 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 50174 w_fft_out[45]
.sym 50175 w_fft_out[109]
.sym 50176 fft_block.counter_N[2]
.sym 50179 w_fft_out[106]
.sym 50180 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50181 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 50182 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50185 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50186 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50187 w_fft_out[109]
.sym 50188 w_fft_out[29]
.sym 50191 w_fft_out[3]
.sym 50193 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 50197 fft_block.counter_N[2]
.sym 50198 w_fft_out[67]
.sym 50200 w_fft_out[3]
.sym 50204 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 50205 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[2]
.sym 50206 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3]
.sym 50207 spi_out.send_data[2]
.sym 50208 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 50209 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 50210 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 50211 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50216 w_fft_out[11]
.sym 50217 fft_block.counter_N[0]
.sym 50219 fft_block.counter_N[2]
.sym 50220 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 50222 w_fft_out[73]
.sym 50223 fft_block.counter_N[2]
.sym 50225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50229 w_fft_out[111]
.sym 50230 w_fft_out[71]
.sym 50231 w_fft_out[102]
.sym 50233 w_fft_out[66]
.sym 50234 w_fft_out[111]
.sym 50236 w_fft_out[74]
.sym 50238 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50247 addr_count[1]
.sym 50249 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 50250 addr_count[0]
.sym 50251 w_fft_out[77]
.sym 50252 fft_block.sel_in
.sym 50254 w_fft_out[21]
.sym 50255 fft_block.counter_N[0]
.sym 50256 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50257 w_fft_out[13]
.sym 50258 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 50259 fft_block.counter_N[1]
.sym 50262 w_fft_out[45]
.sym 50263 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 50264 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50265 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50266 w_fft_out[0]
.sym 50267 w_fft_out[85]
.sym 50268 w_fft_out[93]
.sym 50269 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50270 addr_count[2]
.sym 50271 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]
.sym 50273 fft_block.counter_N[2]
.sym 50274 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.sym 50275 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50276 w_fft_out[64]
.sym 50278 addr_count[1]
.sym 50279 addr_count[0]
.sym 50280 addr_count[2]
.sym 50281 fft_block.sel_in
.sym 50284 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]
.sym 50285 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50286 w_fft_out[93]
.sym 50287 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.sym 50290 w_fft_out[85]
.sym 50291 w_fft_out[13]
.sym 50292 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 50293 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50297 w_fft_out[85]
.sym 50298 fft_block.counter_N[2]
.sym 50299 w_fft_out[21]
.sym 50302 w_fft_out[64]
.sym 50303 w_fft_out[0]
.sym 50305 fft_block.counter_N[2]
.sym 50308 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50309 w_fft_out[77]
.sym 50314 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50315 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50316 w_fft_out[21]
.sym 50317 w_fft_out[45]
.sym 50320 fft_block.counter_N[1]
.sym 50321 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 50322 fft_block.counter_N[0]
.sym 50323 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 50327 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 50328 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 50329 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 50330 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50331 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 50332 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 50333 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 50334 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]
.sym 50340 spi_out.addr[2]
.sym 50341 fft_block.counter_N[0]
.sym 50342 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50343 $PACKER_VCC_NET
.sym 50344 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 50346 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 50348 fft_block.sel_in
.sym 50349 fft_block.w_fft_in[2]
.sym 50351 w_fft_out[6]
.sym 50352 w_fft_out[127]
.sym 50353 w_fft_out[8]
.sym 50355 w_fft_out[84]
.sym 50356 w_fft_out[127]
.sym 50357 w_fft_out[82]
.sym 50360 w_fft_out[110]
.sym 50361 fft_block.counter_N[1]
.sym 50362 w_fft_out[64]
.sym 50368 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 50369 w_fft_out[47]
.sym 50370 w_fft_out[79]
.sym 50372 addr_count[2]
.sym 50373 w_fft_out[46]
.sym 50374 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0]
.sym 50375 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 50376 fft_block.sel_in
.sym 50377 w_fft_out[47]
.sym 50378 addr_count[1]
.sym 50379 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1]
.sym 50381 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50383 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 50384 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 50385 w_fft_out[15]
.sym 50386 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 50387 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50388 addr_count[0]
.sym 50392 fft_block.counter_N[0]
.sym 50393 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 50395 w_fft_out[110]
.sym 50396 fft_block.counter_N[1]
.sym 50398 fft_block.counter_N[2]
.sym 50399 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 50401 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0]
.sym 50402 fft_block.counter_N[0]
.sym 50403 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1]
.sym 50404 fft_block.counter_N[1]
.sym 50407 fft_block.sel_in
.sym 50408 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 50409 fft_block.counter_N[2]
.sym 50410 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 50413 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 50414 w_fft_out[15]
.sym 50415 w_fft_out[47]
.sym 50416 fft_block.counter_N[0]
.sym 50419 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 50420 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 50421 fft_block.sel_in
.sym 50422 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 50425 w_fft_out[110]
.sym 50426 w_fft_out[46]
.sym 50427 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 50428 fft_block.counter_N[2]
.sym 50433 w_fft_out[46]
.sym 50434 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50437 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 50438 w_fft_out[47]
.sym 50439 w_fft_out[79]
.sym 50440 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 50443 addr_count[1]
.sym 50444 addr_count[2]
.sym 50446 addr_count[0]
.sym 50450 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 50451 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 50452 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 50453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 50454 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 50455 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 50456 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 50457 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 50463 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 50464 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 50465 w_fft_out[69]
.sym 50466 addr_count[1]
.sym 50467 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50468 w_fft_out[14]
.sym 50469 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 50471 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 50472 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 50473 fft_block.w_fft_in[1]
.sym 50479 w_fft_out[38]
.sym 50480 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 50482 w_fft_out[38]
.sym 50483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 50493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 50494 fft_block.counter_N[2]
.sym 50495 w_fft_out[5]
.sym 50496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 50498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 50499 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 50501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 50502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 50503 w_fft_out[94]
.sym 50504 w_fft_out[79]
.sym 50505 fft_block.counter_N[0]
.sym 50506 w_fft_out[111]
.sym 50508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 50512 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 50513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 50515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 50518 w_fft_out[69]
.sym 50525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 50526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 50536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 50537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 50542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 50543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 50544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 50545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 50548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 50549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 50551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50554 w_fft_out[94]
.sym 50556 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50560 w_fft_out[69]
.sym 50562 w_fft_out[5]
.sym 50563 fft_block.counter_N[2]
.sym 50566 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 50567 w_fft_out[111]
.sym 50568 fft_block.counter_N[0]
.sym 50569 w_fft_out[79]
.sym 50570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50573 w_fft_out[68]
.sym 50574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50575 w_fft_out[65]
.sym 50576 w_fft_out[67]
.sym 50577 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 50578 w_fft_out[64]
.sym 50579 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 50580 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50585 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 50586 addr_count[2]
.sym 50589 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 50590 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 50593 fft_block.counter_N[2]
.sym 50595 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 50596 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 50599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50601 w_fft_out[70]
.sym 50604 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 50607 w_fft_out[22]
.sym 50614 addr_count[0]
.sym 50615 fft_block.reg_stage.w_input_regs[7]
.sym 50616 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[1]
.sym 50618 addr_count[0]
.sym 50619 fft_block.sel_in
.sym 50622 addr_count[2]
.sym 50623 addr_count[1]
.sym 50624 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[0]
.sym 50627 fft_block.reg_stage.w_input_regs[6]
.sym 50628 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 50630 fft_block.reg_stage.w_input_regs[70]
.sym 50634 fft_block.reg_stage.w_input_regs[71]
.sym 50635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50636 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 50643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50648 fft_block.reg_stage.w_input_regs[7]
.sym 50649 fft_block.reg_stage.w_input_regs[71]
.sym 50653 fft_block.sel_in
.sym 50655 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 50656 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 50659 addr_count[0]
.sym 50661 addr_count[1]
.sym 50662 addr_count[2]
.sym 50665 fft_block.sel_in
.sym 50667 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[0]
.sym 50668 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[1]
.sym 50671 fft_block.reg_stage.w_input_regs[70]
.sym 50673 fft_block.reg_stage.w_input_regs[6]
.sym 50674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50678 fft_block.reg_stage.w_input_regs[6]
.sym 50679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50680 fft_block.reg_stage.w_input_regs[70]
.sym 50683 addr_count[0]
.sym 50684 addr_count[2]
.sym 50685 addr_count[1]
.sym 50689 fft_block.reg_stage.w_input_regs[7]
.sym 50690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50692 fft_block.reg_stage.w_input_regs[71]
.sym 50693 fft_block.start_calc_$glb_ce
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50698 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 50699 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50702 w_fft_out[86]
.sym 50703 w_fft_out[87]
.sym 50704 addr_count[0]
.sym 50708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 50709 fft_block.counter_N[2]
.sym 50711 fft_block.counter_N[1]
.sym 50713 fft_block.counter_N[0]
.sym 50714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 50715 fft_block.reg_stage.w_input_regs[6]
.sym 50718 addr_count[2]
.sym 50719 fft_block.reg_stage.w_input_regs[7]
.sym 50721 w_fft_out[71]
.sym 50722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 50727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 50730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 50731 w_fft_out[7]
.sym 50739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 50743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 50746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 50763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 50776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 50777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 50796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 50812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 50816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 50817 CLK$SB_IO_IN_$glb_clk
.sym 50833 fft_block.counter_N[0]
.sym 50836 fft_block.sel_in
.sym 50837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50841 fft_block.counter_N[2]
.sym 50842 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 50861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 50864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 50868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 50875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 50878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 50890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 50893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 50894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 50895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 50901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 50905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 50907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 50908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 50914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 50929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 50931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 50939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50940 CLK$SB_IO_IN_$glb_clk
.sym 50949 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 50958 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 50973 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 50986 count[3]
.sym 50992 count[1]
.sym 50995 count[4]
.sym 50996 count[5]
.sym 50998 count[0]
.sym 51052 count[1]
.sym 51053 count[4]
.sym 51054 count[5]
.sym 51055 count[3]
.sym 51061 count[0]
.sym 51063 CLK$SB_IO_IN_$glb_clk
.sym 51080 fft_block.state_SB_DFFESR_Q_E
.sym 51109 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51114 count[8]
.sym 51115 count[9]
.sym 51116 count[10]
.sym 51117 count[11]
.sym 51118 count[12]
.sym 51119 count[13]
.sym 51121 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51128 count[6]
.sym 51129 count[7]
.sym 51135 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51136 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51145 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51146 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51147 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51148 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51157 count[7]
.sym 51158 count[9]
.sym 51159 count[8]
.sym 51160 count[6]
.sym 51181 count[12]
.sym 51182 count[13]
.sym 51183 count[10]
.sym 51184 count[11]
.sym 52365 CLK$SB_IO_IN
.sym 52397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 52399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 52400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 52402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 52440 fft_block.reg_stage.w_c_reg[25]
.sym 52444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52450 fft_block.reg_stage.w_cms_reg[34]
.sym 52453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 52460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52466 fft_block.reg_stage.w_cps_reg[27]
.sym 52470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52472 fft_block.reg_stage.w_cms_reg[34]
.sym 52473 fft_block.reg_stage.w_c_reg[25]
.sym 52489 fft_block.reg_stage.w_cms_reg[34]
.sym 52490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52494 fft_block.reg_stage.w_cps_reg[27]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 52497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 52533 w_fft_out[50]
.sym 52538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 52540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 52572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52577 $PACKER_VCC_NET
.sym 52578 $PACKER_VCC_NET
.sym 52579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52583 fft_block.reg_stage.w_c_reg[25]
.sym 52585 fft_block.reg_stage.w_cps_reg[31]
.sym 52587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52600 fft_block.reg_stage.w_cps_reg[31]
.sym 52601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 52606 fft_block.reg_stage.w_cps_reg[35]
.sym 52607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 52608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52609 fft_block.reg_stage.w_c_reg[25]
.sym 52610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52612 fft_block.reg_stage.w_cps_reg[27]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 52616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 52619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 52622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 52634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52635 fft_block.reg_stage.w_cps_reg[35]
.sym 52636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52641 fft_block.reg_stage.w_cps_reg[27]
.sym 52642 fft_block.reg_stage.w_c_reg[25]
.sym 52645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 52646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 52651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 52659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 52664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52676 fft_block.reg_stage.w_cps_reg[31]
.sym 52677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52678 fft_block.reg_stage.w_c_reg[25]
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52694 fft_block.reg_stage.w_cps_reg[31]
.sym 52699 fft_block.reg_stage.w_cps_reg[34]
.sym 52700 fft_block.reg_stage.w_cps_reg[27]
.sym 52705 fft_block.reg_stage.w_c_reg[25]
.sym 52709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 52715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 52725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 52726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52727 fft_block.reg_stage.w_input_regs[51]
.sym 52728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 52730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52735 fft_block.reg_stage.w_input_regs[51]
.sym 52738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52743 $PACKER_VCC_NET
.sym 52744 $PACKER_VCC_NET
.sym 52747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 52749 fft_block.reg_stage.w_input_regs[50]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 52751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 52752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52755 $nextpnr_ICESTORM_LC_40$O
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52761 $nextpnr_ICESTORM_LC_41$I3
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52764 $PACKER_VCC_NET
.sym 52767 $nextpnr_ICESTORM_LC_41$COUT
.sym 52770 $PACKER_VCC_NET
.sym 52771 $nextpnr_ICESTORM_LC_41$I3
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 52776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52777 $nextpnr_ICESTORM_LC_41$COUT
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52786 fft_block.reg_stage.w_input_regs[51]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52788 fft_block.reg_stage.w_input_regs[50]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 52798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52800 fft_block.reg_stage.w_input_regs[50]
.sym 52801 fft_block.reg_stage.w_input_regs[51]
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 52818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 52822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52823 fft_block.reg_stage.w_input_regs[51]
.sym 52826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 52829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 52837 w_fft_out[49]
.sym 52840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52848 fft_block.reg_stage.w_input_regs[50]
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 52852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52856 fft_block.reg_stage.w_input_regs[50]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 52864 fft_block.reg_stage.w_input_regs[114]
.sym 52865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 52868 fft_block.reg_stage.w_input_regs[115]
.sym 52869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52871 fft_block.reg_stage.w_input_regs[51]
.sym 52872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 52875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52879 fft_block.reg_stage.w_input_regs[114]
.sym 52880 fft_block.reg_stage.w_input_regs[50]
.sym 52881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52886 fft_block.reg_stage.w_input_regs[115]
.sym 52887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52888 fft_block.reg_stage.w_input_regs[51]
.sym 52891 fft_block.reg_stage.w_input_regs[51]
.sym 52893 fft_block.reg_stage.w_input_regs[115]
.sym 52894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 52904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 52910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 52918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 52921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 52922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52924 fft_block.reg_stage.w_input_regs[50]
.sym 52925 fft_block.start_calc_$glb_ce
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 52930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52938 w_fft_out[51]
.sym 52939 w_fft_out[99]
.sym 52943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 52951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 52952 fft_block.reg_stage.w_input_regs[62]
.sym 52953 w_fft_out[58]
.sym 52954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52956 w_fft_out[57]
.sym 52958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 52960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 52961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 52963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 52971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 52976 fft_block.reg_stage.w_input_regs[116]
.sym 52977 fft_block.reg_stage.w_input_regs[113]
.sym 52979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52980 fft_block.reg_stage.w_input_regs[49]
.sym 52982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 52984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 52988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 52989 fft_block.reg_stage.w_input_regs[55]
.sym 52991 fft_block.reg_stage.w_input_regs[58]
.sym 52992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 52994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52995 fft_block.reg_stage.w_input_regs[122]
.sym 52999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53000 fft_block.reg_stage.w_input_regs[52]
.sym 53002 fft_block.reg_stage.w_input_regs[55]
.sym 53004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 53008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 53009 fft_block.reg_stage.w_input_regs[55]
.sym 53011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53014 fft_block.reg_stage.w_input_regs[52]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53017 fft_block.reg_stage.w_input_regs[116]
.sym 53021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53022 fft_block.reg_stage.w_input_regs[116]
.sym 53023 fft_block.reg_stage.w_input_regs[52]
.sym 53026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 53032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 53033 fft_block.reg_stage.w_input_regs[52]
.sym 53035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 53038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53040 fft_block.reg_stage.w_input_regs[58]
.sym 53041 fft_block.reg_stage.w_input_regs[122]
.sym 53045 fft_block.reg_stage.w_input_regs[49]
.sym 53046 fft_block.reg_stage.w_input_regs[113]
.sym 53047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53048 fft_block.start_calc_$glb_ce
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53061 w_fft_out[54]
.sym 53063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 53066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 53076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 53077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 53080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53083 w_fft_out[61]
.sym 53084 fft_block.w_fft_in[2]
.sym 53086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53096 fft_block.reg_stage.w_input_regs[61]
.sym 53100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 53101 fft_block.reg_stage.w_input_regs[123]
.sym 53102 fft_block.reg_stage.w_input_regs[53]
.sym 53103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 53105 fft_block.reg_stage.w_input_regs[59]
.sym 53110 fft_block.reg_stage.w_input_regs[126]
.sym 53111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53112 fft_block.reg_stage.w_input_regs[62]
.sym 53113 fft_block.reg_stage.w_input_regs[54]
.sym 53115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53120 fft_block.reg_stage.w_input_regs[125]
.sym 53122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53125 fft_block.reg_stage.w_input_regs[62]
.sym 53127 fft_block.reg_stage.w_input_regs[126]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 53133 fft_block.reg_stage.w_input_regs[54]
.sym 53134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 53138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53139 fft_block.reg_stage.w_input_regs[61]
.sym 53140 fft_block.reg_stage.w_input_regs[125]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53144 fft_block.reg_stage.w_input_regs[61]
.sym 53145 fft_block.reg_stage.w_input_regs[125]
.sym 53150 fft_block.reg_stage.w_input_regs[53]
.sym 53152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53156 fft_block.reg_stage.w_input_regs[62]
.sym 53158 fft_block.reg_stage.w_input_regs[126]
.sym 53161 fft_block.reg_stage.w_input_regs[59]
.sym 53163 fft_block.reg_stage.w_input_regs[123]
.sym 53164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 53169 fft_block.reg_stage.w_input_regs[54]
.sym 53170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 53171 fft_block.start_calc_$glb_ce
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53194 w_fft_out[60]
.sym 53195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 53199 w_fft_out[62]
.sym 53202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 53205 fft_block.w_fft_in[4]
.sym 53207 w_fft_out[58]
.sym 53208 fft_block.w_fft_in[2]
.sym 53209 w_fft_out[63]
.sym 53220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53247 $nextpnr_ICESTORM_LC_66$O
.sym 53250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 53302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 53307 w_fft_out[63]
.sym 53308 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 53309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53322 w_fft_out[49]
.sym 53323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53324 w_fft_out[36]
.sym 53325 w_fft_out[49]
.sym 53327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53331 w_fft_out[54]
.sym 53332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53343 fft_block.reg_stage.w_input_regs[53]
.sym 53348 fft_block.reg_stage.w_input_regs[54]
.sym 53349 fft_block.reg_stage.w_input_regs[63]
.sym 53350 fft_block.reg_stage.w_input_regs[55]
.sym 53351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53359 fft_block.reg_stage.w_input_regs[119]
.sym 53361 fft_block.reg_stage.w_input_regs[127]
.sym 53365 fft_block.reg_stage.w_input_regs[117]
.sym 53368 fft_block.reg_stage.w_input_regs[118]
.sym 53373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53377 fft_block.reg_stage.w_input_regs[55]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53379 fft_block.reg_stage.w_input_regs[119]
.sym 53384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53385 fft_block.reg_stage.w_input_regs[117]
.sym 53386 fft_block.reg_stage.w_input_regs[53]
.sym 53389 fft_block.reg_stage.w_input_regs[127]
.sym 53390 fft_block.reg_stage.w_input_regs[63]
.sym 53392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53396 fft_block.reg_stage.w_input_regs[55]
.sym 53397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53398 fft_block.reg_stage.w_input_regs[119]
.sym 53401 fft_block.reg_stage.w_input_regs[53]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53404 fft_block.reg_stage.w_input_regs[117]
.sym 53407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53409 fft_block.reg_stage.w_input_regs[63]
.sym 53410 fft_block.reg_stage.w_input_regs[127]
.sym 53413 fft_block.reg_stage.w_input_regs[118]
.sym 53415 fft_block.reg_stage.w_input_regs[54]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53417 fft_block.start_calc_$glb_ce
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 53434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 53435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53445 w_fft_out[52]
.sym 53446 w_fft_out[58]
.sym 53447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 53448 w_fft_out[57]
.sym 53449 w_fft_out[55]
.sym 53452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 53453 fft_block.w_fft_in[4]
.sym 53454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53471 fft_block.reg_stage.w_c_reg[31]
.sym 53475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53477 fft_block.reg_stage.w_c_reg[24]
.sym 53478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53490 fft_block.reg_stage.w_c_reg[27]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53495 fft_block.reg_stage.w_c_reg[31]
.sym 53496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53503 fft_block.reg_stage.w_c_reg[27]
.sym 53506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53508 fft_block.reg_stage.w_c_reg[27]
.sym 53509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53525 fft_block.reg_stage.w_c_reg[24]
.sym 53526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53530 fft_block.reg_stage.w_c_reg[27]
.sym 53531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 53533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 53549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 53550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 53554 w_fft_out[65]
.sym 53557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53568 w_fft_out[32]
.sym 53571 w_fft_out[61]
.sym 53572 w_fft_out[53]
.sym 53575 w_fft_out[40]
.sym 53576 fft_block.w_fft_in[2]
.sym 53578 w_fft_out[35]
.sym 53585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 53588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 53590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 53624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 53653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 53654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 53663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 53679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 53687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53690 w_fft_out[63]
.sym 53691 w_fft_out[62]
.sym 53693 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 53695 w_fft_out[33]
.sym 53696 w_fft_out[37]
.sym 53697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 53698 w_fft_out[33]
.sym 53699 fft_block.w_fft_in[2]
.sym 53700 w_fft_out[58]
.sym 53701 w_fft_out[9]
.sym 53720 w_fft_out[96]
.sym 53764 w_fft_out[96]
.sym 53789 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[1]
.sym 53790 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[0]
.sym 53791 w_fft_out[112]
.sym 53792 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[3]
.sym 53794 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[2]
.sym 53795 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 53796 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[1]
.sym 53801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 53807 w_fft_out[127]
.sym 53810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53813 w_fft_out[49]
.sym 53816 w_fft_out[54]
.sym 53817 w_fft_out[36]
.sym 53820 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 53821 w_fft_out[115]
.sym 53822 w_fft_out[49]
.sym 53823 w_fft_out[44]
.sym 53832 w_fft_out[48]
.sym 53833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53834 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 53836 w_fft_out[123]
.sym 53837 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 53838 fft_block.counter_N[2]
.sym 53839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 53841 w_fft_out[60]
.sym 53842 w_fft_out[99]
.sym 53843 w_fft_out[107]
.sym 53844 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 53845 w_fft_out[104]
.sym 53847 w_fft_out[40]
.sym 53848 w_fft_out[35]
.sym 53849 w_fft_out[44]
.sym 53850 w_fft_out[56]
.sym 53853 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 53854 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3]
.sym 53855 w_fft_out[51]
.sym 53859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]
.sym 53860 w_fft_out[91]
.sym 53863 w_fft_out[123]
.sym 53864 w_fft_out[91]
.sym 53865 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 53866 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53875 w_fft_out[60]
.sym 53876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 53877 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 53878 w_fft_out[44]
.sym 53881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 53882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 53883 w_fft_out[40]
.sym 53884 w_fft_out[48]
.sym 53887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]
.sym 53888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 53889 w_fft_out[51]
.sym 53890 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3]
.sym 53893 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 53896 w_fft_out[107]
.sym 53900 fft_block.counter_N[2]
.sym 53901 w_fft_out[35]
.sym 53902 w_fft_out[99]
.sym 53905 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 53906 w_fft_out[104]
.sym 53907 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 53908 w_fft_out[56]
.sym 53912 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 53913 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[1]
.sym 53914 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[1]
.sym 53915 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 53916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 53917 spi_out.send_data[0]
.sym 53918 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 53919 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2]
.sym 53924 w_fft_out[88]
.sym 53927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53928 w_fft_out[48]
.sym 53933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53936 w_fft_out[57]
.sym 53937 fft_block.w_fft_in[4]
.sym 53938 w_fft_out[52]
.sym 53939 w_fft_out[96]
.sym 53940 w_fft_out[26]
.sym 53941 w_fft_out[55]
.sym 53942 w_fft_out[67]
.sym 53943 w_fft_out[58]
.sym 53944 fft_block.counter_N[2]
.sym 53945 w_fft_out[2]
.sym 53946 fft_block.counter_N[0]
.sym 53953 fft_block.counter_N[0]
.sym 53955 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 53956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 53957 w_fft_out[108]
.sym 53958 w_fft_out[52]
.sym 53960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2]
.sym 53961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[3]
.sym 53962 w_fft_out[36]
.sym 53963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]
.sym 53964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]
.sym 53965 w_fft_out[33]
.sym 53966 w_fft_out[124]
.sym 53967 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 53968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]
.sym 53969 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 53970 fft_block.counter_N[2]
.sym 53971 w_fft_out[9]
.sym 53972 fft_block.counter_N[1]
.sym 53973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 53974 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 53975 w_fft_out[51]
.sym 53977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]
.sym 53978 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3]
.sym 53980 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 53981 w_fft_out[115]
.sym 53983 w_fft_out[92]
.sym 53984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[2]
.sym 53986 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 53987 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 53988 w_fft_out[36]
.sym 53989 w_fft_out[92]
.sym 53992 fft_block.counter_N[1]
.sym 53993 fft_block.counter_N[0]
.sym 53994 w_fft_out[92]
.sym 53995 w_fft_out[124]
.sym 53998 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]
.sym 53999 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]
.sym 54000 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[2]
.sym 54001 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[3]
.sym 54004 w_fft_out[115]
.sym 54006 fft_block.counter_N[2]
.sym 54007 w_fft_out[51]
.sym 54010 fft_block.counter_N[0]
.sym 54011 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 54012 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 54013 fft_block.counter_N[1]
.sym 54016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54017 w_fft_out[9]
.sym 54018 w_fft_out[33]
.sym 54019 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54022 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]
.sym 54023 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]
.sym 54024 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3]
.sym 54025 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2]
.sym 54028 w_fft_out[52]
.sym 54029 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 54030 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54031 w_fft_out[108]
.sym 54035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[2]
.sym 54036 spi_out.send_data[4]
.sym 54037 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[3]
.sym 54038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[0]
.sym 54039 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 54040 spi_out.send_data[1]
.sym 54041 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 54042 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 54053 w_fft_out[0]
.sym 54054 w_fft_out[124]
.sym 54057 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54060 fft_block.w_fft_in[2]
.sym 54061 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54064 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54065 w_fft_out[53]
.sym 54066 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54067 w_fft_out[90]
.sym 54068 w_fft_out[61]
.sym 54069 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 54070 w_fft_out[35]
.sym 54076 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[3]
.sym 54077 w_fft_out[50]
.sym 54078 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54079 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[0]
.sym 54080 w_fft_out[89]
.sym 54081 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54082 w_fft_out[59]
.sym 54083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54084 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54085 w_fft_out[66]
.sym 54086 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[1]
.sym 54087 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 54088 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54089 w_fft_out[34]
.sym 54090 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 54091 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 54092 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[2]
.sym 54093 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54094 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 54096 w_fft_out[99]
.sym 54097 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 54098 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54099 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54100 w_fft_out[26]
.sym 54101 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54102 w_fft_out[67]
.sym 54103 w_fft_out[58]
.sym 54104 w_fft_out[18]
.sym 54106 w_fft_out[17]
.sym 54107 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54109 w_fft_out[99]
.sym 54110 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 54111 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 54112 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54115 w_fft_out[18]
.sym 54116 w_fft_out[34]
.sym 54117 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54118 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54122 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 54123 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 54124 w_fft_out[26]
.sym 54127 w_fft_out[50]
.sym 54128 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54129 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54130 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54133 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[3]
.sym 54134 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[0]
.sym 54135 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[2]
.sym 54136 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[1]
.sym 54139 w_fft_out[67]
.sym 54140 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54141 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54142 w_fft_out[59]
.sym 54145 w_fft_out[58]
.sym 54146 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54147 w_fft_out[66]
.sym 54148 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54151 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54152 w_fft_out[89]
.sym 54153 w_fft_out[17]
.sym 54154 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.w_fft_in[4]
.sym 54159 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 54160 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[2]
.sym 54161 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 54162 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]
.sym 54163 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 54164 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 54165 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 54172 w_fft_out[113]
.sym 54181 w_fft_out[66]
.sym 54183 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]
.sym 54184 w_fft_out[62]
.sym 54185 w_fft_out[126]
.sym 54186 fft_block.w_fft_in[2]
.sym 54187 w_fft_out[63]
.sym 54188 fft_block.reg_stage.w_index_out[1]
.sym 54189 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54191 fft_block.w_fft_in[4]
.sym 54193 w_fft_out[37]
.sym 54199 fft_block.counter_N[2]
.sym 54200 w_fft_out[98]
.sym 54201 w_fft_out[82]
.sym 54202 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54203 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54204 w_fft_out[11]
.sym 54205 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 54207 w_fft_out[34]
.sym 54208 w_fft_out[73]
.sym 54209 w_fft_out[19]
.sym 54211 fft_block.counter_N[0]
.sym 54212 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54213 fft_block.counter_N[2]
.sym 54214 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[3]
.sym 54215 w_fft_out[2]
.sym 54216 w_fft_out[66]
.sym 54218 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54219 w_fft_out[74]
.sym 54220 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 54221 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54222 w_fft_out[18]
.sym 54224 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[2]
.sym 54226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54227 w_fft_out[65]
.sym 54228 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54229 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 54230 w_fft_out[35]
.sym 54232 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54233 w_fft_out[98]
.sym 54234 fft_block.counter_N[2]
.sym 54235 w_fft_out[34]
.sym 54238 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 54239 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 54240 w_fft_out[65]
.sym 54241 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54244 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54245 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 54246 w_fft_out[74]
.sym 54247 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 54250 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[2]
.sym 54251 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[3]
.sym 54252 w_fft_out[11]
.sym 54253 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54256 w_fft_out[2]
.sym 54257 w_fft_out[18]
.sym 54258 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54259 fft_block.counter_N[2]
.sym 54262 w_fft_out[66]
.sym 54263 fft_block.counter_N[2]
.sym 54264 fft_block.counter_N[0]
.sym 54265 w_fft_out[82]
.sym 54269 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 54270 w_fft_out[73]
.sym 54274 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54275 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54276 w_fft_out[19]
.sym 54277 w_fft_out[35]
.sym 54281 fft_block.w_fft_in[2]
.sym 54282 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 54283 spi_out.send_data[5]
.sym 54284 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 54285 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]
.sym 54286 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 54287 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[1]
.sym 54288 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[0]
.sym 54291 w_fft_out[87]
.sym 54297 w_fft_out[82]
.sym 54300 fft_block.w_fft_in[4]
.sym 54303 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.sym 54307 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 54308 w_fft_out[18]
.sym 54309 w_fft_out[54]
.sym 54313 w_fft_out[95]
.sym 54314 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54322 w_fft_out[20]
.sym 54323 spi_out.addr[1]
.sym 54324 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 54326 w_fft_out[98]
.sym 54327 w_fft_out[4]
.sym 54328 spi_out.addr[3]
.sym 54329 fft_block.counter_N[0]
.sym 54330 w_fft_out[20]
.sym 54331 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54332 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54333 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54334 spi_out.addr[2]
.sym 54335 spi_out.addr[0]
.sym 54336 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54337 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 54338 w_fft_out[84]
.sym 54339 w_fft_out[90]
.sym 54340 w_fft_out[82]
.sym 54342 w_fft_out[68]
.sym 54343 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 54344 w_fft_out[8]
.sym 54347 w_fft_out[12]
.sym 54350 fft_block.counter_N[2]
.sym 54352 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 54353 w_fft_out[64]
.sym 54355 w_fft_out[12]
.sym 54356 w_fft_out[4]
.sym 54357 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54358 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54361 w_fft_out[20]
.sym 54362 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54363 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54364 w_fft_out[68]
.sym 54367 w_fft_out[8]
.sym 54368 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54369 w_fft_out[64]
.sym 54370 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54373 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 54375 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 54376 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 54379 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 54380 fft_block.counter_N[2]
.sym 54381 w_fft_out[20]
.sym 54382 w_fft_out[4]
.sym 54385 spi_out.addr[1]
.sym 54386 w_fft_out[98]
.sym 54387 spi_out.addr[2]
.sym 54388 spi_out.addr[3]
.sym 54391 w_fft_out[82]
.sym 54392 w_fft_out[90]
.sym 54393 spi_out.addr[0]
.sym 54394 spi_out.addr[2]
.sym 54397 fft_block.counter_N[0]
.sym 54398 w_fft_out[68]
.sym 54399 fft_block.counter_N[2]
.sym 54400 w_fft_out[84]
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54404 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 54405 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 54406 spi_out.send_data[6]
.sym 54407 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 54408 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 54409 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 54410 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 54411 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 54416 w_fft_out[20]
.sym 54417 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54419 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 54422 w_fft_out[124]
.sym 54423 fft_block.w_fft_in[2]
.sym 54424 spi_out.send_data[2]
.sym 54428 w_fft_out[68]
.sym 54429 w_fft_out[55]
.sym 54430 w_fft_out[119]
.sym 54431 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 54432 w_fft_out[65]
.sym 54433 fft_block.counter_N[0]
.sym 54434 w_fft_out[67]
.sym 54435 w_fft_out[5]
.sym 54436 fft_block.counter_N[2]
.sym 54438 fft_block.counter_N[0]
.sym 54445 fft_block.counter_N[0]
.sym 54446 w_fft_out[14]
.sym 54447 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54448 spi_out.addr[3]
.sym 54449 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54450 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 54451 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 54452 spi_out.addr[0]
.sym 54453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54454 spi_out.addr[2]
.sym 54455 w_fft_out[101]
.sym 54456 spi_out.addr[1]
.sym 54457 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54458 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 54459 w_fft_out[69]
.sym 54460 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54461 w_fft_out[110]
.sym 54462 w_fft_out[54]
.sym 54465 w_fft_out[38]
.sym 54466 w_fft_out[63]
.sym 54468 w_fft_out[31]
.sym 54469 w_fft_out[127]
.sym 54470 w_fft_out[6]
.sym 54471 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54472 fft_block.counter_N[1]
.sym 54473 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 54476 w_fft_out[15]
.sym 54478 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 54479 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 54480 w_fft_out[6]
.sym 54481 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 54484 w_fft_out[31]
.sym 54485 fft_block.counter_N[0]
.sym 54486 w_fft_out[63]
.sym 54487 fft_block.counter_N[1]
.sym 54490 spi_out.addr[1]
.sym 54491 spi_out.addr[3]
.sym 54492 spi_out.addr[2]
.sym 54493 spi_out.addr[0]
.sym 54496 spi_out.addr[0]
.sym 54497 spi_out.addr[1]
.sym 54498 spi_out.addr[3]
.sym 54499 spi_out.addr[2]
.sym 54502 w_fft_out[38]
.sym 54503 w_fft_out[14]
.sym 54504 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54505 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54508 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 54509 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 54510 w_fft_out[127]
.sym 54511 w_fft_out[15]
.sym 54514 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 54515 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54516 w_fft_out[110]
.sym 54517 w_fft_out[54]
.sym 54520 w_fft_out[69]
.sym 54521 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54522 w_fft_out[101]
.sym 54523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54527 spi_out.send_data[7]
.sym 54528 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 54529 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]
.sym 54530 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 54531 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54532 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]
.sym 54533 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 54534 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 54539 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 54540 spi_out.addr[2]
.sym 54541 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54542 spi_out.addr[1]
.sym 54543 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 54544 spi_out.addr[3]
.sym 54545 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 54547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54548 spi_out.addr[0]
.sym 54549 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 54550 spi_out.send_data[6]
.sym 54552 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54553 w_fft_out[39]
.sym 54555 w_fft_out[78]
.sym 54556 insert_data
.sym 54558 w_fft_out[30]
.sym 54560 spi_out.send_data[7]
.sym 54561 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 54568 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54569 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 54570 w_fft_out[102]
.sym 54571 w_fft_out[71]
.sym 54572 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 54573 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 54574 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 54575 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 54576 w_fft_out[111]
.sym 54577 w_fft_out[127]
.sym 54578 w_fft_out[102]
.sym 54579 fft_block.counter_N[2]
.sym 54580 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 54581 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54582 fft_block.counter_N[1]
.sym 54583 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54584 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 54585 w_fft_out[95]
.sym 54587 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54588 w_fft_out[38]
.sym 54590 w_fft_out[22]
.sym 54592 w_fft_out[70]
.sym 54593 fft_block.counter_N[0]
.sym 54594 w_fft_out[87]
.sym 54595 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 54596 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 54599 w_fft_out[23]
.sym 54601 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 54602 w_fft_out[111]
.sym 54603 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 54604 w_fft_out[87]
.sym 54607 w_fft_out[70]
.sym 54608 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54609 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54610 w_fft_out[22]
.sym 54615 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 54616 w_fft_out[71]
.sym 54619 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 54620 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 54621 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 54622 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 54625 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 54626 w_fft_out[95]
.sym 54627 w_fft_out[23]
.sym 54628 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 54631 w_fft_out[95]
.sym 54632 fft_block.counter_N[0]
.sym 54633 fft_block.counter_N[1]
.sym 54634 w_fft_out[127]
.sym 54637 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 54638 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 54639 w_fft_out[102]
.sym 54640 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 54643 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 54644 w_fft_out[38]
.sym 54645 w_fft_out[102]
.sym 54646 fft_block.counter_N[2]
.sym 54652 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 54653 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[1]
.sym 54654 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 54655 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]
.sym 54656 addr_count[0]
.sym 54657 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 54664 w_fft_out[7]
.sym 54669 w_fft_out[118]
.sym 54675 w_fft_out[86]
.sym 54677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54679 addr_count[0]
.sym 54684 fft_block.reg_stage.w_index_out[1]
.sym 54691 w_fft_out[6]
.sym 54692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 54694 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 54695 fft_block.counter_N[2]
.sym 54696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 54697 fft_block.counter_N[1]
.sym 54698 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 54699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 54700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54702 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 54703 fft_block.counter_N[2]
.sym 54704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 54705 fft_block.counter_N[0]
.sym 54706 w_fft_out[87]
.sym 54707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 54710 w_fft_out[22]
.sym 54711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 54714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 54717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54719 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 54720 w_fft_out[71]
.sym 54722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 54724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 54725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 54726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 54731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 54732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 54737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 54738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 54739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 54742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 54744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 54748 fft_block.counter_N[2]
.sym 54749 w_fft_out[22]
.sym 54750 w_fft_out[6]
.sym 54751 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 54755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 54757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 54760 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 54761 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 54762 fft_block.counter_N[1]
.sym 54763 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 54766 fft_block.counter_N[2]
.sym 54767 w_fft_out[71]
.sym 54768 fft_block.counter_N[0]
.sym 54769 w_fft_out[87]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54773 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 54774 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 54775 insert_data
.sym 54776 fft_block.reg_stage.w_index_out[1]
.sym 54777 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 54778 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 54779 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 54780 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 54785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 54792 w_fft_out[23]
.sym 54793 fft_block.counter_N[1]
.sym 54800 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 54801 fft_block.stage[1]
.sym 54806 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 54819 fft_block.counter_N[2]
.sym 54823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54829 fft_block.counter_N[0]
.sym 54832 w_fft_out[70]
.sym 54833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54834 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 54835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54838 fft_block.stage[1]
.sym 54839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54842 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54843 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 54844 w_fft_out[86]
.sym 54845 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 54846 $nextpnr_ICESTORM_LC_44$O
.sym 54848 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54852 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 54854 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 54859 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 54860 fft_block.stage[1]
.sym 54861 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 54862 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 54865 w_fft_out[86]
.sym 54866 w_fft_out[70]
.sym 54867 fft_block.counter_N[2]
.sym 54868 fft_block.counter_N[0]
.sym 54877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54894 CLK$SB_IO_IN_$glb_clk
.sym 54896 fft_block.stage[1]
.sym 54897 fft_block.stage[0]
.sym 54900 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 54901 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 54902 fft_block.sel_in_SB_DFFE_Q_E
.sym 54903 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 54916 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 54920 insert_data
.sym 54923 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 55019 fft_block.state_SB_DFFESR_Q_R
.sym 55023 fft_block.stage_SB_DFFESR_Q_R
.sym 55024 fft_block.state[1]
.sym 55026 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 55038 fft_block.stage[1]
.sym 55040 fft_block.stage[0]
.sym 55074 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 55075 count[0]
.sym 55080 insert_data
.sym 55135 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 55136 count[0]
.sym 55138 insert_data
.sym 55156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 56474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 56476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 56477 fft_block.start_calc
.sym 56517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 56520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56533 fft_block.reg_stage.w_cps_reg[31]
.sym 56535 $PACKER_VCC_NET
.sym 56537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56539 fft_block.reg_stage.w_c_reg[25]
.sym 56540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 56544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 56546 $nextpnr_ICESTORM_LC_52$O
.sym 56549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56552 $nextpnr_ICESTORM_LC_53$I3
.sym 56555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56558 $nextpnr_ICESTORM_LC_53$COUT
.sym 56560 $PACKER_VCC_NET
.sym 56562 $nextpnr_ICESTORM_LC_53$I3
.sym 56565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56566 fft_block.reg_stage.w_c_reg[25]
.sym 56567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56568 $nextpnr_ICESTORM_LC_53$COUT
.sym 56571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 56573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 56574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 56577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 56578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 56579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56585 fft_block.reg_stage.w_c_reg[25]
.sym 56586 fft_block.reg_stage.w_cps_reg[31]
.sym 56590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 56611 fft_block.reg_stage.w_cps_reg[27]
.sym 56640 fft_block.start_calc
.sym 56641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 56655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 56660 $PACKER_VCC_NET
.sym 56661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 56662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 56664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 56683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56689 fft_block.reg_stage.w_c_reg[25]
.sym 56690 fft_block.reg_stage.w_cps_reg[31]
.sym 56691 fft_block.reg_stage.w_cps_reg[34]
.sym 56692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56694 $PACKER_VCC_NET
.sym 56696 fft_block.reg_stage.w_cps_reg[35]
.sym 56697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 56700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 56728 $PACKER_VCC_NET
.sym 56729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56735 fft_block.reg_stage.w_c_reg[25]
.sym 56737 fft_block.reg_stage.w_cps_reg[34]
.sym 56740 fft_block.reg_stage.w_cps_reg[34]
.sym 56741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56742 fft_block.reg_stage.w_c_reg[25]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 56747 fft_block.reg_stage.w_cps_reg[35]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56755 fft_block.reg_stage.w_cps_reg[31]
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 56765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 56769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 56773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 56786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 56788 fft_block.reg_stage.w_cms_reg[27]
.sym 56792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 56794 fft_block.w_fft_in[1]
.sym 56800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 56807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 56809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 56810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 56812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 56817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 56821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 56826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 56827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 56836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 56840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 56841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 56846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 56852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 56857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 56864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 56869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 56871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 56872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 56877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 56893 fft_block.w_fft_in[4]
.sym 56896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 56904 fft_block.reg_stage.w_cps_reg[35]
.sym 56912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 56913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 56915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56930 $PACKER_VCC_NET
.sym 56931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 56936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 56937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 56944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 56945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56948 fft_block.reg_stage.w_cms_reg[27]
.sym 56950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 56951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56965 fft_block.reg_stage.w_cms_reg[27]
.sym 56968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 56975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 56981 $PACKER_VCC_NET
.sym 56983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 56987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 56988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 56993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 56999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 57001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 57016 fft_block.w_fft_in[2]
.sym 57018 $PACKER_VCC_NET
.sym 57025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57026 $PACKER_VCC_NET
.sym 57027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 57035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 57039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 57051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 57052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 57067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 57069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 57070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 57075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 57092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 57106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 57110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 57111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 57121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 57122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 57152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57163 w_fft_out[50]
.sym 57170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 57174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 57189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 57193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 57196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 57199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 57202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 57208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 57215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 57217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 57226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 57240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 57247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 57264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57283 fft_block.reg_stage.w_cms_reg[27]
.sym 57285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 57292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 57298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 57300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 57305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57309 fft_block.reg_stage.w_cms_reg[27]
.sym 57312 fft_block.reg_stage.w_cps_reg[27]
.sym 57314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 57325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 57332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 57337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 57338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 57339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 57343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 57344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57352 fft_block.reg_stage.w_cms_reg[27]
.sym 57356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 57358 fft_block.reg_stage.w_cps_reg[27]
.sym 57362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 57367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 57369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 57378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 57390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 57416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 57417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 57420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 57432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 57433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 57434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57439 fft_block.reg_stage.w_c_reg[25]
.sym 57444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57449 fft_block.reg_stage.w_c_reg[25]
.sym 57450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 57455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 57460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 57461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 57462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 57463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 57472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57475 fft_block.reg_stage.w_c_reg[25]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 57481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 57484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 57486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 57487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57490 fft_block.reg_stage.w_c_reg[25]
.sym 57491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 57500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 57507 w_fft_out[32]
.sym 57522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 57539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 57540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 57544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 57545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 57546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 57551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 57554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 57556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 57563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 57564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 57573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 57574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 57578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 57580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 57589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 57603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 57604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 57607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 57609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 57614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 57632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 57640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 57644 w_fft_out[50]
.sym 57646 fft_block.reg_stage.w_index_out[1]
.sym 57649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57650 fft_block.counter_N[1]
.sym 57651 w_fft_out[53]
.sym 57663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 57676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 57677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 57681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 57684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 57709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 57712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 57719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 57720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 57739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 57743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 57745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 57746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 57747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 57749 w_fft_out[127]
.sym 57750 w_fft_out[121]
.sym 57760 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 57768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57773 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 57775 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 57776 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57777 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 57793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 57809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57816 $nextpnr_ICESTORM_LC_59$O
.sym 57818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 57824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 57830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 57834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 57837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 57838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 57844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 57854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 57856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 57859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 57861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 57862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 57890 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 57891 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 57892 w_fft_out[100]
.sym 57894 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 57897 spi_out.send_data[3]
.sym 57899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 57900 w_fft_out[121]
.sym 57901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 57908 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[0]
.sym 57909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 57912 w_fft_out[88]
.sym 57914 w_fft_out[48]
.sym 57915 w_fft_out[32]
.sym 57917 w_fft_out[112]
.sym 57918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 57920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 57922 fft_block.counter_N[1]
.sym 57925 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 57927 w_fft_out[96]
.sym 57928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[2]
.sym 57929 w_fft_out[80]
.sym 57930 w_fft_out[96]
.sym 57932 fft_block.counter_N[2]
.sym 57933 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 57934 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[3]
.sym 57935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 57936 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57937 fft_block.counter_N[0]
.sym 57938 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[1]
.sym 57940 fft_block.counter_N[1]
.sym 57941 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[0]
.sym 57942 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[1]
.sym 57943 fft_block.counter_N[0]
.sym 57946 w_fft_out[96]
.sym 57947 fft_block.counter_N[2]
.sym 57948 w_fft_out[32]
.sym 57952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 57955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 57958 w_fft_out[112]
.sym 57959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 57960 w_fft_out[88]
.sym 57961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 57971 w_fft_out[80]
.sym 57973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[3]
.sym 57977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[2]
.sym 57978 w_fft_out[96]
.sym 57979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 57982 w_fft_out[48]
.sym 57983 fft_block.counter_N[2]
.sym 57984 w_fft_out[112]
.sym 57986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57994 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 57995 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 57996 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 58013 w_fft_out[103]
.sym 58014 fft_block.counter_N[2]
.sym 58016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 58018 fft_block.counter_N[2]
.sym 58019 fft_block.counter_N[2]
.sym 58023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 58030 w_fft_out[24]
.sym 58031 w_fft_out[0]
.sym 58033 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58034 fft_block.counter_N[2]
.sym 58035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[3]
.sym 58036 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 58038 w_fft_out[120]
.sym 58039 w_fft_out[33]
.sym 58040 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58041 w_fft_out[58]
.sym 58042 w_fft_out[49]
.sym 58043 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58044 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 58045 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58046 w_fft_out[81]
.sym 58047 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58049 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58050 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58051 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58052 w_fft_out[32]
.sym 58054 w_fft_out[97]
.sym 58055 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58056 w_fft_out[122]
.sym 58057 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 58058 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 58060 w_fft_out[121]
.sym 58061 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2]
.sym 58063 w_fft_out[33]
.sym 58064 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58065 fft_block.counter_N[2]
.sym 58066 w_fft_out[97]
.sym 58069 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[3]
.sym 58070 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2]
.sym 58071 w_fft_out[97]
.sym 58072 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58075 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58076 w_fft_out[121]
.sym 58077 w_fft_out[81]
.sym 58078 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58081 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58082 w_fft_out[24]
.sym 58083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58084 w_fft_out[32]
.sym 58087 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58088 w_fft_out[0]
.sym 58089 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58090 w_fft_out[120]
.sym 58093 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 58094 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 58095 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 58096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 58099 fft_block.counter_N[2]
.sym 58100 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58101 w_fft_out[58]
.sym 58102 w_fft_out[122]
.sym 58105 w_fft_out[49]
.sym 58108 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 58113 w_fft_out[113]
.sym 58114 w_fft_out[115]
.sym 58115 w_fft_out[114]
.sym 58116 w_fft_out[116]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58119 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 58128 w_fft_out[126]
.sym 58133 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 58134 w_fft_out[120]
.sym 58136 w_fft_out[50]
.sym 58138 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 58139 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58140 fft_block.w_fft_in[1]
.sym 58142 fft_block.reg_stage.w_index_out[1]
.sym 58143 w_fft_out[53]
.sym 58144 fft_block.sel_in
.sym 58145 w_fft_out[125]
.sym 58146 fft_block.counter_N[1]
.sym 58153 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[2]
.sym 58155 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[1]
.sym 58156 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 58157 w_fft_out[57]
.sym 58158 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58159 w_fft_out[1]
.sym 58160 w_fft_out[113]
.sym 58161 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58162 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[1]
.sym 58163 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58164 w_fft_out[100]
.sym 58165 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[3]
.sym 58166 w_fft_out[36]
.sym 58168 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[2]
.sym 58169 w_fft_out[41]
.sym 58170 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[0]
.sym 58171 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 58172 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[0]
.sym 58174 fft_block.counter_N[2]
.sym 58175 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 58176 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58178 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58179 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 58180 w_fft_out[17]
.sym 58181 w_fft_out[116]
.sym 58183 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58184 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 58186 w_fft_out[1]
.sym 58187 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58188 w_fft_out[57]
.sym 58189 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58192 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 58193 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 58194 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 58195 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 58198 w_fft_out[41]
.sym 58199 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58200 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 58201 w_fft_out[113]
.sym 58204 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[0]
.sym 58205 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[2]
.sym 58207 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[1]
.sym 58210 w_fft_out[100]
.sym 58211 fft_block.counter_N[2]
.sym 58212 w_fft_out[36]
.sym 58213 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58216 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[0]
.sym 58217 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[1]
.sym 58218 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[3]
.sym 58219 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[2]
.sym 58222 w_fft_out[17]
.sym 58223 fft_block.counter_N[2]
.sym 58224 w_fft_out[1]
.sym 58225 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58228 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58229 w_fft_out[100]
.sym 58230 w_fft_out[116]
.sym 58231 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58235 fft_block.w_fft_in[1]
.sym 58238 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 58239 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[3]
.sym 58240 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 58241 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58242 w_fft_out[119]
.sym 58243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 58249 spi_out.send_data[1]
.sym 58253 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[3]
.sym 58255 w_fft_out[1]
.sym 58257 w_fft_out[49]
.sym 58258 w_fft_out[115]
.sym 58259 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58261 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 58262 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58263 addr_count[0]
.sym 58264 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58265 fft_block.sel_in
.sym 58266 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 58268 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58269 fft_block.sel_in
.sym 58270 w_fft_out[81]
.sym 58276 fft_block.sel_in
.sym 58277 w_fft_out[81]
.sym 58278 w_fft_out[65]
.sym 58279 w_fft_out[52]
.sym 58280 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 58281 w_fft_out[61]
.sym 58282 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58284 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[2]
.sym 58285 fft_block.counter_N[0]
.sym 58286 w_fft_out[115]
.sym 58287 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 58288 w_fft_out[116]
.sym 58289 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.sym 58290 w_fft_out[125]
.sym 58291 fft_block.counter_N[2]
.sym 58293 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 58294 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58295 fft_block.counter_N[2]
.sym 58296 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[3]
.sym 58298 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58301 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58302 w_fft_out[37]
.sym 58303 addr_count[1]
.sym 58304 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 58305 w_fft_out[125]
.sym 58306 fft_block.counter_N[1]
.sym 58309 fft_block.sel_in
.sym 58311 addr_count[1]
.sym 58312 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 58315 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 58316 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 58317 fft_block.counter_N[1]
.sym 58318 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 58321 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58322 w_fft_out[115]
.sym 58327 w_fft_out[52]
.sym 58328 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58329 w_fft_out[116]
.sym 58330 fft_block.counter_N[2]
.sym 58333 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58334 w_fft_out[125]
.sym 58335 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58336 w_fft_out[37]
.sym 58339 w_fft_out[81]
.sym 58340 w_fft_out[65]
.sym 58341 fft_block.counter_N[2]
.sym 58342 fft_block.counter_N[0]
.sym 58345 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[3]
.sym 58346 fft_block.counter_N[1]
.sym 58347 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.sym 58348 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[2]
.sym 58351 fft_block.counter_N[2]
.sym 58352 w_fft_out[125]
.sym 58353 w_fft_out[61]
.sym 58354 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58358 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 58359 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58360 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 58361 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 58362 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 58363 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58364 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58365 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 58370 fft_block.w_fft_in[4]
.sym 58372 w_fft_out[65]
.sym 58375 w_fft_out[119]
.sym 58376 w_fft_out[2]
.sym 58377 fft_block.w_fft_in[1]
.sym 58378 w_fft_out[125]
.sym 58381 fft_block.counter_N[0]
.sym 58382 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58386 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 58387 addr_count[2]
.sym 58389 addr_count[1]
.sym 58390 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58393 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58399 w_fft_out[61]
.sym 58403 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58404 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]
.sym 58405 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58406 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[0]
.sym 58407 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 58408 w_fft_out[124]
.sym 58410 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 58411 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]
.sym 58412 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 58413 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58414 w_fft_out[53]
.sym 58416 fft_block.sel_in
.sym 58417 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 58418 w_fft_out[5]
.sym 58419 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58420 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58421 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[1]
.sym 58422 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 58424 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58425 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[2]
.sym 58427 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 58428 w_fft_out[84]
.sym 58429 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58430 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]
.sym 58433 fft_block.sel_in
.sym 58434 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58435 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58438 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 58439 w_fft_out[124]
.sym 58440 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58441 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 58445 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[0]
.sym 58446 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[1]
.sym 58447 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[2]
.sym 58451 w_fft_out[61]
.sym 58453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58456 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 58457 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 58458 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58459 w_fft_out[5]
.sym 58463 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58465 w_fft_out[84]
.sym 58468 w_fft_out[53]
.sym 58469 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 58470 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 58471 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58474 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]
.sym 58476 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]
.sym 58477 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 58482 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58483 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58484 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 58485 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58486 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58487 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58488 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 58494 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 58499 spi_out.send_data[5]
.sym 58501 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58503 spi_out.send_data[7]
.sym 58505 w_fft_out[103]
.sym 58508 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58510 fft_block.counter_N[2]
.sym 58512 insert_data
.sym 58513 w_fft_out[118]
.sym 58514 w_fft_out[84]
.sym 58515 addr_count[1]
.sym 58522 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 58523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58524 w_fft_out[118]
.sym 58525 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 58526 w_fft_out[63]
.sym 58527 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 58528 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 58529 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58530 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 58531 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 58532 w_fft_out[126]
.sym 58533 w_fft_out[62]
.sym 58534 fft_block.counter_N[2]
.sym 58535 w_fft_out[31]
.sym 58536 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58538 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58539 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 58541 w_fft_out[119]
.sym 58542 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 58544 w_fft_out[39]
.sym 58546 w_fft_out[78]
.sym 58547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58549 w_fft_out[30]
.sym 58551 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58552 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 58553 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58555 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 58556 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 58557 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 58558 w_fft_out[78]
.sym 58562 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58564 w_fft_out[30]
.sym 58567 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 58568 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 58569 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 58570 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 58573 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58574 w_fft_out[63]
.sym 58575 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58576 w_fft_out[39]
.sym 58579 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58580 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 58581 w_fft_out[62]
.sym 58582 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 58585 w_fft_out[126]
.sym 58586 w_fft_out[118]
.sym 58587 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58588 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 58591 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58592 fft_block.counter_N[2]
.sym 58593 w_fft_out[62]
.sym 58594 w_fft_out[126]
.sym 58597 w_fft_out[119]
.sym 58598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 58599 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 58600 w_fft_out[31]
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58606 addr_count[2]
.sym 58607 addr_count[1]
.sym 58611 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58617 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58623 w_fft_out[31]
.sym 58628 $PACKER_VCC_NET
.sym 58629 addr_count[0]
.sym 58630 fft_block.counter_N[1]
.sym 58634 fft_block.reg_stage.w_index_out[1]
.sym 58635 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58636 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58638 fft_block.sel_in_SB_DFFE_Q_E
.sym 58645 w_fft_out[118]
.sym 58647 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 58648 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 58649 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58650 w_fft_out[54]
.sym 58651 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58652 w_fft_out[7]
.sym 58655 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58656 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 58658 w_fft_out[55]
.sym 58659 w_fft_out[119]
.sym 58660 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 58662 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58664 fft_block.counter_N[0]
.sym 58665 w_fft_out[103]
.sym 58666 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 58668 fft_block.counter_N[1]
.sym 58671 fft_block.counter_N[2]
.sym 58672 w_fft_out[39]
.sym 58673 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58674 w_fft_out[86]
.sym 58675 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 58676 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58678 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 58679 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 58680 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 58681 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 58685 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58687 w_fft_out[86]
.sym 58690 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58691 w_fft_out[119]
.sym 58692 w_fft_out[55]
.sym 58693 fft_block.counter_N[2]
.sym 58696 w_fft_out[54]
.sym 58697 w_fft_out[118]
.sym 58698 fft_block.counter_N[2]
.sym 58699 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58703 fft_block.counter_N[0]
.sym 58705 fft_block.counter_N[1]
.sym 58708 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 58709 w_fft_out[103]
.sym 58710 fft_block.counter_N[2]
.sym 58711 w_fft_out[39]
.sym 58714 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 58715 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 58716 w_fft_out[55]
.sym 58717 w_fft_out[7]
.sym 58720 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 58721 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 58722 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 58723 w_fft_out[103]
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58729 fft_block.counter_N[2]
.sym 58730 fft_block.counter_N[0]
.sym 58732 addr_count_SB_DFFESR_Q_R[2]
.sym 58733 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 58734 fft_block.counter_N[1]
.sym 58744 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 58751 addr_count[2]
.sym 58753 fft_block.sel_in_SB_DFFE_Q_E
.sym 58755 addr_count[0]
.sym 58761 fft_block.sel_in
.sym 58769 insert_data
.sym 58770 insert_data
.sym 58771 addr_count[1]
.sym 58773 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]
.sym 58775 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58776 w_fft_out[23]
.sym 58777 addr_count[2]
.sym 58778 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]
.sym 58781 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]
.sym 58782 addr_count[0]
.sym 58783 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 58786 fft_block.counter_N[2]
.sym 58790 w_fft_out[7]
.sym 58797 addr_count_SB_DFFESR_Q_R[2]
.sym 58798 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 58799 fft_block.counter_N[1]
.sym 58800 $nextpnr_ICESTORM_LC_45$O
.sym 58802 insert_data
.sym 58806 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 58809 insert_data
.sym 58813 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 58814 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 58816 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 58819 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]
.sym 58820 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]
.sym 58821 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]
.sym 58822 fft_block.counter_N[1]
.sym 58825 addr_count[2]
.sym 58826 insert_data
.sym 58827 fft_block.counter_N[2]
.sym 58831 w_fft_out[23]
.sym 58832 fft_block.counter_N[2]
.sym 58833 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58834 w_fft_out[7]
.sym 58840 addr_count[0]
.sym 58843 insert_data
.sym 58845 addr_count[1]
.sym 58846 addr_count[2]
.sym 58847 insert_data
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58849 addr_count_SB_DFFESR_Q_R[2]
.sym 58852 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 58853 fft_block.sel_in
.sym 58855 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58856 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 58857 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58865 fft_block.counter_N[0]
.sym 58873 fft_block.counter_N[2]
.sym 58874 fft_block.state_SB_DFFESR_Q_R
.sym 58879 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 58882 fft_block.fill_regs
.sym 58884 fft_block.state[1]
.sym 58891 fft_block.stage[1]
.sym 58892 fft_block.stage[0]
.sym 58893 insert_data
.sym 58894 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 58895 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 58896 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 58897 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 58900 $PACKER_VCC_NET
.sym 58901 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 58902 fft_block.counter_N[0]
.sym 58903 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 58904 addr_count_SB_DFFESR_Q_R[2]
.sym 58905 addr_count[0]
.sym 58908 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 58912 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58914 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58920 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 58922 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 58924 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 58925 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58926 fft_block.stage[1]
.sym 58927 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 58930 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 58931 $PACKER_VCC_NET
.sym 58932 fft_block.stage[0]
.sym 58936 addr_count_SB_DFFESR_Q_R[2]
.sym 58937 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 58938 insert_data
.sym 58939 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 58942 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 58943 fft_block.stage[1]
.sym 58944 fft_block.stage[0]
.sym 58945 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 58948 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 58949 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 58950 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 58951 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 58954 addr_count[0]
.sym 58955 insert_data
.sym 58957 fft_block.counter_N[0]
.sym 58960 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 58961 fft_block.stage[0]
.sym 58963 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 58966 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 58967 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 58968 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58973 fft_block.fill_regs_SB_DFFE_Q_D
.sym 58974 fft_block.state_SB_DFFESR_Q_E
.sym 58975 fft_block.fill_regs
.sym 58976 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58977 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 58978 fft_block.fill_regs_SB_DFFE_Q_E
.sym 58979 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 58980 fft_block.counter_N_SB_DFFESR_Q_E
.sym 58998 insert_data
.sym 59004 fft_block.counter_N_SB_DFFESR_Q_E
.sym 59016 insert_data
.sym 59018 fft_block.stage_SB_DFFESR_Q_R
.sym 59019 fft_block.state[1]
.sym 59021 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 59025 fft_block.sel_in_SB_DFFE_Q_E
.sym 59026 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 59027 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 59029 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 59034 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 59038 fft_block.stage[1]
.sym 59039 fft_block.stage[0]
.sym 59049 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 59053 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 59071 fft_block.stage[0]
.sym 59078 fft_block.stage[0]
.sym 59079 fft_block.stage[1]
.sym 59083 insert_data
.sym 59084 fft_block.state[1]
.sym 59085 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 59086 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 59092 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 59093 fft_block.sel_in_SB_DFFE_Q_E
.sym 59094 CLK$SB_IO_IN_$glb_clk
.sym 59095 fft_block.stage_SB_DFFESR_Q_R
.sym 59097 fft_block.start_calc_SB_DFFE_Q_E
.sym 59098 fft_block.start_calc
.sym 59099 fft_block.stage_SB_DFFESR_Q_R
.sym 59100 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 59101 fft_block.fft_finish_SB_DFFE_Q_E
.sym 59103 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 59112 fft_block.stage[0]
.sym 59119 fft_block.fill_regs
.sym 59129 fft_block.sel_in_SB_DFFE_Q_E
.sym 59150 fft_block.state[1]
.sym 59151 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59156 fft_block.stage_SB_DFFESR_Q_R
.sym 59157 fft_block.state_SB_DFFESR_Q_R
.sym 59164 fft_block.state_SB_DFFESR_Q_E
.sym 59168 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 59170 fft_block.state[1]
.sym 59172 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 59195 fft_block.stage_SB_DFFESR_Q_R
.sym 59201 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 59203 fft_block.state[1]
.sym 59212 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 59216 fft_block.state_SB_DFFESR_Q_E
.sym 59217 CLK$SB_IO_IN_$glb_clk
.sym 59218 fft_block.state_SB_DFFESR_Q_R
.sym 59233 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 59242 fft_block.start_calc
.sym 60332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 60550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 60551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 60554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 60555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 60573 fft_block.start_calc
.sym 60580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 60592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60616 $PACKER_VCC_NET
.sym 60622 fft_block.start_calc
.sym 60623 $nextpnr_ICESTORM_LC_10$O
.sym 60625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60629 $nextpnr_ICESTORM_LC_11$I3
.sym 60631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60635 $nextpnr_ICESTORM_LC_11$COUT
.sym 60638 $PACKER_VCC_NET
.sym 60639 $nextpnr_ICESTORM_LC_11$I3
.sym 60641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 60644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 60657 fft_block.start_calc
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 60680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 60681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 60690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 60719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 60729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 60732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 60734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 60737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 60738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 60741 fft_block.reg_stage.w_c_reg[25]
.sym 60743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 60758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 60760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 60762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60770 fft_block.reg_stage.w_cps_reg[31]
.sym 60771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 60774 $PACKER_VCC_NET
.sym 60775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 60777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60779 fft_block.reg_stage.w_c_reg[25]
.sym 60781 fft_block.reg_stage.w_cps_reg[35]
.sym 60782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 60783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 60784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60789 fft_block.reg_stage.w_cps_reg[35]
.sym 60793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 60796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 60799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 60800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 60802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60806 fft_block.reg_stage.w_cps_reg[35]
.sym 60808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60818 fft_block.reg_stage.w_cps_reg[31]
.sym 60819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 60823 fft_block.reg_stage.w_c_reg[25]
.sym 60824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60832 $PACKER_VCC_NET
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 60841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 60848 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 60850 fft_block.start_calc
.sym 60852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60854 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 60863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 60865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 60866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 60868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 60871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 60881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 60882 fft_block.reg_stage.w_cps_reg[35]
.sym 60883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 60887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 60890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 60891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 60895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 60896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 60899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 60900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 60901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 60903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 60905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 60910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 60911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 60918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 60930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 60937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 60940 fft_block.reg_stage.w_cps_reg[35]
.sym 60941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 60942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 60943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 60946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 60947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 60948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 60949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60952 fft_block.reg_stage.w_cps_reg[35]
.sym 60953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 60954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 60955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 60956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 60970 fft_block.w_fft_in[1]
.sym 60980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 60984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 60985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 60986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 60990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 60992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 61001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 61008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 61009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 61015 fft_block.reg_stage.w_cps_reg[31]
.sym 61019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 61020 fft_block.reg_stage.w_c_reg[25]
.sym 61022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 61023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 61028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 61031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 61033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 61035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 61036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 61039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61045 fft_block.reg_stage.w_c_reg[25]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61047 fft_block.reg_stage.w_cps_reg[31]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 61064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 61065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 61069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 61070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 61072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 61075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 61077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 61078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61097 $PACKER_VCC_NET
.sym 61098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 61106 fft_block.start_calc
.sym 61108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 61111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 61113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 61127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61131 fft_block.reg_stage.w_cms_reg[27]
.sym 61133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 61134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 61136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 61137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 61138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 61141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 61143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 61146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 61149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61152 fft_block.reg_stage.w_cms_reg[28]
.sym 61156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 61157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 61159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61162 fft_block.reg_stage.w_cms_reg[27]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61165 fft_block.reg_stage.w_cms_reg[28]
.sym 61169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 61174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 61180 fft_block.reg_stage.w_cms_reg[28]
.sym 61181 fft_block.reg_stage.w_cms_reg[27]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61186 fft_block.reg_stage.w_cms_reg[27]
.sym 61187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 61195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 61198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 61202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 61217 fft_block.reg_stage.w_cms_reg[27]
.sym 61231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61232 fft_block.reg_stage.w_c_reg[25]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 61234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61235 $PACKER_VCC_NET
.sym 61239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 61248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 61252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 61256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 61261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 61264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61270 fft_block.reg_stage.w_cms_reg[28]
.sym 61272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 61274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 61277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 61279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 61280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 61285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 61291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 61294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61297 fft_block.reg_stage.w_cms_reg[28]
.sym 61298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 61303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 61304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 61310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 61315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 61317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 61321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 61323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 61345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 61354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61356 fft_block.reg_stage.w_cms_reg[28]
.sym 61357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 61370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 61374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 61375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 61380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 61384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 61387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 61397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 61402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 61403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 61410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 61411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 61422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 61428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 61432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 61434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 61438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 61444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 61445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 61447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 61481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 61498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 61499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 61501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 61502 fft_block.reg_stage.w_c_reg[25]
.sym 61506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 61509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 61510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 61523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 61526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 61528 fft_block.reg_stage.w_c_reg[25]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 61538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 61552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 61558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 61564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 61567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 61596 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 61600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 61603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 61604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 61605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 61606 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 61609 fft_block.start_calc
.sym 61616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 61617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 61625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 61627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 61629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 61633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 61648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 61657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 61666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 61675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 61679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 61684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 61692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61699 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 61704 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 61708 fft_block.fill_regs_SB_DFFE_Q_D
.sym 61721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 61723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 61724 w_fft_out[121]
.sym 61725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 61726 fft_block.w_fft_in[1]
.sym 61727 $PACKER_VCC_NET
.sym 61728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 61730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 61731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 61732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61770 $nextpnr_ICESTORM_LC_8$O
.sym 61773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 61826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61844 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 61845 fft_block.w_fft_in[1]
.sym 61846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 61848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 61852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 61854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 61856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 61877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 61878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 61883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 61890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 61891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 61893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 61932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 61937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 61938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 61939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 61949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61953 fft_block.sel_in
.sym 61963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 61971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 61973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 61975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 61976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 61989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 61991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 61996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62066 w_fft_out[120]
.sym 62067 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 62068 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 62069 w_fft_out[122]
.sym 62070 w_fft_out[124]
.sym 62071 w_fft_out[126]
.sym 62072 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62073 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 62077 fft_block.start_calc
.sym 62082 w_fft_out[125]
.sym 62091 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 62092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62094 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62096 fft_block.start_calc
.sym 62097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 62099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 62101 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62109 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 62112 spi_out.send_data[0]
.sym 62118 spi_out.send_data[3]
.sym 62128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 62132 spi_out.send_data[4]
.sym 62138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 62171 spi_out.send_data[3]
.sym 62176 spi_out.send_data[4]
.sym 62184 spi_out.send_data[0]
.sym 62186 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 62213 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62215 w_fft_out[122]
.sym 62216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62217 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 62218 fft_block.w_fft_in[1]
.sym 62219 $PACKER_VCC_NET
.sym 62220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 62223 fft_block.counter_N[2]
.sym 62224 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62231 w_fft_out[113]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62235 w_fft_out[49]
.sym 62236 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 62237 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 62238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62239 fft_block.counter_N[2]
.sym 62241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62246 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 62247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62249 fft_block.counter_N[1]
.sym 62251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62261 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62263 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 62264 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 62265 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 62266 fft_block.counter_N[1]
.sym 62269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 62277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 62278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 62290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 62293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 62294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 62295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 62300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 62301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 62302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 62305 w_fft_out[49]
.sym 62306 fft_block.counter_N[2]
.sym 62307 w_fft_out[113]
.sym 62308 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62313 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 62314 w_fft_out[118]
.sym 62315 w_fft_out[117]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62318 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62336 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 62337 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62338 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 62344 fft_block.w_fft_in[1]
.sym 62347 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 62353 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 62354 w_fft_out[2]
.sym 62356 w_fft_out[114]
.sym 62357 w_fft_out[50]
.sym 62360 fft_block.counter_N[2]
.sym 62361 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 62362 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 62365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 62366 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62372 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 62374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62375 w_fft_out[122]
.sym 62376 fft_block.sel_in
.sym 62379 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 62380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62384 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 62387 fft_block.sel_in
.sym 62388 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 62389 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 62404 w_fft_out[2]
.sym 62405 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 62406 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 62407 w_fft_out[122]
.sym 62410 w_fft_out[50]
.sym 62411 w_fft_out[114]
.sym 62412 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62413 fft_block.counter_N[2]
.sym 62416 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 62417 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 62418 w_fft_out[114]
.sym 62423 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 62428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 62429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62435 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 62437 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 62439 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 62440 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62441 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 62442 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 62458 w_fft_out[118]
.sym 62459 spi_out.addr_SB_DFFESR_Q_R
.sym 62462 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 62463 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62464 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 62468 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 62470 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 62479 w_fft_out[117]
.sym 62482 w_fft_out[53]
.sym 62484 addr_count[0]
.sym 62485 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 62496 addr_count[2]
.sym 62497 spi_out.addr[0]
.sym 62499 spi_out.addr[1]
.sym 62501 fft_block.counter_N[2]
.sym 62502 spi_out.addr[2]
.sym 62503 spi_out.addr[3]
.sym 62505 spi_out.addr[0]
.sym 62506 addr_count[1]
.sym 62507 spi_out.addr[1]
.sym 62509 addr_count[2]
.sym 62510 addr_count[0]
.sym 62512 addr_count[1]
.sym 62515 spi_out.addr[0]
.sym 62516 spi_out.addr[3]
.sym 62517 spi_out.addr[2]
.sym 62518 spi_out.addr[1]
.sym 62522 w_fft_out[117]
.sym 62523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 62527 spi_out.addr[2]
.sym 62528 spi_out.addr[0]
.sym 62529 spi_out.addr[1]
.sym 62530 spi_out.addr[3]
.sym 62533 w_fft_out[53]
.sym 62534 w_fft_out[117]
.sym 62535 fft_block.counter_N[2]
.sym 62539 addr_count[0]
.sym 62541 addr_count[1]
.sym 62542 addr_count[2]
.sym 62545 spi_out.addr[1]
.sym 62546 spi_out.addr[2]
.sym 62547 spi_out.addr[3]
.sym 62548 spi_out.addr[0]
.sym 62551 spi_out.addr[0]
.sym 62552 spi_out.addr[1]
.sym 62553 spi_out.addr[2]
.sym 62554 spi_out.addr[3]
.sym 62560 spi_out.addr[2]
.sym 62561 spi_out.addr[3]
.sym 62562 spi_out.addr[4]
.sym 62563 spi_out.addr[0]
.sym 62565 spi_out.addr[1]
.sym 62579 $PACKER_VCC_NET
.sym 62581 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 62585 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62586 fft_block.counter_N[2]
.sym 62588 fft_block.counter_N[0]
.sym 62591 addr_count[2]
.sym 62592 fft_block.start_calc
.sym 62593 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 62617 spi_out.addr[2]
.sym 62620 spi_out.addr[0]
.sym 62622 spi_out.addr[1]
.sym 62626 spi_out.addr[3]
.sym 62632 spi_out.addr[2]
.sym 62633 spi_out.addr[0]
.sym 62634 spi_out.addr[3]
.sym 62635 spi_out.addr[1]
.sym 62638 spi_out.addr[0]
.sym 62639 spi_out.addr[3]
.sym 62640 spi_out.addr[1]
.sym 62641 spi_out.addr[2]
.sym 62644 spi_out.addr[3]
.sym 62645 spi_out.addr[0]
.sym 62646 spi_out.addr[2]
.sym 62647 spi_out.addr[1]
.sym 62650 spi_out.addr[0]
.sym 62651 spi_out.addr[3]
.sym 62652 spi_out.addr[1]
.sym 62653 spi_out.addr[2]
.sym 62656 spi_out.addr[2]
.sym 62657 spi_out.addr[0]
.sym 62658 spi_out.addr[3]
.sym 62659 spi_out.addr[1]
.sym 62662 spi_out.addr[1]
.sym 62663 spi_out.addr[2]
.sym 62664 spi_out.addr[0]
.sym 62665 spi_out.addr[3]
.sym 62668 spi_out.addr[3]
.sym 62669 spi_out.addr[1]
.sym 62670 spi_out.addr[2]
.sym 62671 spi_out.addr[0]
.sym 62674 spi_out.addr[0]
.sym 62675 spi_out.addr[3]
.sym 62676 spi_out.addr[1]
.sym 62677 spi_out.addr[2]
.sym 62682 spi_out.start_tx
.sym 62685 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 62705 spi_out.addr[2]
.sym 62707 spi_out.start_tx_SB_DFFE_Q_E
.sym 62708 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 62711 fft_block.sel_in
.sym 62714 fft_block.counter_N[2]
.sym 62716 fft_block.counter_N[0]
.sym 62725 fft_block.counter_N[0]
.sym 62732 addr_count[2]
.sym 62733 insert_data
.sym 62735 addr_count_SB_DFFESR_Q_R[2]
.sym 62737 fft_block.counter_N[1]
.sym 62749 addr_count[1]
.sym 62752 addr_count[0]
.sym 62754 $nextpnr_ICESTORM_LC_0$O
.sym 62756 addr_count[0]
.sym 62760 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62762 addr_count[1]
.sym 62768 addr_count[2]
.sym 62770 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62773 addr_count[0]
.sym 62776 addr_count[1]
.sym 62799 fft_block.counter_N[0]
.sym 62800 fft_block.counter_N[1]
.sym 62801 insert_data
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62803 addr_count_SB_DFFESR_Q_R[2]
.sym 62804 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 62806 spi_out.state_SB_DFFESR_Q_R
.sym 62807 spi_out.state_SB_DFFESR_Q_E
.sym 62808 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 62809 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 62810 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 62811 spi_out.start_tx_SB_DFFE_Q_E
.sym 62831 addr_count[1]
.sym 62834 spi_out.addr_SB_DFFESR_Q_R
.sym 62847 addr_count[2]
.sym 62848 addr_count[1]
.sym 62852 fft_block.counter_N[1]
.sym 62856 fft_block.counter_N_SB_DFFESR_Q_E
.sym 62859 addr_count[0]
.sym 62863 insert_data
.sym 62865 fft_block.fill_regs_SB_DFFE_Q_D
.sym 62871 fft_block.counter_N[2]
.sym 62872 fft_block.counter_N[0]
.sym 62877 $nextpnr_ICESTORM_LC_17$O
.sym 62880 fft_block.counter_N[0]
.sym 62883 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62886 fft_block.counter_N[1]
.sym 62891 fft_block.counter_N[2]
.sym 62893 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62899 fft_block.counter_N[0]
.sym 62908 addr_count[0]
.sym 62909 addr_count[2]
.sym 62910 addr_count[1]
.sym 62914 insert_data
.sym 62916 fft_block.counter_N[0]
.sym 62917 fft_block.counter_N[1]
.sym 62920 fft_block.counter_N[1]
.sym 62921 fft_block.counter_N[0]
.sym 62924 fft_block.counter_N_SB_DFFESR_Q_E
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 fft_block.fill_regs_SB_DFFE_Q_D
.sym 62928 spi_out.addr_SB_DFFESR_Q_R
.sym 62929 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 62930 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 62942 fft_block.counter_N_SB_DFFESR_Q_E
.sym 62950 spi_out.state_SB_DFFESR_Q_R
.sym 62952 fft_block.counter_N[2]
.sym 62958 fft_block.state_SB_DFFESR_Q_E
.sym 62961 fft_block.fft_finish_SB_DFFE_Q_E
.sym 62962 spi_out.addr_SB_DFFESR_Q_R
.sym 62969 $PACKER_VCC_NET
.sym 62970 fft_block.counter_N[2]
.sym 62973 addr_count_SB_DFFESR_Q_R[2]
.sym 62974 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 62977 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 62979 fft_block.sel_in_SB_DFFE_Q_E
.sym 62983 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 62985 fft_block.stage[0]
.sym 62986 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 62987 fft_block.state[1]
.sym 62988 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 62991 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 62992 fft_block.stage[1]
.sym 62999 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 63000 $nextpnr_ICESTORM_LC_71$O
.sym 63003 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 63006 $nextpnr_ICESTORM_LC_72$I3
.sym 63008 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 63009 $PACKER_VCC_NET
.sym 63016 $nextpnr_ICESTORM_LC_72$I3
.sym 63021 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63031 fft_block.stage[1]
.sym 63032 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 63033 fft_block.stage[0]
.sym 63034 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 63037 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 63038 addr_count_SB_DFFESR_Q_R[2]
.sym 63039 fft_block.counter_N[2]
.sym 63040 fft_block.state[1]
.sym 63044 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 63046 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 63047 fft_block.sel_in_SB_DFFE_Q_E
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63052 spi_out.count_spi[2]
.sym 63053 spi_out.count_spi[3]
.sym 63054 spi_out.count_spi[4]
.sym 63055 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 63056 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 63057 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 63074 PIN_21$SB_IO_OUT
.sym 63077 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63083 fft_block.start_calc
.sym 63091 fft_block.fill_regs_SB_DFFE_Q_D
.sym 63093 fft_block.fill_regs_SB_DFFE_Q_E
.sym 63095 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 63097 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63098 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63099 fft_block.stage[1]
.sym 63100 fft_block.stage[0]
.sym 63109 insert_data
.sym 63110 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 63112 fft_block.state[1]
.sym 63114 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63117 insert_data
.sym 63118 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 63122 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63127 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63130 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63131 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63133 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 63136 fft_block.fill_regs_SB_DFFE_Q_D
.sym 63142 fft_block.state[1]
.sym 63143 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63144 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63145 insert_data
.sym 63148 fft_block.stage[0]
.sym 63149 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63150 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63151 fft_block.stage[1]
.sym 63154 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 63155 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63156 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63157 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 63161 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63162 fft_block.stage[0]
.sym 63163 fft_block.stage[1]
.sym 63166 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63167 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63168 insert_data
.sym 63169 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 63170 fft_block.fill_regs_SB_DFFE_Q_E
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63179 PIN_21$SB_IO_OUT
.sym 63187 fft_block.fill_regs_SB_DFFE_Q_E
.sym 63206 spi_out.addr_SB_DFFESR_Q_R
.sym 63216 fft_block.start_calc_SB_DFFE_Q_E
.sym 63217 fft_block.stage_SB_DFFESR_Q_R
.sym 63218 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63219 fft_block.state[1]
.sym 63220 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63221 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63227 insert_data
.sym 63229 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63237 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63242 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 63253 fft_block.state[1]
.sym 63254 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63255 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63256 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 63262 fft_block.stage_SB_DFFESR_Q_R
.sym 63265 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 63271 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63272 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63273 insert_data
.sym 63274 fft_block.state[1]
.sym 63279 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 63280 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63289 fft_block.state[1]
.sym 63290 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 63293 fft_block.start_calc_SB_DFFE_Q_E
.sym 63294 CLK$SB_IO_IN_$glb_clk
.sym 63312 fft_block.start_calc_SB_DFFE_Q_E
.sym 63430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64599 fft_block.start_calc
.sym 64614 fft_block.start_calc
.sym 64626 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 64629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 64632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 64636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 64639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 64651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64654 fft_block.reg_stage.w_cps_reg[31]
.sym 64669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 64671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 64672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 64678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 64680 fft_block.start_calc
.sym 64681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 64685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 64708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64709 fft_block.start_calc
.sym 64712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 64732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 64736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 64758 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 64759 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 64803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 64807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 64808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 64820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64837 fft_block.start_calc
.sym 64839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 64841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 64843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 64857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 64869 fft_block.start_calc
.sym 64870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 64890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 64902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 64922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 64925 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 64938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 64943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 64944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 64946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 64954 fft_block.start_calc
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 64956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 64958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 64960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 64963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 64966 fft_block.reg_stage.w_c_reg[25]
.sym 64967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 64968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 64969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 64972 fft_block.reg_stage.w_cps_reg[31]
.sym 64973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 64974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 64982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 64986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 64987 fft_block.start_calc
.sym 64988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 64989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 64992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 64994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 65005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 65006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 65007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 65010 fft_block.reg_stage.w_c_reg[25]
.sym 65011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 65012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 65013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 65016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 65023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 65025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 65028 fft_block.reg_stage.w_cps_reg[31]
.sym 65029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 65030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 65032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 65046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 65048 fft_block.start_calc
.sym 65062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65066 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 65087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 65088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 65089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 65093 $PACKER_VCC_NET
.sym 65099 $PACKER_VCC_NET
.sym 65103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65108 $nextpnr_ICESTORM_LC_48$O
.sym 65110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 65116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 65127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 65129 $PACKER_VCC_NET
.sym 65139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 65140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 65141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 65145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65148 $PACKER_VCC_NET
.sym 65152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65191 spi_out.spi_master.master_ready
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 65217 $PACKER_VCC_NET
.sym 65218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65231 $nextpnr_ICESTORM_LC_36$O
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65237 $nextpnr_ICESTORM_LC_37$I3
.sym 65239 $PACKER_VCC_NET
.sym 65240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65243 $nextpnr_ICESTORM_LC_37$COUT
.sym 65246 $PACKER_VCC_NET
.sym 65247 $nextpnr_ICESTORM_LC_37$I3
.sym 65249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 65251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 65259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 65274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 65276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65291 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 65305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 65310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 65311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 65339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 65361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 65370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 65373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 65382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 65394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 65398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 65421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 65432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 65439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 65445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 65447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 65451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 65454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 65458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 65462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 65471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 65472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 65478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 65481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 65484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 65492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 65499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 65502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 65509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 65511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 65517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 65520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 65521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 65545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 65553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 65554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65558 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 65581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 65583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 65615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 65616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 65664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 65676 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 65679 spi_out.spi_master.master_ready
.sym 65680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 65682 spi_out.spi_master.master_ready
.sym 65684 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 65693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 65699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 65701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 65702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 65713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 65730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 65736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 spi_out.spi_master.r_SM_CS[0]
.sym 65775 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 65776 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65777 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 65778 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 65779 spi_out.spi_master.r_SM_CS[1]
.sym 65780 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 65795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 65798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 65803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 65807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 65821 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65824 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65825 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 65830 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65837 $PACKER_VCC_NET
.sym 65843 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 65845 $PACKER_VCC_NET
.sym 65846 $nextpnr_ICESTORM_LC_35$O
.sym 65849 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65852 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 65854 $PACKER_VCC_NET
.sym 65855 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65860 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65861 $PACKER_VCC_NET
.sym 65862 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 65889 $PACKER_VCC_NET
.sym 65890 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65891 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65893 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65895 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 65896 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65900 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 65913 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 65917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65922 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 65927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 65929 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 65937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 65941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 65942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 65944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 65948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 65949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 65950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 65951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 65967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 65968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 65977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 65988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 65996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 66000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 66009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 66012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 66014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 66015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66024 w_fft_out[125]
.sym 66026 w_fft_out[123]
.sym 66046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66053 spi_out.start_tx
.sym 66062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 66072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 66079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 66081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 66085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 66086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 66088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 66101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 66106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 66119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 66130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 66131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66146 PIN_15$SB_IO_OUT
.sym 66158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 66159 w_fft_out[123]
.sym 66166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66169 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 66170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 66172 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66184 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 66185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 66186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 66187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66188 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 66189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66190 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 66191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66192 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66197 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 66198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66199 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66200 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66206 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 66208 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66209 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66210 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 66211 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 66216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 66218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 66222 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 66224 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 66225 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66228 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66229 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66231 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 66234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 66236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 66237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 66242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 66252 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66253 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66254 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66255 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66258 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66259 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 66260 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 66261 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66265 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 66285 w_fft_out[122]
.sym 66292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66294 w_fft_out[124]
.sym 66296 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 66298 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 66299 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 66312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 66326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 66354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 66366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 66370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 66378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 66383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66414 spi_out.send_data[6]
.sym 66419 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66421 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 66429 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 66433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 66435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 66437 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66441 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 66442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66443 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 66452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66458 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 66462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 66468 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 66469 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 66470 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 66476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 66480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 66482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 66489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 66499 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 66500 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 66501 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 66508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66536 w_fft_out[118]
.sym 66537 spi_out.start_tx
.sym 66541 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 66557 spi_out.addr[0]
.sym 66562 spi_out.addr[2]
.sym 66563 spi_out.addr[3]
.sym 66567 spi_out.addr[1]
.sym 66568 spi_out.send_data[7]
.sym 66571 spi_out.send_data[2]
.sym 66572 spi_out.send_data[5]
.sym 66574 spi_out.send_data[6]
.sym 66579 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66588 spi_out.send_data[2]
.sym 66597 spi_out.addr[1]
.sym 66598 spi_out.addr[0]
.sym 66599 spi_out.addr[3]
.sym 66600 spi_out.addr[2]
.sym 66611 spi_out.send_data[6]
.sym 66616 spi_out.send_data[7]
.sym 66623 spi_out.send_data[5]
.sym 66627 spi_out.addr[2]
.sym 66628 spi_out.addr[3]
.sym 66629 spi_out.addr[0]
.sym 66630 spi_out.addr[1]
.sym 66631 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66650 $PACKER_VCC_NET
.sym 66679 spi_out.addr_SB_DFFESR_Q_R
.sym 66685 spi_out.addr[2]
.sym 66686 spi_out.addr[3]
.sym 66693 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 66695 spi_out.addr[4]
.sym 66696 spi_out.addr[0]
.sym 66706 spi_out.addr[1]
.sym 66707 $nextpnr_ICESTORM_LC_22$O
.sym 66709 spi_out.addr[0]
.sym 66713 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 66715 spi_out.addr[1]
.sym 66719 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 66721 spi_out.addr[2]
.sym 66723 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 66725 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 66727 spi_out.addr[3]
.sym 66729 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 66734 spi_out.addr[4]
.sym 66735 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 66740 spi_out.addr[0]
.sym 66751 spi_out.addr[1]
.sym 66752 spi_out.addr[0]
.sym 66754 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66756 spi_out.addr_SB_DFFESR_Q_R
.sym 66783 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66802 spi_out.addr[4]
.sym 66810 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66813 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 66825 spi_out.start_tx_SB_DFFE_Q_E
.sym 66839 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 66856 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66857 spi_out.addr[4]
.sym 66877 spi_out.start_tx_SB_DFFE_Q_E
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66925 spi_out.state_SB_DFFESR_Q_R
.sym 66929 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66930 PIN_21$SB_IO_OUT
.sym 66931 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 66933 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 66937 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66943 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66948 spi_out.state_SB_DFFESR_Q_E
.sym 66949 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66951 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 66956 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66957 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66968 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66969 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66972 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 66973 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66974 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66975 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66979 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66981 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 66984 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 66986 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 66991 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 66992 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66993 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66996 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 66997 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 66998 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 66999 PIN_21$SB_IO_OUT
.sym 67000 spi_out.state_SB_DFFESR_Q_E
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67002 spi_out.state_SB_DFFESR_Q_R
.sym 67016 PIN_21$SB_IO_OUT
.sym 67044 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67051 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67055 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 67056 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67064 PIN_21$SB_IO_OUT
.sym 67083 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67084 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67089 PIN_21$SB_IO_OUT
.sym 67090 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67091 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67092 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67095 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67096 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67097 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67098 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 67126 spi_out.count_spi[1]
.sym 67128 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67142 spi_out.addr_SB_DFFESR_Q_R
.sym 67171 spi_out.count_spi[4]
.sym 67173 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 67178 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67185 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67188 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67191 spi_out.count_spi[1]
.sym 67193 spi_out.count_spi[2]
.sym 67194 spi_out.count_spi[3]
.sym 67196 spi_out.addr_SB_DFFESR_Q_R
.sym 67199 $nextpnr_ICESTORM_LC_9$O
.sym 67202 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67205 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67208 spi_out.count_spi[1]
.sym 67211 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67213 spi_out.count_spi[2]
.sym 67215 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67217 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67219 spi_out.count_spi[3]
.sym 67221 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67223 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 67226 spi_out.count_spi[4]
.sym 67227 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67232 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67233 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 67236 spi_out.count_spi[3]
.sym 67237 spi_out.count_spi[2]
.sym 67238 spi_out.count_spi[4]
.sym 67239 spi_out.count_spi[1]
.sym 67243 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67244 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67245 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 67246 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67248 spi_out.addr_SB_DFFESR_Q_R
.sym 67262 spi_out.addr_SB_DFFESR_Q_R
.sym 67301 fft_block.fft_finish_SB_DFFE_Q_E
.sym 67305 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 67359 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 67369 fft_block.fft_finish_SB_DFFE_Q_E
.sym 67370 CLK$SB_IO_IN_$glb_clk
.sym 67405 PIN_21$SB_IO_OUT
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68704 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68705 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68706 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68707 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68708 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68709 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68767 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68770 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68771 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68786 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68804 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68819 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68832 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 68833 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 68834 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 68835 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68836 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68837 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 68858 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68886 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68890 $PACKER_VCC_NET
.sym 68908 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68911 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68913 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68914 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68919 $PACKER_VCC_NET
.sym 68921 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68928 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68939 $nextpnr_ICESTORM_LC_4$O
.sym 68942 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68945 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 68947 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68951 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 68953 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68957 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 68960 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68963 $nextpnr_ICESTORM_LC_5$I3
.sym 68965 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68969 $nextpnr_ICESTORM_LC_5$COUT
.sym 68972 $PACKER_VCC_NET
.sym 68973 $nextpnr_ICESTORM_LC_5$I3
.sym 68977 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 68979 $nextpnr_ICESTORM_LC_5$COUT
.sym 68992 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 68994 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 69009 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69021 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 69061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 69084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 69123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69147 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 69382 $PACKER_VCC_NET
.sym 69384 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 69407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 69447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69488 spi_out.spi_master.master_ready
.sym 69499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69512 spi_out.spi_master.master_ready
.sym 69523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 69524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 69529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 69534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 69540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 69548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 69549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 69550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 69553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 69568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 69569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 69579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 69580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 69585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 69586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 69592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 69594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 69600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 69606 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 69607 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 69608 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 69609 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 69621 spi_out.spi_master.master_ready
.sym 69627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69634 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69636 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69638 spi_out.spi_master.master_ready
.sym 69645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 69647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 69657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 69664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 69665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 69673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 69679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 69697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 69702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 69704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 69705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 69720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69727 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 69728 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 69729 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 69730 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69731 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 69732 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 69733 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 69734 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 69755 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 69770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 69845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 69852 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 69853 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 69856 PIN_16_SB_LUT4_O_I3
.sym 69860 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 69863 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 69885 $PACKER_VCC_NET
.sym 69893 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 69895 spi_out.start_tx
.sym 69897 spi_out.spi_master.r_SM_CS[1]
.sym 69899 spi_out.spi_master.r_SM_CS[0]
.sym 69904 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69909 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 69910 spi_out.spi_master.master_ready
.sym 69911 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 69915 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 69919 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69926 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 69937 spi_out.spi_master.r_SM_CS[0]
.sym 69938 spi_out.spi_master.r_SM_CS[1]
.sym 69942 spi_out.spi_master.r_SM_CS[0]
.sym 69943 spi_out.start_tx
.sym 69944 spi_out.spi_master.master_ready
.sym 69945 spi_out.spi_master.r_SM_CS[1]
.sym 69950 spi_out.spi_master.r_SM_CS[1]
.sym 69954 spi_out.spi_master.master_ready
.sym 69956 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69960 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 69966 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 69967 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69970 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69972 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 69977 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 69991 spi_out.start_tx
.sym 70000 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70005 PIN_16_SB_LUT4_O_I3
.sym 70018 spi_out.spi_master.master_ready
.sym 70022 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70023 spi_out.spi_master.master_ready
.sym 70025 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 70027 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 70042 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70048 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70050 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70071 spi_out.spi_master.master_ready
.sym 70073 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 70074 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70093 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70095 spi_out.spi_master.master_ready
.sym 70118 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 70124 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 70141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 70148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 70156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 70161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 70200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 70201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 70212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 70213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70250 w_fft_out[125]
.sym 70266 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 70267 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70278 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 70282 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70284 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70317 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 70318 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70319 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70320 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70339 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70364 PIN_15$SB_IO_OUT
.sym 70377 $PACKER_VCC_NET
.sym 70385 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70414 spi_out.send_data[1]
.sym 70416 spi_out.send_data[1]
.sym 70462 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70593 $PACKER_VCC_NET
.sym 70596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 71246 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71248 spi_out.addr_SB_DFFESR_Q_R
.sym 71268 spi_out.count_spi[1]
.sym 71271 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71277 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71278 spi_out.count_spi[1]
.sym 71289 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71323 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 71325 spi_out.addr_SB_DFFESR_Q_R
.sym 71840 PIN_21$SB_IO_OUT
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72795 $PACKER_VCC_NET
.sym 72822 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72823 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72824 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72826 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72837 $PACKER_VCC_NET
.sym 72840 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72845 $PACKER_VCC_NET
.sym 72846 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72849 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72851 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72852 $nextpnr_ICESTORM_LC_3$O
.sym 72855 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72858 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72860 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72861 $PACKER_VCC_NET
.sym 72864 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72866 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72867 $PACKER_VCC_NET
.sym 72868 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72870 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72872 $PACKER_VCC_NET
.sym 72873 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72874 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72878 $PACKER_VCC_NET
.sym 72879 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72880 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72884 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72889 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72895 $PACKER_VCC_NET
.sym 72896 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72898 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72899 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72909 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 72922 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72940 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72946 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 72985 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72987 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72990 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72994 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 72995 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72996 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73001 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73012 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 73015 $nextpnr_ICESTORM_LC_30$O
.sym 73017 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 73021 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73024 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 73028 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 73031 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73034 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 73036 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 73037 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 73041 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 73049 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 73052 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73053 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 73054 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73055 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 73058 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 73060 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 73062 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 73075 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73117 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 73135 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 73136 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73158 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 73171 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 73462 $PACKER_VCC_NET
.sym 73612 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73618 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73673 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 73681 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 73686 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 73687 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 73723 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 73724 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 73725 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73726 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 73730 $PACKER_VCC_NET
.sym 73731 $PACKER_VCC_NET
.sym 73732 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73736 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73741 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 73750 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73753 $nextpnr_ICESTORM_LC_16$O
.sym 73756 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73759 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 73761 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73762 $PACKER_VCC_NET
.sym 73765 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 73767 $PACKER_VCC_NET
.sym 73768 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 73769 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 73771 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 73773 $PACKER_VCC_NET
.sym 73774 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 73775 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 73777 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 73779 $PACKER_VCC_NET
.sym 73780 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 73781 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 73784 $PACKER_VCC_NET
.sym 73786 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 73787 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 73800 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73802 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73809 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 73817 $PACKER_VCC_NET
.sym 73848 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73857 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 73858 spi_out.spi_master.master_ready
.sym 73859 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73860 spi_out.spi_master.r_SM_CS[0]
.sym 73864 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73866 spi_out.spi_master.r_SM_CS[1]
.sym 73867 $PACKER_VCC_NET
.sym 73870 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 73871 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73874 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 73877 spi_out.spi_master.r_SM_CS[1]
.sym 73878 spi_out.spi_master.master_ready
.sym 73879 spi_out.spi_master.r_SM_CS[0]
.sym 73880 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 73884 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73889 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73895 spi_out.spi_master.master_ready
.sym 73896 spi_out.spi_master.r_SM_CS[1]
.sym 73897 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 73898 spi_out.spi_master.r_SM_CS[0]
.sym 73904 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 73910 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 73913 spi_out.spi_master.r_SM_CS[1]
.sym 73915 spi_out.spi_master.r_SM_CS[0]
.sym 73919 $PACKER_VCC_NET
.sym 73920 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73922 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73923 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73925 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73936 $PACKER_VCC_NET
.sym 73953 $PACKER_VCC_NET
.sym 73958 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 73959 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73967 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 73968 spi_out.start_tx
.sym 73969 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 73970 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 73975 spi_out.spi_master.r_SM_CS[0]
.sym 73981 spi_out.spi_master.r_SM_CS[1]
.sym 73983 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 73989 PIN_16_SB_LUT4_O_I3
.sym 74001 spi_out.spi_master.r_SM_CS[0]
.sym 74003 spi_out.spi_master.r_SM_CS[1]
.sym 74012 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74014 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 74015 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74018 spi_out.start_tx
.sym 74019 PIN_16_SB_LUT4_O_I3
.sym 74039 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74046 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74109 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74148 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74441 PIN_16_SB_LUT4_O_I3
.sym 74452 $PACKER_VCC_NET
.sym 76989 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77067 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 77072 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 77080 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77111 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 77113 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 77114 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77155 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77800 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 77801 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 77802 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 77840 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 77870 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 77876 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 77922 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 77926 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 77930 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 77931 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 77935 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 77936 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 77953 $nextpnr_ICESTORM_LC_1$O
.sym 77955 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 77959 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 77961 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 77965 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 77967 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 77971 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 77974 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 77977 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 77980 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 77983 $nextpnr_ICESTORM_LC_2$I3
.sym 77986 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 77993 $nextpnr_ICESTORM_LC_2$I3
.sym 81148 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81151 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81207 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81216 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 82820 PIN_16$SB_IO_OUT
.sym 86671 PIN_15$SB_IO_OUT
.sym 86795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 86804 PIN_16_SB_LUT4_O_I3
.sym 86805 PIN_16$SB_IO_OUT
.sym 86964 PIN_16_SB_LUT4_O_I3
.sym 86984 PIN_16_SB_LUT4_O_I3
.sym 88147 PIN_21$SB_IO_OUT
.sym 91234 PIN_16$SB_IO_OUT
.sym 93468 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 100503 PIN_21$SB_IO_OUT
.sym 101003 PIN_21$SB_IO_OUT
.sym 101395 PIN_14$SB_IO_OUT
.sym 102701 PIN_15$SB_IO_OUT
.sym 102808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 104669 PIN_21$SB_IO_OUT
.sym 104676 PIN_21$SB_IO_OUT
.sym 104943 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104974 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 105006 CLK$SB_IO_IN_$glb_clk
.sym 105026 PIN_14$SB_IO_OUT
.sym 106622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 106867 PIN_16$SB_IO_OUT
.sym 118604 PIN_15$SB_IO_OUT
.sym 118727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 121328 PIN_14$SB_IO_OUT
.sym 122936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 123181 PIN_16$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134271 PIN_14$SB_IO_OUT
.sym 134379 PIN_15$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134397 PIN_15$SB_IO_OUT
.sym 134499 PIN_15$SB_IO_OUT
.sym 134649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 134678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 134701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134712 PIN_16$SB_IO_OUT
.sym 134722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134727 PIN_16$SB_IO_OUT
.sym 135207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135211 $PACKER_VCC_NET
.sym 135212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135215 $PACKER_VCC_NET
.sym 135217 $nextpnr_ICESTORM_LC_34$I3
.sym 135218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 135219 fft_block.reg_stage.w_cps_reg[13]
.sym 135220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 135221 $nextpnr_ICESTORM_LC_34$COUT
.sym 135222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 135223 fft_block.reg_stage.w_c_reg[10]
.sym 135224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 135225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 135226 fft_block.reg_stage.w_cps_reg[17]
.sym 135227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 135228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 135229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 135232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 135233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135235 $PACKER_VCC_NET
.sym 135236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135241 fft_block.reg_stage.w_cms_reg[16]
.sym 135242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 135243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 135244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 135245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 135246 fft_block.reg_stage.w_cps_reg[17]
.sym 135247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 135248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 135249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 135250 fft_block.reg_stage.w_c_reg[10]
.sym 135251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 135254 fft_block.reg_stage.w_cps_reg[9]
.sym 135255 fft_block.reg_stage.w_c_reg[10]
.sym 135256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135259 fft_block.reg_stage.w_cms_reg[16]
.sym 135260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 135264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135266 fft_block.reg_stage.w_cps_reg[13]
.sym 135267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 135268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 135269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 135271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135275 $PACKER_VCC_NET
.sym 135276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135279 $PACKER_VCC_NET
.sym 135281 $nextpnr_ICESTORM_LC_15$I3
.sym 135284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 135287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 135290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 135291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 135292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 135295 fft_block.reg_stage.w_cps_reg[17]
.sym 135296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 135297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135299 fft_block.reg_stage.w_cps_reg[17]
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135303 fft_block.reg_stage.w_cps_reg[13]
.sym 135304 fft_block.reg_stage.w_c_reg[10]
.sym 135305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135315 fft_block.reg_stage.w_cms_reg[11]
.sym 135316 fft_block.reg_stage.w_cms_reg[10]
.sym 135317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 135327 fft_block.reg_stage.w_cps_reg[13]
.sym 135328 fft_block.reg_stage.w_c_reg[10]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 135332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 135346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 135347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 135348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 135351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 135352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 135353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 135355 $PACKER_VCC_NET
.sym 135356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 135359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 135360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 135361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 135364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 135367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 135368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 135369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135371 fft_block.reg_stage.w_cms_reg[10]
.sym 135372 fft_block.reg_stage.w_cms_reg[11]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 135376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 135379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 135380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 135381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 135383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 135384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 135385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135387 $PACKER_VCC_NET
.sym 135389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 135392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 135394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 135396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 135398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 135399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 135400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 135401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 135403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 135408 fft_block.reg_stage.w_c_reg[10]
.sym 135409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 135412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 135415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 135419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 135422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 135423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 135424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 135427 fft_block.reg_stage.w_cms_reg[10]
.sym 135428 fft_block.reg_stage.w_cms_reg[11]
.sym 135429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 135431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 135433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 135437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 135441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 135449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 135460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 135465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 135467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 135469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 135471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 135473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 135477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 135479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 135487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 135489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 135491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 135494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 135495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 135496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 135497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 135499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 135501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 135503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 135507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 135509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 135511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 135512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 135513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 135515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 135517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 135520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 135521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 135528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 135529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 135535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 135537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 135561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 135582 fft_block.start_calc
.sym 135583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 135597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 135598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 135608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135612 fft_block.start_calc
.sym 135613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 135620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 135621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135627 $PACKER_VCC_NET
.sym 135628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135631 $PACKER_VCC_NET
.sym 135633 $nextpnr_ICESTORM_LC_47$I3
.sym 135634 fft_block.reg_stage.w_c_reg[1]
.sym 135635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 135637 $nextpnr_ICESTORM_LC_47$COUT
.sym 135646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 135654 fft_block.reg_stage.w_cps_reg[8]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 135657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 135658 fft_block.reg_stage.w_cps_reg[4]
.sym 135659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 135661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 135662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 135663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135668 fft_block.reg_stage.w_cps_reg[8]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 135671 $PACKER_VCC_NET
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 135675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 135676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 135677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 135683 $PACKER_VCC_NET
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135686 fft_block.reg_stage.w_c_reg[1]
.sym 135687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 135689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 135690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 135691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 135692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 135693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 135695 fft_block.reg_stage.w_cps_reg[8]
.sym 135696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 135698 fft_block.reg_stage.w_cps_reg[4]
.sym 135699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 135700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 135701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 135702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 135703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 135704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 135705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 135706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135707 fft_block.reg_stage.w_c_reg[1]
.sym 135708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 135709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 135710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 135711 fft_block.reg_stage.w_cps_reg[4]
.sym 135712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 135713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 135714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 135715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 135716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 135717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 135720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 135721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 135724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 135727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 135728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 135729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 135730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 135731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 135732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 135733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 135736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 135739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 135741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 135743 $PACKER_VCC_NET
.sym 135745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 135749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 135751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135755 $PACKER_VCC_NET
.sym 135756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135759 $PACKER_VCC_NET
.sym 135761 $nextpnr_ICESTORM_LC_50$I3
.sym 135764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 135776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135779 $PACKER_VCC_NET
.sym 135781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135791 $PACKER_VCC_NET
.sym 135793 $nextpnr_ICESTORM_LC_24$I3
.sym 135796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 135809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 135818 fft_block.start_calc
.sym 135819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135822 fft_block.start_calc
.sym 135823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 135836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 135856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 135875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 135876 fft_block.start_calc
.sym 135877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 136199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136207 $PACKER_VCC_NET
.sym 136209 $nextpnr_ICESTORM_LC_28$I3
.sym 136212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[4]
.sym 136238 fft_block.reg_stage.w_cps_reg[17]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 136247 fft_block.reg_stage.w_c_reg[10]
.sym 136248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 136249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 136252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 136254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 136255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 136257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136259 $PACKER_VCC_NET
.sym 136261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I3[2]
.sym 136263 fft_block.reg_stage.w_c_reg[10]
.sym 136264 fft_block.reg_stage.w_cps_reg[9]
.sym 136265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136267 fft_block.reg_stage.w_cps_reg[16]
.sym 136268 fft_block.reg_stage.w_c_reg[10]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136270 fft_block.reg_stage.w_cms_in[7]
.sym 136274 fft_block.reg_stage.w_cps_reg[17]
.sym 136275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 136277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 136278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 136279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[3]
.sym 136280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 136281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 136282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 136283 fft_block.reg_stage.w_c_reg[10]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 136286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136287 fft_block.reg_stage.w_cps_reg[13]
.sym 136288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 136290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136291 fft_block.reg_stage.w_cps_reg[13]
.sym 136292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 136293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 136294 fft_block.reg_stage.w_cps_in[8]
.sym 136300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136303 fft_block.reg_stage.w_c_reg[10]
.sym 136304 fft_block.reg_stage.w_cps_reg[16]
.sym 136305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136306 fft_block.reg_stage.w_cps_in[0]
.sym 136310 fft_block.reg_stage.w_cps_in[4]
.sym 136316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 136318 fft_block.reg_stage.w_cps_in[7]
.sym 136323 $PACKER_VCC_NET
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 136326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 136327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 136328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 136330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 136331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 136333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 136334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 136340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 136341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 136342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 136344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 136346 fft_block.reg_stage.w_cms_reg[11]
.sym 136347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 136348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 136352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 136354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 136363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 136367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 136370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[4]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 136374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 136375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 136376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 136378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 136379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 136380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 136384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 136386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 136387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 136388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 136389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 136391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 136392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136395 fft_block.reg_stage.w_cms_reg[11]
.sym 136396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136399 fft_block.reg_stage.w_cms_reg[11]
.sym 136400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 136401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 136403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 136404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 136406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 136410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 136416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 136419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 136420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 136427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 136430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 136432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 136433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 136434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 136435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 136439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136440 fft_block.reg_stage.w_cps_reg[9]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 136442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 136443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 136444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 136447 fft_block.reg_stage.w_cms_reg[10]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 136457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 136458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 136459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 136466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 136467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[1]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_2_O[3]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 136474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 136475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 136479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 136482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 136483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 136484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 136487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 136489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 136495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 136503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 136519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 136521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 136523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 136525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 136527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 136529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 136539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 136548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 136565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 136569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 136575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 136576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 136579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 136580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 136582 fft_block.reg_stage.w_cps_in[0]
.sym 136586 fft_block.reg_stage.w_cms_in[7]
.sym 136590 fft_block.reg_stage.w_cps_in[7]
.sym 136616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 136617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 136619 fft_block.reg_stage.w_cps_reg[7]
.sym 136620 fft_block.reg_stage.w_c_reg[1]
.sym 136621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136623 fft_block.reg_stage.w_cps_reg[8]
.sym 136624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 136625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 136629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 136632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 136635 fft_block.reg_stage.w_c_reg[1]
.sym 136636 fft_block.reg_stage.w_cps_reg[7]
.sym 136637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 136643 fft_block.reg_stage.w_cps_reg[8]
.sym 136644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 136645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136647 fft_block.reg_stage.w_cps_reg[4]
.sym 136648 fft_block.reg_stage.w_c_reg[1]
.sym 136649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136653 fft_block.reg_stage.w_cms_reg[7]
.sym 136654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 136655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 136656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136659 fft_block.reg_stage.w_cps_reg[0]
.sym 136660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 136661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 136663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 136664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136666 fft_block.reg_stage.w_cps_in[8]
.sym 136671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 136672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 136674 fft_block.reg_stage.w_cms_reg[7]
.sym 136675 fft_block.reg_stage.w_c_reg[1]
.sym 136676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 136679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 136680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 136681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 136682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 136683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 136684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 136685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 136687 fft_block.reg_stage.w_c_reg[1]
.sym 136688 fft_block.reg_stage.w_cps_reg[0]
.sym 136689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136690 fft_block.reg_stage.w_cps_reg[8]
.sym 136691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 136693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 136699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 136701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 136703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 136704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 136705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 136709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 136710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 136711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 136712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 136713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 136714 fft_block.reg_stage.w_cms_reg[0]
.sym 136715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 136716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 136718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 136719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 136720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 136721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 136722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 136723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 136724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 136725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 136726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 136727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 136728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 136729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 136733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 136736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 136739 fft_block.reg_stage.w_cms_reg[0]
.sym 136740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 136741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 136743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 136744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 136745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 136747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 136748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 136749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 136750 fft_block.reg_stage.w_cms_reg[0]
.sym 136751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 136752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 136754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 136755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 136756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 136757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 136758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 136759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 136760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 136761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 136762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 136764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 136765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 136766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 136768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 136769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 136772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 136773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 136774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 136775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 136776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 136777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 136778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 136779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 136780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 136781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1[3]
.sym 136782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 136783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 136784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 136785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 136786 fft_block.reg_stage.w_cms_reg[0]
.sym 136787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 136788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 136795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 136796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 136797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136799 $PACKER_VCC_NET
.sym 136801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 136803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 136804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 136805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_I1_SB_LUT4_O_1_I3[3]
.sym 136820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 136832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 136833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 136841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 136844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 136845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 136848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 136849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 136860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 136872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 136873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 136878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 136899 fft_block.start_calc
.sym 136900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 136901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 137254 fft_block.reg_stage.w_cps_in[4]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 137269 fft_block.reg_stage.w_cms_reg[25]
.sym 137270 fft_block.reg_stage.w_c_in[1]
.sym 137274 fft_block.reg_stage.w_cps_in[0]
.sym 137282 fft_block.reg_stage.w_cms_in[7]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 137296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137302 fft_block.reg_stage.w_cms_reg[25]
.sym 137303 fft_block.reg_stage.w_c_reg[17]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 137314 fft_block.reg_stage.w_c_in[1]
.sym 137319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137327 $PACKER_VCC_NET
.sym 137329 $nextpnr_ICESTORM_LC_32$I3
.sym 137332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137333 $nextpnr_ICESTORM_LC_32$COUT
.sym 137334 fft_block.reg_stage.w_cms_in[0]
.sym 137339 fft_block.reg_stage.w_cps_reg[18]
.sym 137340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 137341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 137347 fft_block.reg_stage.w_cps_reg[22]
.sym 137348 fft_block.reg_stage.w_c_reg[17]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 137352 fft_block.reg_stage.w_cps_in[8]
.sym 137353 fft_block.reg_stage.c_map.stage_data[0]
.sym 137355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 137356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 137357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 137358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 137360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137365 fft_block.reg_stage.c_map.stage_data[0]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 137370 fft_block.reg_stage.w_cms_in[1]
.sym 137375 fft_block.reg_stage.w_cms_reg[10]
.sym 137376 fft_block.reg_stage.w_cms_reg[11]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137378 fft_block.reg_stage.w_cms_in[0]
.sym 137382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 137384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 137385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 137387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 137391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 137395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137398 fft_block.reg_stage.w_cms_in[1]
.sym 137404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[2]
.sym 137407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I3[1]
.sym 137410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 137411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 137412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 137419 $PACKER_VCC_NET
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 137422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 137424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 137426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 137428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 137431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 137432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 137435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 137453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 137456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137462 fft_block.reg_stage.w_cms_reg[11]
.sym 137463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137478 fft_block.reg_stage.w_cms_in[1]
.sym 137486 fft_block.reg_stage.w_cms_in[0]
.sym 137490 fft_block.reg_stage.w_c_in[1]
.sym 137495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137498 fft_block.reg_stage.w_cps_in[4]
.sym 137507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 137511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 137515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 137546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 137550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 137554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 137558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 137562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 137566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 137572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 137573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 137574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 137575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 137576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 137578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 137579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 137580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 137581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 137582 fft_block.reg_stage.w_c_reg[10]
.sym 137583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 137587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 137588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 137589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 137590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 137591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 137593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 137594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 137595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 137598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 137599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 137600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 137601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 137603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 137604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 137605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137606 fft_block.reg_stage.w_c_reg[8]
.sym 137607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 137608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137610 fft_block.reg_stage.w_c_reg[10]
.sym 137611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137614 fft_block.reg_stage.w_c_reg[11]
.sym 137615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137618 fft_block.reg_stage.w_c_reg[15]
.sym 137619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137622 fft_block.reg_stage.w_c_reg[11]
.sym 137623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137626 fft_block.reg_stage.w_c_reg[11]
.sym 137627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137633 fft_block.reg_stage.w_cps_in[7]
.sym 137634 fft_block.reg_stage.w_c_reg[10]
.sym 137635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 137637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 137643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 137644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 137646 fft_block.reg_stage.w_c_in[7]
.sym 137653 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 137658 fft_block.reg_stage.w_c_in[0]
.sym 137664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 137665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 137666 fft_block.reg_stage.w_c_in[3]
.sym 137670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137671 fft_block.reg_stage.w_c_reg[1]
.sym 137672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 137673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137679 fft_block.reg_stage.w_c_reg[1]
.sym 137680 fft_block.reg_stage.w_cps_reg[4]
.sym 137681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 137683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 137684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 137687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 137688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137691 fft_block.reg_stage.w_cms_reg[1]
.sym 137692 fft_block.reg_stage.w_cms_reg[0]
.sym 137693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137695 fft_block.reg_stage.w_cms_reg[1]
.sym 137696 fft_block.reg_stage.w_cms_reg[0]
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 137706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 137707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 137708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 137709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 137713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 137715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 137718 fft_block.reg_stage.w_c_reg[1]
.sym 137719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 137722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 137723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 137724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 137726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 137728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 137729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 137730 fft_block.reg_stage.w_cps_reg[4]
.sym 137731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 137732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 137733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 137736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 137737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 137740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 137741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137743 fft_block.reg_stage.w_cms_reg[1]
.sym 137744 fft_block.reg_stage.w_cms_reg[0]
.sym 137745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 137748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 137749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 137751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 137759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 137760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 137761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 137765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 137767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 137768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 137769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[3]
.sym 137770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 137771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 137772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 137773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 137774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 137779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 137780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[0]
.sym 137783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 137784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[2]
.sym 137785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 137787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 137788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 137789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 137791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 137792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 137795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 137796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 137799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 137801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 137803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 137804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 137805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137807 fft_block.reg_stage.w_cms_reg[1]
.sym 137808 fft_block.reg_stage.w_cms_reg[0]
.sym 137809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 137811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 137812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 137813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 137815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 137817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 137819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 137820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137822 fft_block.reg_stage.w_cms_reg[1]
.sym 137823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I0[1]
.sym 137824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 137828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2[0]
.sym 137829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 137831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 137833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 137835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 137837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 137839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 137843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 137845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 137847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 137849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 137853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 137857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 137859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 137861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 137863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 137865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 137867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 137869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 137875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 137877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 137887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 137889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 137891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 137893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 137902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 137903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 137904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 137905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 137922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 137945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138255 $PACKER_VCC_NET
.sym 138257 $nextpnr_ICESTORM_LC_13$I3
.sym 138260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 138267 fft_block.reg_stage.w_cps_reg[26]
.sym 138268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 138269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138270 fft_block.reg_stage.w_cps_in[0]
.sym 138275 fft_block.reg_stage.w_cps_reg[25]
.sym 138276 fft_block.reg_stage.w_c_reg[17]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138279 fft_block.reg_stage.w_cps_reg[25]
.sym 138280 fft_block.reg_stage.w_c_reg[17]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138282 fft_block.reg_stage.w_c_reg[17]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 138284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 138286 fft_block.reg_stage.w_cps_in[7]
.sym 138290 fft_block.reg_stage.w_cps_reg[26]
.sym 138291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 138295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 138296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 138298 fft_block.reg_stage.w_cps_reg[26]
.sym 138299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 138300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138302 fft_block.reg_stage.w_cps_in[8]
.sym 138306 fft_block.reg_stage.w_cps_reg[22]
.sym 138307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 138308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3[3]
.sym 138322 fft_block.reg_stage.w_cps_reg[22]
.sym 138323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 138326 fft_block.reg_stage.w_c_reg[17]
.sym 138327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 138330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 138334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 138336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 138340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138351 $PACKER_VCC_NET
.sym 138353 $nextpnr_ICESTORM_LC_26$I3
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 138357 $nextpnr_ICESTORM_LC_26$COUT
.sym 138358 fft_block.reg_stage.w_cps_in[4]
.sym 138362 fft_block.reg_stage.w_c_in[1]
.sym 138367 fft_block.reg_stage.w_cms_reg[18]
.sym 138368 fft_block.reg_stage.w_cms_reg[19]
.sym 138369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138371 fft_block.reg_stage.w_cms_reg[19]
.sym 138372 fft_block.reg_stage.w_cms_reg[18]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138378 fft_block.reg_stage.w_cms_in[1]
.sym 138385 fft_block.reg_stage.c_map.stage_data[0]
.sym 138386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 138387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 138388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 138389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 138392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138394 fft_block.reg_stage.w_cms_reg[18]
.sym 138395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[3]
.sym 138398 fft_block.reg_stage.w_cms_in[0]
.sym 138404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 138407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 138410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 138412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 138419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 138420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 138421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 138423 fft_block.reg_stage.w_cms_reg[19]
.sym 138424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 138425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 138426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 138430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[1]
.sym 138431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 138434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138435 fft_block.reg_stage.w_cms_reg[19]
.sym 138436 fft_block.reg_stage.w_cms_reg[18]
.sym 138437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 138439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 138440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 138441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138442 fft_block.reg_stage.w_c_in[3]
.sym 138448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 138449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 138450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 138457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 138459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 138460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 138461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 138462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 138473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 138476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 138477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 138486 fft_block.reg_stage.w_c_in[7]
.sym 138492 fft_block.reg_stage.w_cps_in[8]
.sym 138493 fft_block.reg_stage.c_map.stage_data[0]
.sym 138495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 138501 fft_block.reg_stage.w_c_in[7]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 138513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 138517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 138521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 138537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 138539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 138541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 138542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 138543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 138544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 138546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 138547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 138548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 138551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[3]
.sym 138553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count[4]
.sym 138555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 138556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 138557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138559 fft_block.reg_stage.w_c_reg[16]
.sym 138560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 138562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 138563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 138564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 138565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 138571 fft_block.reg_stage.w_c_map_addr[0]
.sym 138572 fft_block.reg_stage.w_c_map_addr[1]
.sym 138573 fft_block.reg_stage.w_we_c_map
.sym 138586 fft_block.reg_stage.w_c_in[7]
.sym 138590 fft_block.reg_stage.w_c_in[0]
.sym 138595 fft_block.reg_stage.w_c_map_addr[1]
.sym 138596 fft_block.reg_stage.w_c_map_addr[0]
.sym 138597 fft_block.reg_stage.w_we_c_map
.sym 138600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 138604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 138607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 138611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 138615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 138617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138620 fft_block.reg_stage.w_input_regs[23]
.sym 138621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 138623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138624 fft_block.reg_stage.w_input_regs[23]
.sym 138625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 138627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 138631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 138667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138668 fft_block.reg_stage.w_input_regs[29]
.sym 138669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 138670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138672 fft_block.reg_stage.w_input_regs[17]
.sym 138673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 138675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138676 fft_block.reg_stage.w_input_regs[31]
.sym 138677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138680 fft_block.reg_stage.w_input_regs[28]
.sym 138681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 138683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138684 fft_block.reg_stage.w_input_regs[81]
.sym 138685 fft_block.reg_stage.w_input_regs[17]
.sym 138687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138688 fft_block.reg_stage.w_input_regs[31]
.sym 138689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138692 fft_block.reg_stage.w_input_regs[30]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 138694 fft_block.reg_stage.w_c_in[7]
.sym 138699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138700 fft_block.reg_stage.w_input_regs[28]
.sym 138701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 138702 fft_block.reg_stage.w_c_in[0]
.sym 138707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138708 fft_block.reg_stage.w_input_regs[29]
.sym 138709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 138711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138712 fft_block.reg_stage.w_input_regs[30]
.sym 138713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 138716 fft_block.reg_stage.w_cps_in[8]
.sym 138717 fft_block.reg_stage.c_map.stage_data[0]
.sym 138719 fft_block.reg_stage.w_c_map_addr[1]
.sym 138720 fft_block.reg_stage.w_c_map_addr[0]
.sym 138721 fft_block.reg_stage.w_we_c_map
.sym 138722 fft_block.reg_stage.w_c_in[3]
.sym 138727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138754 fft_block.reg_stage.w_input_regs[87]
.sym 138757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138767 $PACKER_VCC_NET
.sym 138769 $nextpnr_ICESTORM_LC_43$I3
.sym 138770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 138772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 138773 $nextpnr_ICESTORM_LC_43$COUT
.sym 138774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 138775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 138776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138780 fft_block.reg_stage.w_cps_reg[0]
.sym 138781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 138783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 138784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 138785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[1]
.sym 138788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I3[0]
.sym 138789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 138791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138794 fft_block.reg_stage.w_cms_reg[0]
.sym 138795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 138800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 138801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 138804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 138813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 138815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 138816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 138817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 138818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 138821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138826 fft_block.reg_stage.w_c_reg[1]
.sym 138827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138831 fft_block.reg_stage.w_c_reg[0]
.sym 138832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 138838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 138855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 138856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 138858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 138863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 138865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 138866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 138873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 138875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 138876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 138877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 138878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 138879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 138880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 138881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 138882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 138887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 138889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 138890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 138896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 138897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 138906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 138919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 138921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 138935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 138937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 138941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 138945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 138949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 138965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 138979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 138980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 138981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 139271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139275 $PACKER_VCC_NET
.sym 139276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139279 $PACKER_VCC_NET
.sym 139281 $nextpnr_ICESTORM_LC_21$I3
.sym 139284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 139285 $nextpnr_ICESTORM_LC_21$COUT
.sym 139287 fft_block.reg_stage.w_cps_reg[22]
.sym 139288 fft_block.reg_stage.w_c_reg[17]
.sym 139289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139291 $PACKER_VCC_NET
.sym 139292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139294 fft_block.reg_stage.w_cms_in[7]
.sym 139299 fft_block.reg_stage.w_cps_reg[26]
.sym 139300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 139301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139302 fft_block.reg_stage.w_cps_reg[22]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 139304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 139305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 139307 fft_block.reg_stage.w_c_reg[17]
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 139310 fft_block.reg_stage.w_cps_in[7]
.sym 139314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 139315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 139316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 139317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 139318 fft_block.reg_stage.w_cps_reg[26]
.sym 139319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 139320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 139323 fft_block.reg_stage.w_cps_reg[26]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139327 fft_block.reg_stage.w_cps_reg[18]
.sym 139328 fft_block.reg_stage.w_c_reg[17]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139330 fft_block.reg_stage.w_cps_in[8]
.sym 139335 $PACKER_VCC_NET
.sym 139337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 139340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 139341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 139342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 139343 fft_block.reg_stage.w_c_reg[17]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 139346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 139347 fft_block.reg_stage.w_cps_reg[22]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 139350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 139351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 139352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 139356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 139362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 139363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 139364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 139369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 139371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 139372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 139374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 139376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 139378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 139379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 139380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 139381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 139383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 139384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 139385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[4]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 139392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 139393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 139394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 139395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 139396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 139400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 139402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 139403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 139404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 139405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 139412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 139413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 139415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 139416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 139417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139418 fft_block.reg_stage.w_cms_reg[18]
.sym 139419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 139423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 139428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 139429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139430 fft_block.reg_stage.w_cms_reg[18]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 139435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 139447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 139450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 139451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 139459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139460 fft_block.reg_stage.w_cps_reg[18]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I3[2]
.sym 139462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 139464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139472 fft_block.reg_stage.w_input_regs[39]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 139479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 139483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139484 fft_block.reg_stage.w_input_regs[38]
.sym 139485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 139487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 139490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 139492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 139497 fft_block.reg_stage.w_input_regs[38]
.sym 139498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 139500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139501 fft_block.reg_stage.w_input_regs[36]
.sym 139502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139504 fft_block.reg_stage.w_input_regs[39]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 139510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 139512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139513 fft_block.reg_stage.w_input_regs[38]
.sym 139515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 139518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139519 fft_block.reg_stage.w_input_regs[39]
.sym 139520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 139525 fft_block.reg_stage.w_input_regs[36]
.sym 139527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 139563 fft_block.reg_stage.w_c_reg[19]
.sym 139564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 139567 fft_block.reg_stage.w_c_reg[19]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 139570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 139571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 139572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 139574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 139575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 139576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 139578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 139579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 139580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 139583 fft_block.reg_stage.w_c_reg[23]
.sym 139584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 139587 fft_block.reg_stage.w_c_reg[19]
.sym 139588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 139592 fft_block.reg_stage.c_map.stage_data[0]
.sym 139593 fft_block.reg_stage.w_cps_in[8]
.sym 139594 fft_block.start_calc
.sym 139595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 139596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 139597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 139599 fft_block.reg_stage.w_c_map_addr[1]
.sym 139600 fft_block.reg_stage.w_c_map_addr[0]
.sym 139601 fft_block.reg_stage.w_we_c_map
.sym 139605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 139616 fft_block.reg_stage.w_cps_in[8]
.sym 139617 fft_block.reg_stage.c_map.stage_data[0]
.sym 139619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 139620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 139621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 139623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139624 fft_block.reg_stage.w_input_regs[21]
.sym 139625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 139627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139628 fft_block.reg_stage.w_input_regs[22]
.sym 139629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 139631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 139634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 139636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139637 fft_block.reg_stage.w_input_regs[20]
.sym 139639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139640 fft_block.reg_stage.w_input_regs[22]
.sym 139641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 139643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 139644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139648 fft_block.reg_stage.w_input_regs[21]
.sym 139649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 139650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 139653 fft_block.reg_stage.w_input_regs[20]
.sym 139656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 139657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 139659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 139663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 139664 fft_block.reg_stage.w_input_regs[18]
.sym 139665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 139667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 139668 fft_block.reg_stage.w_input_regs[20]
.sym 139669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 139671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 139673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139676 fft_block.reg_stage.w_input_regs[17]
.sym 139677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 139679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 139682 fft_block.reg_stage.w_input_regs[17]
.sym 139683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 139684 fft_block.reg_stage.w_input_regs[16]
.sym 139685 fft_block.reg_stage.w_input_regs[80]
.sym 139687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139688 fft_block.reg_stage.w_input_regs[26]
.sym 139689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 139703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139704 fft_block.reg_stage.w_input_regs[27]
.sym 139705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 139710 fft_block.reg_stage.w_input_regs[88]
.sym 139711 fft_block.reg_stage.w_input_regs[24]
.sym 139712 fft_block.reg_stage.w_input_regs[25]
.sym 139713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 139714 fft_block.w_fft_in[9]
.sym 139721 fft_block.reg_stage.w_input_regs[84]
.sym 139725 fft_block.reg_stage.w_input_regs[83]
.sym 139727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139728 fft_block.reg_stage.w_input_regs[26]
.sym 139729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 139730 fft_block.reg_stage.w_input_regs[25]
.sym 139731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 139732 fft_block.reg_stage.w_input_regs[24]
.sym 139733 fft_block.reg_stage.w_input_regs[88]
.sym 139737 fft_block.reg_stage.w_input_regs[81]
.sym 139741 fft_block.reg_stage.w_input_regs[80]
.sym 139743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139744 fft_block.reg_stage.w_input_regs[27]
.sym 139745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 139749 fft_block.reg_stage.w_input_regs[85]
.sym 139751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139778 fft_block.reg_stage.w_input_regs[95]
.sym 139781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139792 fft_block.reg_stage.w_input_regs[65]
.sym 139793 fft_block.reg_stage.w_input_regs[1]
.sym 139797 fft_block.reg_stage.w_input_regs[86]
.sym 139817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 139821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 139823 fft_block.reg_stage.w_c_reg[7]
.sym 139824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139831 fft_block.reg_stage.w_c_reg[3]
.sym 139832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139835 fft_block.reg_stage.w_input_regs[7]
.sym 139836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 139837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139840 fft_block.reg_stage.w_input_regs[7]
.sym 139841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 139842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 139843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139844 fft_block.reg_stage.w_input_regs[7]
.sym 139845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 139847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139848 fft_block.reg_stage.w_input_regs[6]
.sym 139849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 139851 fft_block.reg_stage.w_c_reg[3]
.sym 139852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139854 fft_block.reg_stage.w_c_reg[1]
.sym 139855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 139857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 139859 fft_block.reg_stage.w_c_reg[3]
.sym 139860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[1]
.sym 139862 fft_block.reg_stage.w_c_reg[1]
.sym 139863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 139865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 139867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 139870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 139873 fft_block.reg_stage.w_input_regs[6]
.sym 139874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 139876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139877 fft_block.reg_stage.w_input_regs[6]
.sym 139879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 139884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 139888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 139889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 139893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 139897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 139899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 139900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 139905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 139906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 139907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 139908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 139909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 139915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 139917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 139920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[3]
.sym 139921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count[4]
.sym 139923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 139925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 139926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 139927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 139928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 139929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 139931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 139933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 139934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 139935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 139936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[2]
.sym 139937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[3]
.sym 139946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 139951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 139953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 139954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 139958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 139970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 139984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 139985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 139991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 139993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 139994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 139996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 139997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 140001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 140003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 140005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 140294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140316 fft_block.reg_stage.w_c_reg[17]
.sym 140317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 140319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 140323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140331 $PACKER_VCC_NET
.sym 140332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140335 $PACKER_VCC_NET
.sym 140337 $nextpnr_ICESTORM_LC_39$I3
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 140343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 140346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 140358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 140362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 140364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 140366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 140367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 140371 fft_block.reg_stage.w_cms_reg[18]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 140378 fft_block.reg_stage.w_cms_reg[18]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 140382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_SB_LUT4_O_I3[2]
.sym 140384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 140385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 140387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[3]
.sym 140388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 140392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 140398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 140400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 140402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 140403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 140406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 140407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[2]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I2[1]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 140410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 140411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 140414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 140418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 140419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 140420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[2]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I2[1]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 140427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 140428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 140431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 140432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 140434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 140435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 140436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 140443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 140447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 140448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 140452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140482 fft_block.reg_stage.w_input_regs[103]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140488 fft_block.reg_stage.w_input_regs[37]
.sym 140489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 140490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 140500 fft_block.reg_stage.w_input_regs[36]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 140505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 140509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140512 fft_block.reg_stage.w_input_regs[37]
.sym 140513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 140514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140518 fft_block.reg_stage.w_c_in[3]
.sym 140522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140524 fft_block.reg_stage.w_input_regs[33]
.sym 140525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 140528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 140531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 140534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140536 fft_block.reg_stage.w_input_regs[33]
.sym 140537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 140539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 140543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 140544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140546 fft_block.reg_stage.w_c_in[0]
.sym 140550 fft_block.reg_stage.w_c_reg[17]
.sym 140551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140554 fft_block.reg_stage.w_c_reg[17]
.sym 140555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140560 fft_block.reg_stage.w_input_regs[43]
.sym 140561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140562 fft_block.reg_stage.w_input_regs[104]
.sym 140563 fft_block.reg_stage.w_input_regs[40]
.sym 140564 fft_block.reg_stage.w_input_regs[41]
.sym 140565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 140566 fft_block.reg_stage.w_c_reg[17]
.sym 140567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 140569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 140571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140572 fft_block.reg_stage.w_input_regs[43]
.sym 140573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 140575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140576 fft_block.reg_stage.w_input_regs[42]
.sym 140577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140580 fft_block.reg_stage.w_input_regs[42]
.sym 140581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140584 fft_block.reg_stage.w_input_regs[47]
.sym 140585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140588 fft_block.reg_stage.w_input_regs[44]
.sym 140589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140592 fft_block.reg_stage.w_input_regs[44]
.sym 140593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 140595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140596 fft_block.reg_stage.w_input_regs[45]
.sym 140597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 140599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140600 fft_block.reg_stage.w_input_regs[45]
.sym 140601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 140603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140604 fft_block.reg_stage.w_input_regs[46]
.sym 140605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 140607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140608 fft_block.reg_stage.w_input_regs[46]
.sym 140609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 140611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140612 fft_block.reg_stage.w_input_regs[47]
.sym 140613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 140618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 140622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 140626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 140634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 140638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 140642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 140646 fft_block.w_fft_in[0]
.sym 140654 fft_block.w_fft_in[1]
.sym 140661 fft_block.start_calc
.sym 140669 fft_block.reg_stage.w_cps_in[8]
.sym 140680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140681 fft_block.reg_stage.w_input_regs[19]
.sym 140683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140684 fft_block.reg_stage.w_input_regs[90]
.sym 140685 fft_block.reg_stage.w_input_regs[26]
.sym 140687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 140688 fft_block.reg_stage.w_input_regs[18]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 140690 fft_block.reg_stage.w_input_regs[89]
.sym 140691 fft_block.reg_stage.w_input_regs[25]
.sym 140692 fft_block.reg_stage.w_input_regs[88]
.sym 140693 fft_block.reg_stage.w_input_regs[24]
.sym 140694 fft_block.reg_stage.w_input_regs[88]
.sym 140695 fft_block.reg_stage.w_input_regs[24]
.sym 140696 fft_block.reg_stage.w_input_regs[89]
.sym 140697 fft_block.reg_stage.w_input_regs[25]
.sym 140699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140700 fft_block.reg_stage.w_input_regs[91]
.sym 140701 fft_block.reg_stage.w_input_regs[27]
.sym 140703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140704 fft_block.reg_stage.w_input_regs[19]
.sym 140705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 140708 fft_block.reg_stage.w_input_regs[80]
.sym 140709 fft_block.reg_stage.w_input_regs[16]
.sym 140710 fft_block.w_fft_in[0]
.sym 140714 fft_block.w_fft_in[8]
.sym 140718 fft_block.w_fft_in[9]
.sym 140722 fft_block.w_fft_in[1]
.sym 140726 fft_block.w_fft_in[4]
.sym 140733 fft_block.reg_stage.w_input_regs[82]
.sym 140735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140736 fft_block.reg_stage.w_input_regs[81]
.sym 140737 fft_block.reg_stage.w_input_regs[17]
.sym 140738 fft_block.w_fft_in[3]
.sym 140745 fft_block.reg_stage.w_input_regs[88]
.sym 140749 fft_block.reg_stage.w_input_regs[89]
.sym 140753 fft_block.reg_stage.w_input_regs[90]
.sym 140757 fft_block.reg_stage.w_input_regs[72]
.sym 140761 fft_block.reg_stage.w_input_regs[73]
.sym 140765 fft_block.reg_stage.w_input_regs[92]
.sym 140769 fft_block.reg_stage.w_input_regs[91]
.sym 140771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140772 fft_block.reg_stage.w_input_regs[92]
.sym 140773 fft_block.reg_stage.w_input_regs[28]
.sym 140775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140802 fft_block.reg_stage.w_input_regs[79]
.sym 140805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140806 fft_block.w_fft_in[1]
.sym 140813 fft_block.reg_stage.w_input_regs[78]
.sym 140815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140816 fft_block.reg_stage.w_input_regs[12]
.sym 140817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 140819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140820 fft_block.reg_stage.w_input_regs[12]
.sym 140821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 140823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140824 fft_block.reg_stage.w_input_regs[14]
.sym 140825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 140831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140832 fft_block.reg_stage.w_input_regs[13]
.sym 140833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 140834 fft_block.reg_stage.w_input_regs[72]
.sym 140835 fft_block.reg_stage.w_input_regs[8]
.sym 140836 fft_block.reg_stage.w_input_regs[9]
.sym 140837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 140839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140840 fft_block.reg_stage.w_input_regs[15]
.sym 140841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 140843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140844 fft_block.reg_stage.w_input_regs[15]
.sym 140845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 140847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140848 fft_block.reg_stage.w_input_regs[13]
.sym 140849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 140854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 140855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140856 fft_block.reg_stage.w_input_regs[1]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 140858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 140860 fft_block.reg_stage.w_input_regs[1]
.sym 140861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 140862 fft_block.w_fft_in[0]
.sym 140867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140868 fft_block.reg_stage.w_input_regs[14]
.sym 140869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 140871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 140911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 140915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140916 fft_block.reg_stage.w_input_regs[5]
.sym 140917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 140919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140920 fft_block.reg_stage.w_input_regs[5]
.sym 140921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 140924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 140927 fft_block.reg_stage.w_c_map_addr[1]
.sym 140928 fft_block.stage[0]
.sym 140929 fft_block.reg_stage.w_c_map_addr[0]
.sym 140931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 140934 fft_block.reg_stage.w_c_map_addr[1]
.sym 140935 fft_block.reg_stage.w_c_map_addr[0]
.sym 140936 fft_block.fill_regs
.sym 140937 fft_block.reg_stage.c_map.state[0]
.sym 140938 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 140945 fft_block.reg_stage.w_c_map_addr[0]
.sym 140952 fft_block.stage[1]
.sym 140953 fft_block.reg_stage.c_map.state[0]
.sym 140955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 140959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 140960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140964 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 140965 fft_block.stage[0]
.sym 140969 fft_block.reg_stage.c_map.state[0]
.sym 140984 fft_block.reg_stage.w_c_map_addr[1]
.sym 140985 fft_block.reg_stage.w_c_map_addr[0]
.sym 140990 fft_block.reg_stage.w_c_map_addr[1]
.sym 140991 fft_block.reg_stage.w_c_map_addr[0]
.sym 140992 fft_block.fill_regs
.sym 140993 fft_block.reg_stage.c_map.state[0]
.sym 140994 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 141018 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 141321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 141330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 141340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 141341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 141348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 141350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 141353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 141357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 141361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 141375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 141387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 141389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 141391 $PACKER_VCC_NET
.sym 141392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 141393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 141395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 141397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 141399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 141401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 141404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 141405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 141407 $PACKER_VCC_NET
.sym 141409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 141411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 141413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 141419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 141427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 141429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 141439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 141441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 141450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 141451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 141460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 141463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 141471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 141473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 141482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 141489 fft_block.reg_stage.w_input_regs[100]
.sym 141490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 141497 fft_block.reg_stage.w_input_regs[101]
.sym 141501 fft_block.reg_stage.w_input_regs[96]
.sym 141505 fft_block.reg_stage.w_input_regs[98]
.sym 141506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 141512 fft_block.reg_stage.w_input_regs[96]
.sym 141513 fft_block.reg_stage.w_input_regs[32]
.sym 141515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141516 fft_block.reg_stage.w_input_regs[34]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 141519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141520 fft_block.reg_stage.w_input_regs[34]
.sym 141521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 141522 fft_block.reg_stage.w_input_regs[33]
.sym 141523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 141524 fft_block.reg_stage.w_input_regs[32]
.sym 141525 fft_block.reg_stage.w_input_regs[96]
.sym 141528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141529 fft_block.reg_stage.w_input_regs[35]
.sym 141533 fft_block.reg_stage.w_input_regs[99]
.sym 141535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141536 fft_block.reg_stage.w_input_regs[35]
.sym 141537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 141538 fft_block.w_fft_in[0]
.sym 141543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141544 fft_block.reg_stage.w_input_regs[106]
.sym 141545 fft_block.reg_stage.w_input_regs[42]
.sym 141547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141548 fft_block.reg_stage.w_input_regs[97]
.sym 141549 fft_block.reg_stage.w_input_regs[33]
.sym 141566 fft_block.reg_stage.w_input_regs[104]
.sym 141567 fft_block.reg_stage.w_input_regs[40]
.sym 141568 fft_block.reg_stage.w_input_regs[105]
.sym 141569 fft_block.reg_stage.w_input_regs[41]
.sym 141574 fft_block.reg_stage.w_input_regs[105]
.sym 141575 fft_block.reg_stage.w_input_regs[41]
.sym 141576 fft_block.reg_stage.w_input_regs[104]
.sym 141577 fft_block.reg_stage.w_input_regs[40]
.sym 141578 fft_block.w_fft_in[10]
.sym 141585 fft_block.reg_stage.w_input_regs[106]
.sym 141589 fft_block.reg_stage.w_input_regs[110]
.sym 141593 fft_block.reg_stage.w_input_regs[105]
.sym 141598 fft_block.reg_stage.w_input_regs[41]
.sym 141599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 141600 fft_block.reg_stage.w_input_regs[40]
.sym 141601 fft_block.reg_stage.w_input_regs[104]
.sym 141602 fft_block.w_fft_in[12]
.sym 141607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141634 fft_block.reg_stage.w_input_regs[111]
.sym 141637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 141661 fft_block.reg_stage.w_input_regs[104]
.sym 141669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 141686 fft_block.w_fft_in[12]
.sym 141702 fft_block.w_fft_in[2]
.sym 141707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141708 fft_block.reg_stage.w_input_regs[90]
.sym 141709 fft_block.reg_stage.w_input_regs[26]
.sym 141710 fft_block.w_fft_in[13]
.sym 141714 fft_block.w_fft_in[15]
.sym 141727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141728 fft_block.reg_stage.w_input_regs[91]
.sym 141729 fft_block.reg_stage.w_input_regs[27]
.sym 141734 fft_block.w_fft_in[10]
.sym 141738 fft_block.w_fft_in[12]
.sym 141742 fft_block.w_fft_in[5]
.sym 141746 fft_block.w_fft_in[7]
.sym 141751 fft_block.reg_stage.w_index_out[1]
.sym 141752 fft_block.reg_stage.w_index_out[0]
.sym 141753 fft_block.reg_stage.w_index_out[2]
.sym 141754 fft_block.w_fft_in[14]
.sym 141758 fft_block.w_fft_in[11]
.sym 141765 fft_block.reg_stage.w_input_regs[93]
.sym 141767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141768 fft_block.reg_stage.w_input_regs[92]
.sym 141769 fft_block.reg_stage.w_input_regs[28]
.sym 141770 fft_block.w_fft_in[9]
.sym 141774 fft_block.reg_stage.w_input_regs[73]
.sym 141775 fft_block.reg_stage.w_input_regs[9]
.sym 141776 fft_block.reg_stage.w_input_regs[72]
.sym 141777 fft_block.reg_stage.w_input_regs[8]
.sym 141778 fft_block.w_fft_in[10]
.sym 141782 fft_block.w_fft_in[8]
.sym 141790 fft_block.reg_stage.w_input_regs[9]
.sym 141791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 141792 fft_block.reg_stage.w_input_regs[8]
.sym 141793 fft_block.reg_stage.w_input_regs[72]
.sym 141797 fft_block.reg_stage.w_input_regs[74]
.sym 141799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141800 fft_block.reg_stage.w_input_regs[11]
.sym 141801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 141803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141804 fft_block.reg_stage.w_input_regs[10]
.sym 141805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 141806 fft_block.w_fft_in[10]
.sym 141811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141812 fft_block.reg_stage.w_input_regs[11]
.sym 141813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 141814 fft_block.w_fft_in[11]
.sym 141818 fft_block.w_fft_in[9]
.sym 141823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141824 fft_block.reg_stage.w_input_regs[10]
.sym 141825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 141826 fft_block.w_fft_in[8]
.sym 141830 fft_block.w_fft_in[13]
.sym 141834 fft_block.w_fft_in[1]
.sym 141838 fft_block.w_fft_in[12]
.sym 141842 fft_block.w_fft_in[3]
.sym 141846 fft_block.w_fft_in[5]
.sym 141851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 141852 fft_block.reg_stage.w_input_regs[65]
.sym 141853 fft_block.reg_stage.w_input_regs[1]
.sym 141855 fft_block.reg_stage.w_index_out[0]
.sym 141856 fft_block.reg_stage.w_index_out[1]
.sym 141857 fft_block.reg_stage.w_index_out[2]
.sym 141858 fft_block.w_fft_in[14]
.sym 141862 fft_block.w_fft_in[0]
.sym 141866 fft_block.w_fft_in[7]
.sym 141870 fft_block.w_fft_in[6]
.sym 141877 fft_block.reg_stage.w_input_regs[64]
.sym 141880 fft_block.reg_stage.w_input_regs[64]
.sym 141881 fft_block.reg_stage.w_input_regs[0]
.sym 141885 fft_block.reg_stage.w_input_regs[65]
.sym 141886 fft_block.reg_stage.w_input_regs[1]
.sym 141887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 141888 fft_block.reg_stage.w_input_regs[0]
.sym 141889 fft_block.reg_stage.w_input_regs[64]
.sym 141890 fft_block.w_fft_in[2]
.sym 141895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141922 fft_block.reg_stage.w_input_regs[71]
.sym 141925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 141928 fft_block.reg_stage.w_input_regs[4]
.sym 141929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 141932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 141935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 141936 fft_block.reg_stage.w_input_regs[4]
.sym 141937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 141939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141940 fft_block.reg_stage.w_input_regs[3]
.sym 141941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 141942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 141947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141948 fft_block.reg_stage.w_input_regs[2]
.sym 141949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 141951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 141955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141956 fft_block.reg_stage.w_input_regs[2]
.sym 141957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 141963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 141970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 141974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 141978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 141984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141985 fft_block.reg_stage.w_input_regs[3]
.sym 141987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 141989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142010 fft_block.fill_regs
.sym 142342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 142344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 142345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 142353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 142363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 142365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 142368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 142369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 142375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 142377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 142379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 142383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 142387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 142389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 142391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 142393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 142395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 142399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 142403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 142406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 142410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 142414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 142422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 142426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 142430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 142434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 142438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 142445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 142458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 142462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 142473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 142474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 142481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 142482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 142489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 142493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 142497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 142498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 142505 fft_block.reg_stage.w_input_regs[102]
.sym 142506 fft_block.reg_stage.w_input_regs[120]
.sym 142507 fft_block.reg_stage.w_input_regs[56]
.sym 142508 fft_block.reg_stage.w_input_regs[121]
.sym 142509 fft_block.reg_stage.w_input_regs[57]
.sym 142511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142512 fft_block.reg_stage.w_input_regs[101]
.sym 142513 fft_block.reg_stage.w_input_regs[37]
.sym 142515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142516 fft_block.reg_stage.w_input_regs[102]
.sym 142517 fft_block.reg_stage.w_input_regs[38]
.sym 142519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142520 fft_block.reg_stage.w_input_regs[98]
.sym 142521 fft_block.reg_stage.w_input_regs[34]
.sym 142523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142524 fft_block.reg_stage.w_input_regs[124]
.sym 142525 fft_block.reg_stage.w_input_regs[60]
.sym 142527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142528 fft_block.reg_stage.w_input_regs[100]
.sym 142529 fft_block.reg_stage.w_input_regs[36]
.sym 142531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142532 fft_block.reg_stage.w_input_regs[101]
.sym 142533 fft_block.reg_stage.w_input_regs[37]
.sym 142534 fft_block.w_fft_in[5]
.sym 142538 fft_block.w_fft_in[4]
.sym 142542 fft_block.w_fft_in[2]
.sym 142546 fft_block.w_fft_in[3]
.sym 142551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142552 fft_block.reg_stage.w_input_regs[99]
.sym 142553 fft_block.reg_stage.w_input_regs[35]
.sym 142555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142556 fft_block.reg_stage.w_input_regs[100]
.sym 142557 fft_block.reg_stage.w_input_regs[36]
.sym 142559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142560 fft_block.reg_stage.w_input_regs[98]
.sym 142561 fft_block.reg_stage.w_input_regs[34]
.sym 142562 fft_block.w_fft_in[6]
.sym 142569 fft_block.reg_stage.w_input_regs[97]
.sym 142570 fft_block.w_fft_in[1]
.sym 142574 fft_block.w_fft_in[11]
.sym 142578 fft_block.w_fft_in[9]
.sym 142582 fft_block.w_fft_in[4]
.sym 142586 fft_block.w_fft_in[8]
.sym 142591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142592 fft_block.reg_stage.w_input_regs[97]
.sym 142593 fft_block.reg_stage.w_input_regs[33]
.sym 142594 fft_block.w_fft_in[14]
.sym 142602 fft_block.w_fft_in[1]
.sym 142606 fft_block.w_fft_in[14]
.sym 142610 fft_block.w_fft_in[8]
.sym 142614 fft_block.w_fft_in[11]
.sym 142618 fft_block.w_fft_in[10]
.sym 142622 fft_block.w_fft_in[9]
.sym 142627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142628 fft_block.reg_stage.w_input_regs[106]
.sym 142629 fft_block.reg_stage.w_input_regs[42]
.sym 142633 fft_block.reg_stage.w_input_regs[109]
.sym 142637 fft_block.reg_stage.w_input_regs[108]
.sym 142639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142640 fft_block.reg_stage.w_input_regs[110]
.sym 142641 fft_block.reg_stage.w_input_regs[46]
.sym 142643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142644 fft_block.reg_stage.w_input_regs[107]
.sym 142645 fft_block.reg_stage.w_input_regs[43]
.sym 142649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 142653 fft_block.reg_stage.w_input_regs[107]
.sym 142655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142656 fft_block.reg_stage.w_input_regs[110]
.sym 142657 fft_block.reg_stage.w_input_regs[46]
.sym 142659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142660 fft_block.reg_stage.w_input_regs[107]
.sym 142661 fft_block.reg_stage.w_input_regs[43]
.sym 142662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 142669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 142673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 142674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 142678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 142690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 142694 fft_block.w_fft_in[5]
.sym 142707 fft_block.reg_stage.w_index_out[1]
.sym 142708 fft_block.reg_stage.w_index_out[2]
.sym 142709 fft_block.reg_stage.w_index_out[0]
.sym 142710 fft_block.w_fft_in[7]
.sym 142714 fft_block.w_fft_in[6]
.sym 142718 fft_block.w_fft_in[4]
.sym 142726 fft_block.w_fft_in[8]
.sym 142730 fft_block.w_fft_in[13]
.sym 142734 fft_block.w_fft_in[10]
.sym 142738 fft_block.w_fft_in[15]
.sym 142742 fft_block.w_fft_in[14]
.sym 142746 fft_block.w_fft_in[3]
.sym 142750 fft_block.w_fft_in[11]
.sym 142754 fft_block.w_fft_in[2]
.sym 142770 fft_block.w_fft_in[6]
.sym 142779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142780 fft_block.reg_stage.w_input_regs[82]
.sym 142781 fft_block.reg_stage.w_input_regs[18]
.sym 142783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142784 fft_block.reg_stage.w_input_regs[83]
.sym 142785 fft_block.reg_stage.w_input_regs[19]
.sym 142787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142788 fft_block.reg_stage.w_input_regs[84]
.sym 142789 fft_block.reg_stage.w_input_regs[20]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142792 fft_block.reg_stage.w_input_regs[93]
.sym 142793 fft_block.reg_stage.w_input_regs[29]
.sym 142795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142796 fft_block.reg_stage.w_input_regs[74]
.sym 142797 fft_block.reg_stage.w_input_regs[10]
.sym 142799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142800 fft_block.reg_stage.w_input_regs[93]
.sym 142801 fft_block.reg_stage.w_input_regs[29]
.sym 142803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142804 fft_block.reg_stage.w_input_regs[94]
.sym 142805 fft_block.reg_stage.w_input_regs[30]
.sym 142807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142808 fft_block.reg_stage.w_input_regs[84]
.sym 142809 fft_block.reg_stage.w_input_regs[20]
.sym 142810 fft_block.reg_stage.w_input_regs[72]
.sym 142811 fft_block.reg_stage.w_input_regs[8]
.sym 142812 fft_block.reg_stage.w_input_regs[73]
.sym 142813 fft_block.reg_stage.w_input_regs[9]
.sym 142815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142816 fft_block.reg_stage.w_input_regs[74]
.sym 142817 fft_block.reg_stage.w_input_regs[10]
.sym 142819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142820 fft_block.reg_stage.w_input_regs[94]
.sym 142821 fft_block.reg_stage.w_input_regs[30]
.sym 142823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142824 fft_block.reg_stage.w_input_regs[85]
.sym 142825 fft_block.reg_stage.w_input_regs[21]
.sym 142827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142828 fft_block.reg_stage.w_input_regs[86]
.sym 142829 fft_block.reg_stage.w_input_regs[22]
.sym 142831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142832 fft_block.reg_stage.w_input_regs[85]
.sym 142833 fft_block.reg_stage.w_input_regs[21]
.sym 142835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142836 fft_block.reg_stage.w_input_regs[95]
.sym 142837 fft_block.reg_stage.w_input_regs[31]
.sym 142843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142844 fft_block.reg_stage.w_input_regs[86]
.sym 142845 fft_block.reg_stage.w_input_regs[22]
.sym 142849 fft_block.reg_stage.w_input_regs[94]
.sym 142851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142852 fft_block.reg_stage.w_input_regs[95]
.sym 142853 fft_block.reg_stage.w_input_regs[31]
.sym 142855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142856 fft_block.reg_stage.w_input_regs[87]
.sym 142857 fft_block.reg_stage.w_input_regs[23]
.sym 142859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142860 fft_block.reg_stage.w_input_regs[66]
.sym 142861 fft_block.reg_stage.w_input_regs[2]
.sym 142863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142864 fft_block.reg_stage.w_input_regs[66]
.sym 142865 fft_block.reg_stage.w_input_regs[2]
.sym 142867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142868 fft_block.reg_stage.w_input_regs[87]
.sym 142869 fft_block.reg_stage.w_input_regs[23]
.sym 142871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142872 fft_block.reg_stage.w_input_regs[69]
.sym 142873 fft_block.reg_stage.w_input_regs[5]
.sym 142875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142876 fft_block.reg_stage.w_input_regs[67]
.sym 142877 fft_block.reg_stage.w_input_regs[3]
.sym 142879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142880 fft_block.reg_stage.w_input_regs[67]
.sym 142881 fft_block.reg_stage.w_input_regs[3]
.sym 142883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142884 fft_block.reg_stage.w_input_regs[68]
.sym 142885 fft_block.reg_stage.w_input_regs[4]
.sym 142890 fft_block.w_fft_in[3]
.sym 142902 fft_block.w_fft_in[4]
.sym 142906 fft_block.w_fft_in[2]
.sym 142911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142912 fft_block.reg_stage.w_input_regs[68]
.sym 142913 fft_block.reg_stage.w_input_regs[4]
.sym 142914 fft_block.w_fft_in[5]
.sym 142921 fft_block.reg_stage.w_input_regs[69]
.sym 142925 fft_block.reg_stage.w_input_regs[68]
.sym 142926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 142933 fft_block.reg_stage.w_input_regs[66]
.sym 142935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142936 fft_block.reg_stage.w_input_regs[69]
.sym 142937 fft_block.reg_stage.w_input_regs[5]
.sym 142941 fft_block.reg_stage.w_input_regs[67]
.sym 142945 fft_block.reg_stage.w_input_regs[70]
.sym 142946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 142953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 142961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 142962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 142966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 142973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 142977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 142978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 142989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 142990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 143002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 143006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 143013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 143373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 143380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 143381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 143383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 143384 fft_block.start_calc
.sym 143385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 143386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 143400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 143401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 143411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 143412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 143413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 143421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 143422 fft_block.start_calc
.sym 143423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 143425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 143427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 143428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 143429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 143450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 143465 fft_block.reg_stage.w_input_regs[121]
.sym 143466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 143473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 143474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 143478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 143485 fft_block.reg_stage.w_input_regs[120]
.sym 143486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 143490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 143495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 143529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 143533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 143536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 143544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 143548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 143550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 143552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 143557 fft_block.reg_stage.w_input_regs[120]
.sym 143558 fft_block.w_fft_in[5]
.sym 143563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143564 fft_block.reg_stage.w_input_regs[102]
.sym 143565 fft_block.reg_stage.w_input_regs[38]
.sym 143566 fft_block.w_fft_in[3]
.sym 143570 fft_block.w_fft_in[2]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 143578 fft_block.w_fft_in[0]
.sym 143585 fft_block.reg_stage.w_input_regs[56]
.sym 143589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 143591 fft_block.reg_stage.w_index_out[0]
.sym 143592 fft_block.reg_stage.w_index_out[2]
.sym 143593 fft_block.reg_stage.w_index_out[1]
.sym 143597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 143601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 143602 fft_block.w_fft_in[15]
.sym 143606 fft_block.w_fft_in[6]
.sym 143610 fft_block.w_fft_in[7]
.sym 143615 fft_block.reg_stage.w_index_out[0]
.sym 143616 fft_block.reg_stage.w_index_out[1]
.sym 143617 fft_block.reg_stage.w_index_out[2]
.sym 143618 fft_block.w_fft_in[13]
.sym 143622 fft_block.w_fft_in[15]
.sym 143626 fft_block.w_fft_in[7]
.sym 143630 fft_block.w_fft_in[13]
.sym 143634 fft_block.w_fft_in[12]
.sym 143651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 143653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 143655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143656 fft_block.reg_stage.w_input_regs[108]
.sym 143657 fft_block.reg_stage.w_input_regs[44]
.sym 143663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143664 fft_block.reg_stage.w_input_regs[108]
.sym 143665 fft_block.reg_stage.w_input_regs[44]
.sym 143667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143668 fft_block.reg_stage.w_input_regs[109]
.sym 143669 fft_block.reg_stage.w_input_regs[45]
.sym 143671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143672 fft_block.reg_stage.w_input_regs[111]
.sym 143673 fft_block.reg_stage.w_input_regs[47]
.sym 143677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 143679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143680 fft_block.reg_stage.w_input_regs[111]
.sym 143681 fft_block.reg_stage.w_input_regs[47]
.sym 143683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143684 fft_block.reg_stage.w_input_regs[109]
.sym 143685 fft_block.reg_stage.w_input_regs[45]
.sym 143687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 143721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 143725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 143732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 143733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 143736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 143737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 143740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 143741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 143742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 143744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 143745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 143747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 143753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 143757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 143758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 143759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 143761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 143765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 143766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 143773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 143775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 143778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 143782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 143789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 143790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 143794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 143798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 143802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 143810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 143815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 143817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 143819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 143821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 143833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 143839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 143841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 143843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 143845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 143847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143848 fft_block.reg_stage.w_input_regs[77]
.sym 143849 fft_block.reg_stage.w_input_regs[13]
.sym 143853 fft_block.reg_stage.w_input_regs[76]
.sym 143855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143856 fft_block.reg_stage.w_input_regs[77]
.sym 143857 fft_block.reg_stage.w_input_regs[13]
.sym 143859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143860 fft_block.reg_stage.w_input_regs[76]
.sym 143861 fft_block.reg_stage.w_input_regs[12]
.sym 143863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143864 fft_block.reg_stage.w_input_regs[75]
.sym 143865 fft_block.reg_stage.w_input_regs[11]
.sym 143869 fft_block.reg_stage.w_input_regs[75]
.sym 143871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143872 fft_block.reg_stage.w_input_regs[75]
.sym 143873 fft_block.reg_stage.w_input_regs[11]
.sym 143875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143876 fft_block.reg_stage.w_input_regs[78]
.sym 143877 fft_block.reg_stage.w_input_regs[14]
.sym 143886 fft_block.w_fft_in[4]
.sym 143890 fft_block.w_fft_in[15]
.sym 143905 fft_block.reg_stage.w_input_regs[77]
.sym 143923 fft_block.reg_stage.w_index_out[0]
.sym 143924 fft_block.reg_stage.w_index_out[1]
.sym 143925 fft_block.reg_stage.w_index_out[2]
.sym 143949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 143950 fft_block.w_fft_in[7]
.sym 143958 fft_block.w_fft_in[6]
.sym 143965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 143973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 143975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 144009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 144012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 144013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 144016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 144017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 144020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 144021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 144024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 144025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 144028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 144029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 144030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 144032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 144033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 144037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 144409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 144410 fft_block.start_calc
.sym 144411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 144412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 144413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 144416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 144417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 144423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144424 fft_block.reg_stage.w_input_regs[61]
.sym 144425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 144427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144428 fft_block.reg_stage.w_input_regs[60]
.sym 144429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 144431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144432 fft_block.reg_stage.w_input_regs[59]
.sym 144433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 144435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144436 fft_block.reg_stage.w_input_regs[59]
.sym 144437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 144438 fft_block.reg_stage.w_input_regs[57]
.sym 144439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 144440 fft_block.reg_stage.w_input_regs[56]
.sym 144441 fft_block.reg_stage.w_input_regs[120]
.sym 144444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 144445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 144447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144448 fft_block.reg_stage.w_input_regs[60]
.sym 144449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 144451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144452 fft_block.reg_stage.w_input_regs[58]
.sym 144453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 144455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144482 fft_block.reg_stage.w_input_regs[127]
.sym 144485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144486 fft_block.reg_stage.w_input_regs[120]
.sym 144487 fft_block.reg_stage.w_input_regs[56]
.sym 144488 fft_block.reg_stage.w_input_regs[57]
.sym 144489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 144493 fft_block.reg_stage.w_input_regs[122]
.sym 144497 fft_block.reg_stage.w_input_regs[116]
.sym 144501 fft_block.reg_stage.w_input_regs[123]
.sym 144505 fft_block.reg_stage.w_input_regs[124]
.sym 144509 fft_block.reg_stage.w_input_regs[113]
.sym 144510 fft_block.w_fft_in[1]
.sym 144517 fft_block.reg_stage.w_input_regs[114]
.sym 144518 fft_block.reg_stage.w_input_regs[121]
.sym 144519 fft_block.reg_stage.w_input_regs[57]
.sym 144520 fft_block.reg_stage.w_input_regs[120]
.sym 144521 fft_block.reg_stage.w_input_regs[56]
.sym 144522 fft_block.w_fft_in[10]
.sym 144526 fft_block.w_fft_in[8]
.sym 144530 fft_block.w_fft_in[11]
.sym 144539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144540 fft_block.reg_stage.w_input_regs[122]
.sym 144541 fft_block.reg_stage.w_input_regs[58]
.sym 144542 fft_block.w_fft_in[9]
.sym 144546 fft_block.w_fft_in[12]
.sym 144553 fft_block.reg_stage.w_input_regs[126]
.sym 144557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 144559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144560 fft_block.reg_stage.w_input_regs[61]
.sym 144561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 144563 fft_block.reg_stage.w_index_out[0]
.sym 144564 fft_block.reg_stage.w_index_out[1]
.sym 144565 fft_block.reg_stage.w_index_out[2]
.sym 144567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144568 fft_block.reg_stage.w_input_regs[123]
.sym 144569 fft_block.reg_stage.w_input_regs[59]
.sym 144570 fft_block.w_fft_in[14]
.sym 144579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144580 fft_block.reg_stage.w_input_regs[124]
.sym 144581 fft_block.reg_stage.w_input_regs[60]
.sym 144582 fft_block.w_fft_in[12]
.sym 144586 fft_block.w_fft_in[14]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 144597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 144598 fft_block.w_fft_in[8]
.sym 144602 fft_block.w_fft_in[11]
.sym 144607 fft_block.reg_stage.w_index_out[2]
.sym 144608 fft_block.reg_stage.w_index_out[1]
.sym 144609 fft_block.reg_stage.w_index_out[0]
.sym 144610 fft_block.w_fft_in[9]
.sym 144614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 144618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 144625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 144629 fft_block.reg_stage.w_input_regs[35]
.sym 144630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 144634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 144638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 144642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 144646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 144670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 144679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 144681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 144690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 144697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 144701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 144709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 144712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 144713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 144719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 144721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 144734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 144735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 144736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 144737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 144738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 144739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 144741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 144745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 144747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 144749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 144751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 144753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 144755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 144757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 144758 w_fft_out[24]
.sym 144759 w_fft_out[56]
.sym 144760 fft_block.counter_N[0]
.sym 144761 fft_block.counter_N[1]
.sym 144762 w_fft_out[8]
.sym 144763 w_fft_out[40]
.sym 144764 fft_block.counter_N[0]
.sym 144765 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 144768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 144769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 144770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 144771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 144772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 144773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 144774 w_fft_out[42]
.sym 144775 w_fft_out[106]
.sym 144776 fft_block.counter_N[2]
.sym 144777 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 144778 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 144779 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 144780 fft_block.counter_N[2]
.sym 144781 fft_block.sel_in
.sym 144782 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 144783 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 144784 fft_block.counter_N[2]
.sym 144785 fft_block.sel_in
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 144789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 144793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 144794 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 144795 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 144796 fft_block.counter_N[2]
.sym 144797 fft_block.sel_in
.sym 144798 w_fft_out[12]
.sym 144799 w_fft_out[44]
.sym 144800 fft_block.counter_N[0]
.sym 144801 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 144802 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 144803 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 144804 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 144805 fft_block.sel_in
.sym 144806 w_fft_out[27]
.sym 144807 w_fft_out[59]
.sym 144808 fft_block.counter_N[0]
.sym 144809 fft_block.counter_N[1]
.sym 144811 w_fft_out[26]
.sym 144812 w_fft_out[90]
.sym 144813 fft_block.counter_N[2]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144816 fft_block.reg_stage.w_input_regs[83]
.sym 144817 fft_block.reg_stage.w_input_regs[19]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144820 fft_block.reg_stage.w_input_regs[82]
.sym 144821 fft_block.reg_stage.w_input_regs[18]
.sym 144822 w_fft_out[11]
.sym 144823 w_fft_out[43]
.sym 144824 fft_block.counter_N[0]
.sym 144825 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 144828 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 144829 w_fft_out[42]
.sym 144831 w_fft_out[10]
.sym 144832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 144833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[2]
.sym 144834 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 144835 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 144836 fft_block.counter_N[1]
.sym 144837 fft_block.counter_N[0]
.sym 144839 w_fft_out[10]
.sym 144840 w_fft_out[74]
.sym 144841 fft_block.counter_N[2]
.sym 144843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 144845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 144847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 144849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 144850 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]
.sym 144851 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1]
.sym 144852 fft_block.counter_N[1]
.sym 144853 fft_block.counter_N[0]
.sym 144855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 144857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 144859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 144861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 144863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 144865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 144867 w_fft_out[29]
.sym 144868 w_fft_out[93]
.sym 144869 fft_block.counter_N[2]
.sym 144871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144872 fft_block.reg_stage.w_input_regs[79]
.sym 144873 fft_block.reg_stage.w_input_regs[15]
.sym 144875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144876 fft_block.reg_stage.w_input_regs[79]
.sym 144877 fft_block.reg_stage.w_input_regs[15]
.sym 144879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144880 fft_block.reg_stage.w_input_regs[76]
.sym 144881 fft_block.reg_stage.w_input_regs[12]
.sym 144883 w_fft_out[30]
.sym 144884 w_fft_out[94]
.sym 144885 fft_block.counter_N[2]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144888 fft_block.reg_stage.w_input_regs[78]
.sym 144889 fft_block.reg_stage.w_input_regs[14]
.sym 144891 w_fft_out[13]
.sym 144892 w_fft_out[77]
.sym 144893 fft_block.counter_N[2]
.sym 144895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144896 fft_block.reg_stage.w_input_regs[103]
.sym 144897 fft_block.reg_stage.w_input_regs[39]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144900 fft_block.reg_stage.w_input_regs[103]
.sym 144901 fft_block.reg_stage.w_input_regs[39]
.sym 144902 fft_block.w_fft_in[11]
.sym 144906 fft_block.w_fft_in[12]
.sym 144910 fft_block.w_fft_in[13]
.sym 144914 fft_block.w_fft_in[14]
.sym 144919 w_fft_out[14]
.sym 144920 w_fft_out[78]
.sym 144921 fft_block.counter_N[2]
.sym 144922 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 144923 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 144924 fft_block.counter_N[1]
.sym 144925 fft_block.counter_N[0]
.sym 144926 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 144927 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 144928 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 144929 fft_block.sel_in
.sym 144930 fft_block.w_fft_in[15]
.sym 144935 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 144936 fft_block.stage[1]
.sym 144937 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 144951 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 144952 fft_block.stage[1]
.sym 144953 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 144959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 144961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 144966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 144971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 144973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 144974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 144989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 144990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 144991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 144992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 144993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 144998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 144999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 145000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 145001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 145003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 145005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 145007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 145009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 145011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 145013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 145015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 145017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 145019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 145021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 145023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 145025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 145027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 145029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 145033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 145034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 145042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 145049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 145053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 145055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 145057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 145058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 145063 count[0]
.sym 145068 count[1]
.sym 145069 count[0]
.sym 145072 count[2]
.sym 145073 count_SB_CARRY_CI_CO[2]
.sym 145076 count[3]
.sym 145077 count_SB_CARRY_CI_CO[3]
.sym 145080 count[4]
.sym 145081 count_SB_CARRY_CI_CO[4]
.sym 145084 count[5]
.sym 145085 count_SB_CARRY_CI_CO[5]
.sym 145088 count[6]
.sym 145089 count_SB_CARRY_CI_CO[6]
.sym 145092 count[7]
.sym 145093 count_SB_CARRY_CI_CO[7]
.sym 145096 count[8]
.sym 145097 count_SB_CARRY_CI_CO[8]
.sym 145100 count[9]
.sym 145101 count_SB_CARRY_CI_CO[9]
.sym 145104 count[10]
.sym 145105 count_SB_CARRY_CI_CO[10]
.sym 145108 count[11]
.sym 145109 count_SB_CARRY_CI_CO[11]
.sym 145112 count[12]
.sym 145113 count_SB_CARRY_CI_CO[12]
.sym 145116 count[13]
.sym 145117 count_SB_CARRY_CI_CO[13]
.sym 145120 count[14]
.sym 145121 count_SB_CARRY_CI_CO[14]
.sym 145124 count[15]
.sym 145125 count_SB_CARRY_CI_CO[15]
.sym 145128 count[16]
.sym 145129 count_SB_CARRY_CI_CO[16]
.sym 145132 count[17]
.sym 145133 count_SB_CARRY_CI_CO[17]
.sym 145136 count[18]
.sym 145137 count_SB_CARRY_CI_CO[18]
.sym 145140 count[19]
.sym 145141 count_SB_CARRY_CI_CO[19]
.sym 145144 count[20]
.sym 145145 count_SB_CARRY_CI_CO[20]
.sym 145146 count[18]
.sym 145147 count[19]
.sym 145148 count[20]
.sym 145149 count[2]
.sym 145150 count[14]
.sym 145151 count[15]
.sym 145152 count[16]
.sym 145153 count[17]
.sym 145449 fft_block.reg_stage.w_input_regs[125]
.sym 145457 fft_block.reg_stage.w_input_regs[117]
.sym 145471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145472 fft_block.reg_stage.w_input_regs[58]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 145479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145506 fft_block.reg_stage.w_input_regs[119]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145513 fft_block.reg_stage.w_input_regs[112]
.sym 145515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145516 fft_block.reg_stage.w_input_regs[113]
.sym 145517 fft_block.reg_stage.w_input_regs[49]
.sym 145518 fft_block.w_fft_in[2]
.sym 145525 fft_block.reg_stage.w_input_regs[115]
.sym 145527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145528 fft_block.reg_stage.w_input_regs[114]
.sym 145529 fft_block.reg_stage.w_input_regs[50]
.sym 145530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 145531 fft_block.reg_stage.w_input_regs[49]
.sym 145532 fft_block.reg_stage.w_input_regs[112]
.sym 145533 fft_block.reg_stage.w_input_regs[48]
.sym 145534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 145537 fft_block.reg_stage.w_input_regs[49]
.sym 145538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 145541 fft_block.reg_stage.w_input_regs[49]
.sym 145542 fft_block.w_fft_in[1]
.sym 145546 fft_block.w_fft_in[0]
.sym 145550 fft_block.w_fft_in[2]
.sym 145555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 145556 fft_block.reg_stage.w_input_regs[52]
.sym 145557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 145558 fft_block.w_fft_in[13]
.sym 145564 fft_block.reg_stage.w_input_regs[112]
.sym 145565 fft_block.reg_stage.w_input_regs[48]
.sym 145566 fft_block.w_fft_in[3]
.sym 145570 fft_block.w_fft_in[4]
.sym 145574 fft_block.w_fft_in[3]
.sym 145578 fft_block.w_fft_in[0]
.sym 145582 fft_block.w_fft_in[5]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145588 fft_block.reg_stage.w_input_regs[53]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 145590 fft_block.w_fft_in[13]
.sym 145597 fft_block.reg_stage.w_input_regs[118]
.sym 145598 fft_block.w_fft_in[10]
.sym 145602 fft_block.w_fft_in[4]
.sym 145611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145612 fft_block.reg_stage.w_input_regs[62]
.sym 145613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 145618 fft_block.w_fft_in[5]
.sym 145623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145624 fft_block.reg_stage.w_input_regs[62]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 145626 fft_block.w_fft_in[7]
.sym 145630 fft_block.w_fft_in[6]
.sym 145634 fft_block.w_fft_in[15]
.sym 145639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145640 fft_block.reg_stage.w_input_regs[118]
.sym 145641 fft_block.reg_stage.w_input_regs[54]
.sym 145643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145644 fft_block.reg_stage.w_input_regs[63]
.sym 145645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 145646 fft_block.w_fft_in[6]
.sym 145650 fft_block.w_fft_in[15]
.sym 145654 fft_block.w_fft_in[7]
.sym 145667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145668 fft_block.reg_stage.w_input_regs[63]
.sym 145669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 145695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145696 fft_block.reg_stage.w_input_regs[99]
.sym 145697 fft_block.reg_stage.w_input_regs[35]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 145707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 145709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 145711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 145713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 145715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 145717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 145719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 145721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 145722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 145723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 145724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 145725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 145727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 145729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 145735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 145737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 145739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 145741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 145743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 145747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 145749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 145751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 145753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 145756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 145757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 145759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 145761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 145762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 145763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 145764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 145765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 145767 w_fft_out[37]
.sym 145768 w_fft_out[101]
.sym 145769 fft_block.counter_N[2]
.sym 145770 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[0]
.sym 145771 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3[1]
.sym 145772 fft_block.sel_in
.sym 145773 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 145774 w_fft_out[75]
.sym 145775 w_fft_out[107]
.sym 145776 fft_block.counter_N[0]
.sym 145777 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 145780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 145781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 145782 w_fft_out[91]
.sym 145783 w_fft_out[123]
.sym 145784 fft_block.counter_N[0]
.sym 145785 fft_block.counter_N[1]
.sym 145786 w_fft_out[73]
.sym 145787 w_fft_out[105]
.sym 145788 fft_block.counter_N[0]
.sym 145789 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 145790 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 145791 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 145792 fft_block.counter_N[2]
.sym 145793 fft_block.sel_in
.sym 145794 w_fft_out[89]
.sym 145795 w_fft_out[121]
.sym 145796 fft_block.counter_N[0]
.sym 145797 fft_block.counter_N[1]
.sym 145798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 145799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 145800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 145801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 145802 w_fft_out[88]
.sym 145803 w_fft_out[120]
.sym 145804 fft_block.counter_N[0]
.sym 145805 fft_block.counter_N[1]
.sym 145806 w_fft_out[76]
.sym 145807 w_fft_out[108]
.sym 145808 fft_block.counter_N[0]
.sym 145809 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 145810 w_fft_out[25]
.sym 145811 w_fft_out[57]
.sym 145812 fft_block.counter_N[0]
.sym 145813 fft_block.counter_N[1]
.sym 145814 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[0]
.sym 145815 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_1_I0[1]
.sym 145816 fft_block.counter_N[1]
.sym 145817 fft_block.counter_N[0]
.sym 145819 w_fft_out[16]
.sym 145820 w_fft_out[80]
.sym 145821 fft_block.counter_N[2]
.sym 145822 w_fft_out[9]
.sym 145823 w_fft_out[41]
.sym 145824 fft_block.counter_N[0]
.sym 145825 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 145826 w_fft_out[72]
.sym 145827 w_fft_out[104]
.sym 145828 fft_block.counter_N[0]
.sym 145829 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 145830 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 145831 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 145832 fft_block.sel_in
.sym 145833 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 145834 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 145835 w_fft_out[76]
.sym 145836 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 145837 w_fft_out[28]
.sym 145838 w_fft_out[75]
.sym 145839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 145840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[2]
.sym 145841 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[3]
.sym 145844 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 145845 w_fft_out[27]
.sym 145846 w_fft_out[28]
.sym 145847 w_fft_out[60]
.sym 145848 fft_block.counter_N[0]
.sym 145849 fft_block.counter_N[1]
.sym 145850 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 145851 w_fft_out[105]
.sym 145852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 145853 w_fft_out[25]
.sym 145854 w_fft_out[72]
.sym 145855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 145856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 145857 w_fft_out[16]
.sym 145858 w_fft_out[43]
.sym 145859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 145860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145861 w_fft_out[83]
.sym 145862 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 145863 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 145864 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 145865 fft_block.sel_in
.sym 145867 w_fft_out[19]
.sym 145868 w_fft_out[83]
.sym 145869 fft_block.counter_N[2]
.sym 145870 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]
.sym 145871 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]
.sym 145872 fft_block.counter_N[1]
.sym 145873 fft_block.counter_N[0]
.sym 145874 w_fft_out[45]
.sym 145875 w_fft_out[109]
.sym 145876 fft_block.counter_N[2]
.sym 145877 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 145878 w_fft_out[106]
.sym 145879 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 145880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 145881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 145882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 145883 w_fft_out[109]
.sym 145884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 145885 w_fft_out[29]
.sym 145888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 145889 w_fft_out[3]
.sym 145891 w_fft_out[3]
.sym 145892 w_fft_out[67]
.sym 145893 fft_block.counter_N[2]
.sym 145894 fft_block.sel_in
.sym 145895 addr_count[1]
.sym 145896 addr_count[2]
.sym 145897 addr_count[0]
.sym 145898 w_fft_out[93]
.sym 145899 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 145900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.sym 145901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]
.sym 145902 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 145903 w_fft_out[13]
.sym 145904 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145905 w_fft_out[85]
.sym 145907 w_fft_out[21]
.sym 145908 w_fft_out[85]
.sym 145909 fft_block.counter_N[2]
.sym 145911 w_fft_out[0]
.sym 145912 w_fft_out[64]
.sym 145913 fft_block.counter_N[2]
.sym 145916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 145917 w_fft_out[77]
.sym 145918 w_fft_out[45]
.sym 145919 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 145920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 145921 w_fft_out[21]
.sym 145922 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 145923 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 145924 fft_block.counter_N[0]
.sym 145925 fft_block.counter_N[1]
.sym 145926 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[0]
.sym 145927 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_2_I0[1]
.sym 145928 fft_block.counter_N[1]
.sym 145929 fft_block.counter_N[0]
.sym 145930 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 145931 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 145932 fft_block.counter_N[2]
.sym 145933 fft_block.sel_in
.sym 145934 w_fft_out[15]
.sym 145935 w_fft_out[47]
.sym 145936 fft_block.counter_N[0]
.sym 145937 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 145938 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 145939 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 145940 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 145941 fft_block.sel_in
.sym 145942 w_fft_out[46]
.sym 145943 w_fft_out[110]
.sym 145944 fft_block.counter_N[2]
.sym 145945 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 145948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 145949 w_fft_out[46]
.sym 145950 w_fft_out[47]
.sym 145951 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 145952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 145953 w_fft_out[79]
.sym 145955 addr_count[2]
.sym 145956 addr_count[0]
.sym 145957 addr_count[1]
.sym 145960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 145961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 145967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 145969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 145970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 145971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 145972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 145973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 145975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 145977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 145980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 145981 w_fft_out[94]
.sym 145983 w_fft_out[5]
.sym 145984 w_fft_out[69]
.sym 145985 fft_block.counter_N[2]
.sym 145986 w_fft_out[79]
.sym 145987 w_fft_out[111]
.sym 145988 fft_block.counter_N[0]
.sym 145989 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 145991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145992 fft_block.reg_stage.w_input_regs[71]
.sym 145993 fft_block.reg_stage.w_input_regs[7]
.sym 145995 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[0]
.sym 145996 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1[1]
.sym 145997 fft_block.sel_in
.sym 145999 addr_count[1]
.sym 146000 addr_count[0]
.sym 146001 addr_count[2]
.sym 146003 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[0]
.sym 146004 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1[1]
.sym 146005 fft_block.sel_in
.sym 146007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146008 fft_block.reg_stage.w_input_regs[70]
.sym 146009 fft_block.reg_stage.w_input_regs[6]
.sym 146011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146012 fft_block.reg_stage.w_input_regs[70]
.sym 146013 fft_block.reg_stage.w_input_regs[6]
.sym 146015 addr_count[2]
.sym 146016 addr_count[0]
.sym 146017 addr_count[1]
.sym 146019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146020 fft_block.reg_stage.w_input_regs[71]
.sym 146021 fft_block.reg_stage.w_input_regs[7]
.sym 146027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 146029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 146038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 146050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 146055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 146057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 146059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 146061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 146063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 146065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 146067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 146069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 146079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 146081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 146110 count[1]
.sym 146111 count[3]
.sym 146112 count[4]
.sym 146113 count[5]
.sym 146117 count[0]
.sym 146122 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 146123 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 146124 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 146125 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 146130 count[6]
.sym 146131 count[7]
.sym 146132 count[8]
.sym 146133 count[9]
.sym 146146 count[10]
.sym 146147 count[11]
.sym 146148 count[12]
.sym 146149 count[13]
.sym 146438 fft_block.reg_stage.w_cms_reg[34]
.sym 146439 fft_block.reg_stage.w_c_reg[25]
.sym 146440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146453 fft_block.reg_stage.w_cms_reg[34]
.sym 146454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146456 fft_block.reg_stage.w_cps_reg[27]
.sym 146457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 146470 fft_block.reg_stage.w_cps_reg[35]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 146472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146475 fft_block.reg_stage.w_c_reg[25]
.sym 146476 fft_block.reg_stage.w_cps_reg[27]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 146479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 146483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 146488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 146489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146498 fft_block.reg_stage.w_c_reg[25]
.sym 146499 fft_block.reg_stage.w_cps_reg[31]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146507 $PACKER_VCC_NET
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146511 $PACKER_VCC_NET
.sym 146513 $nextpnr_ICESTORM_LC_41$I3
.sym 146514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 146517 $nextpnr_ICESTORM_LC_41$COUT
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 146524 fft_block.reg_stage.w_input_regs[50]
.sym 146525 fft_block.reg_stage.w_input_regs[51]
.sym 146526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 146527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 146530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 146532 fft_block.reg_stage.w_input_regs[50]
.sym 146533 fft_block.reg_stage.w_input_regs[51]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146536 fft_block.reg_stage.w_input_regs[114]
.sym 146537 fft_block.reg_stage.w_input_regs[50]
.sym 146539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146540 fft_block.reg_stage.w_input_regs[115]
.sym 146541 fft_block.reg_stage.w_input_regs[51]
.sym 146543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146544 fft_block.reg_stage.w_input_regs[115]
.sym 146545 fft_block.reg_stage.w_input_regs[51]
.sym 146547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 146555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 146556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 146563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 146565 fft_block.reg_stage.w_input_regs[50]
.sym 146567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146568 fft_block.reg_stage.w_input_regs[55]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146572 fft_block.reg_stage.w_input_regs[55]
.sym 146573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146576 fft_block.reg_stage.w_input_regs[116]
.sym 146577 fft_block.reg_stage.w_input_regs[52]
.sym 146579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146580 fft_block.reg_stage.w_input_regs[116]
.sym 146581 fft_block.reg_stage.w_input_regs[52]
.sym 146583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 146587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 146588 fft_block.reg_stage.w_input_regs[52]
.sym 146589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 146591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146592 fft_block.reg_stage.w_input_regs[122]
.sym 146593 fft_block.reg_stage.w_input_regs[58]
.sym 146595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146596 fft_block.reg_stage.w_input_regs[113]
.sym 146597 fft_block.reg_stage.w_input_regs[49]
.sym 146599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146600 fft_block.reg_stage.w_input_regs[126]
.sym 146601 fft_block.reg_stage.w_input_regs[62]
.sym 146603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 146604 fft_block.reg_stage.w_input_regs[54]
.sym 146605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146608 fft_block.reg_stage.w_input_regs[125]
.sym 146609 fft_block.reg_stage.w_input_regs[61]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146612 fft_block.reg_stage.w_input_regs[125]
.sym 146613 fft_block.reg_stage.w_input_regs[61]
.sym 146616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146617 fft_block.reg_stage.w_input_regs[53]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146620 fft_block.reg_stage.w_input_regs[126]
.sym 146621 fft_block.reg_stage.w_input_regs[62]
.sym 146623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146624 fft_block.reg_stage.w_input_regs[123]
.sym 146625 fft_block.reg_stage.w_input_regs[59]
.sym 146627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 146628 fft_block.reg_stage.w_input_regs[54]
.sym 146629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146668 fft_block.reg_stage.w_input_regs[119]
.sym 146669 fft_block.reg_stage.w_input_regs[55]
.sym 146671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146672 fft_block.reg_stage.w_input_regs[117]
.sym 146673 fft_block.reg_stage.w_input_regs[53]
.sym 146675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146676 fft_block.reg_stage.w_input_regs[127]
.sym 146677 fft_block.reg_stage.w_input_regs[63]
.sym 146679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146680 fft_block.reg_stage.w_input_regs[119]
.sym 146681 fft_block.reg_stage.w_input_regs[55]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146684 fft_block.reg_stage.w_input_regs[117]
.sym 146685 fft_block.reg_stage.w_input_regs[53]
.sym 146687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146688 fft_block.reg_stage.w_input_regs[127]
.sym 146689 fft_block.reg_stage.w_input_regs[63]
.sym 146691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146692 fft_block.reg_stage.w_input_regs[118]
.sym 146693 fft_block.reg_stage.w_input_regs[54]
.sym 146694 fft_block.reg_stage.w_c_reg[31]
.sym 146695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146698 fft_block.reg_stage.w_c_reg[27]
.sym 146699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146702 fft_block.reg_stage.w_c_reg[27]
.sym 146703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146714 fft_block.reg_stage.w_c_reg[24]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146718 fft_block.reg_stage.w_c_reg[27]
.sym 146719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 146721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 146731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 146733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 146751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 146753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 146777 w_fft_out[96]
.sym 146790 w_fft_out[91]
.sym 146791 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 146792 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 146793 w_fft_out[123]
.sym 146798 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146799 w_fft_out[60]
.sym 146800 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 146801 w_fft_out[44]
.sym 146802 w_fft_out[48]
.sym 146803 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 146804 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 146805 w_fft_out[40]
.sym 146806 w_fft_out[51]
.sym 146807 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 146808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]
.sym 146809 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3]
.sym 146812 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 146813 w_fft_out[107]
.sym 146815 w_fft_out[35]
.sym 146816 w_fft_out[99]
.sym 146817 fft_block.counter_N[2]
.sym 146818 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 146819 w_fft_out[104]
.sym 146820 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146821 w_fft_out[56]
.sym 146822 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 146823 w_fft_out[92]
.sym 146824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 146825 w_fft_out[36]
.sym 146826 w_fft_out[92]
.sym 146827 w_fft_out[124]
.sym 146828 fft_block.counter_N[0]
.sym 146829 fft_block.counter_N[1]
.sym 146830 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]
.sym 146831 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]
.sym 146832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[2]
.sym 146833 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[3]
.sym 146835 w_fft_out[51]
.sym 146836 w_fft_out[115]
.sym 146837 fft_block.counter_N[2]
.sym 146838 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 146839 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 146840 fft_block.counter_N[0]
.sym 146841 fft_block.counter_N[1]
.sym 146842 w_fft_out[9]
.sym 146843 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146844 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 146845 w_fft_out[33]
.sym 146846 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]
.sym 146847 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]
.sym 146848 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[2]
.sym 146849 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3]
.sym 146850 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 146851 w_fft_out[108]
.sym 146852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 146853 w_fft_out[52]
.sym 146854 w_fft_out[99]
.sym 146855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 146856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 146857 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 146858 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146859 w_fft_out[18]
.sym 146860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 146861 w_fft_out[34]
.sym 146863 w_fft_out[26]
.sym 146864 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 146865 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 146866 w_fft_out[50]
.sym 146867 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 146868 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 146869 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 146870 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[0]
.sym 146871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[1]
.sym 146872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[2]
.sym 146873 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0[3]
.sym 146874 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146875 w_fft_out[67]
.sym 146876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146877 w_fft_out[59]
.sym 146878 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146879 w_fft_out[66]
.sym 146880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146881 w_fft_out[58]
.sym 146882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146883 w_fft_out[17]
.sym 146884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 146885 w_fft_out[89]
.sym 146886 w_fft_out[34]
.sym 146887 w_fft_out[98]
.sym 146888 fft_block.counter_N[2]
.sym 146889 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 146890 w_fft_out[65]
.sym 146891 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146892 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 146893 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 146894 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 146895 w_fft_out[74]
.sym 146896 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 146897 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 146898 w_fft_out[11]
.sym 146899 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[2]
.sym 146901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[3]
.sym 146902 w_fft_out[2]
.sym 146903 w_fft_out[18]
.sym 146904 fft_block.counter_N[2]
.sym 146905 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 146906 w_fft_out[66]
.sym 146907 w_fft_out[82]
.sym 146908 fft_block.counter_N[2]
.sym 146909 fft_block.counter_N[0]
.sym 146912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 146913 w_fft_out[73]
.sym 146914 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146915 w_fft_out[19]
.sym 146916 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 146917 w_fft_out[35]
.sym 146918 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146919 w_fft_out[12]
.sym 146920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 146921 w_fft_out[4]
.sym 146922 w_fft_out[68]
.sym 146923 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146924 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146925 w_fft_out[20]
.sym 146926 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146927 w_fft_out[64]
.sym 146928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146929 w_fft_out[8]
.sym 146931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 146932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 146933 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 146934 w_fft_out[4]
.sym 146935 w_fft_out[20]
.sym 146936 fft_block.counter_N[2]
.sym 146937 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 146938 w_fft_out[98]
.sym 146939 spi_out.addr[1]
.sym 146940 spi_out.addr[2]
.sym 146941 spi_out.addr[3]
.sym 146942 w_fft_out[90]
.sym 146943 w_fft_out[82]
.sym 146944 spi_out.addr[2]
.sym 146945 spi_out.addr[0]
.sym 146946 w_fft_out[68]
.sym 146947 w_fft_out[84]
.sym 146948 fft_block.counter_N[2]
.sym 146949 fft_block.counter_N[0]
.sym 146950 w_fft_out[6]
.sym 146951 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 146952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 146953 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 146954 w_fft_out[31]
.sym 146955 w_fft_out[63]
.sym 146956 fft_block.counter_N[0]
.sym 146957 fft_block.counter_N[1]
.sym 146958 spi_out.addr[2]
.sym 146959 spi_out.addr[3]
.sym 146960 spi_out.addr[1]
.sym 146961 spi_out.addr[0]
.sym 146962 spi_out.addr[2]
.sym 146963 spi_out.addr[1]
.sym 146964 spi_out.addr[0]
.sym 146965 spi_out.addr[3]
.sym 146966 w_fft_out[14]
.sym 146967 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 146969 w_fft_out[38]
.sym 146970 w_fft_out[15]
.sym 146971 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1[1]
.sym 146972 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 146973 w_fft_out[127]
.sym 146974 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 146975 w_fft_out[110]
.sym 146976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 146977 w_fft_out[54]
.sym 146978 w_fft_out[69]
.sym 146979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 146981 w_fft_out[101]
.sym 146982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]
.sym 146983 w_fft_out[111]
.sym 146984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 146985 w_fft_out[87]
.sym 146986 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146987 w_fft_out[70]
.sym 146988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146989 w_fft_out[22]
.sym 146992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 146993 w_fft_out[71]
.sym 146994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 146995 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 146996 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 146997 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 146998 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]
.sym 146999 w_fft_out[23]
.sym 147000 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 147001 w_fft_out[95]
.sym 147002 w_fft_out[95]
.sym 147003 w_fft_out[127]
.sym 147004 fft_block.counter_N[0]
.sym 147005 fft_block.counter_N[1]
.sym 147006 w_fft_out[102]
.sym 147007 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 147008 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.sym 147009 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]
.sym 147010 w_fft_out[38]
.sym 147011 w_fft_out[102]
.sym 147012 fft_block.counter_N[2]
.sym 147013 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 147015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 147017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 147019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 147021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 147022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 147023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 147024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 147025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 147027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 147029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 147030 w_fft_out[6]
.sym 147031 w_fft_out[22]
.sym 147032 fft_block.counter_N[2]
.sym 147033 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 147036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 147037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 147038 fft_block.counter_N[1]
.sym 147039 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[1]
.sym 147040 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[2]
.sym 147041 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I1_SB_LUT4_O_I1[3]
.sym 147042 w_fft_out[71]
.sym 147043 w_fft_out[87]
.sym 147044 fft_block.counter_N[2]
.sym 147045 fft_block.counter_N[0]
.sym 147047 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 147052 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 147054 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 147055 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 147056 fft_block.stage[1]
.sym 147057 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 147058 w_fft_out[70]
.sym 147059 w_fft_out[86]
.sym 147060 fft_block.counter_N[2]
.sym 147061 fft_block.counter_N[0]
.sym 147067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 147069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 147071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 147073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 147075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 147077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 147139 insert_data
.sym 147140 count[0]
.sym 147141 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 147463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147471 $PACKER_VCC_NET
.sym 147473 $nextpnr_ICESTORM_LC_53$I3
.sym 147474 fft_block.reg_stage.w_c_reg[25]
.sym 147475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 147476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147477 $nextpnr_ICESTORM_LC_53$COUT
.sym 147479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 147480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 147481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 147483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 147484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 147485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147487 fft_block.reg_stage.w_cps_reg[31]
.sym 147488 fft_block.reg_stage.w_c_reg[25]
.sym 147489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 147499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 147503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147507 $PACKER_VCC_NET
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147511 fft_block.reg_stage.w_cps_reg[34]
.sym 147512 fft_block.reg_stage.w_c_reg[25]
.sym 147513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147515 fft_block.reg_stage.w_c_reg[25]
.sym 147516 fft_block.reg_stage.w_cps_reg[34]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147518 fft_block.reg_stage.w_cps_reg[35]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147522 fft_block.reg_stage.w_cps_reg[31]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 147528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 147531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 147532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 147534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 147535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 147536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 147537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 147542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 147543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 147547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[2]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_I2[3]
.sym 147550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 147551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 147555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 147556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147563 fft_block.reg_stage.w_cms_reg[27]
.sym 147564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 147571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 147572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147575 $PACKER_VCC_NET
.sym 147577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 147583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 147584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 147585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 147587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 147588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 147589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 147592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 147596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 147607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 147608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 147609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 147611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 147612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 147613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 147615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 147618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 147619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 147620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 147621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 147623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 147624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 147626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 147631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 147632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 147633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 147637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 147643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 147644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 147651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 147655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 147665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 147667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147671 fft_block.reg_stage.w_cms_reg[27]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147675 fft_block.reg_stage.w_cps_reg[27]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_1_SB_LUT4_O_I2[1]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 147683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 147686 fft_block.reg_stage.w_c_reg[25]
.sym 147687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 147692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 147693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 147694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 147696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 147702 fft_block.reg_stage.w_c_reg[25]
.sym 147703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 147709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 147710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 147711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 147712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 147713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 147714 fft_block.reg_stage.w_c_reg[25]
.sym 147715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 147719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 147721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 147722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 147723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 147724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 147725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 147730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 147731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 147734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 147736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 147741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 147742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 147743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 147746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 147748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 147759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 147760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 147761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 147762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 147763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 147764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 147765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 147768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 147769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 147777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 147783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 147796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 147797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 147800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 147801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 147808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 147809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 147811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[3]
.sym 147813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count[4]
.sym 147814 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[0]
.sym 147815 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I3_SB_LUT4_O_I0[1]
.sym 147816 fft_block.counter_N[0]
.sym 147817 fft_block.counter_N[1]
.sym 147819 w_fft_out[32]
.sym 147820 w_fft_out[96]
.sym 147821 fft_block.counter_N[2]
.sym 147824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 147825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 147826 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 147827 w_fft_out[88]
.sym 147828 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 147829 w_fft_out[112]
.sym 147836 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 147837 w_fft_out[80]
.sym 147838 w_fft_out[96]
.sym 147839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 147840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[2]
.sym 147841 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2[3]
.sym 147843 w_fft_out[48]
.sym 147844 w_fft_out[112]
.sym 147845 fft_block.counter_N[2]
.sym 147846 w_fft_out[33]
.sym 147847 w_fft_out[97]
.sym 147848 fft_block.counter_N[2]
.sym 147849 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 147850 w_fft_out[97]
.sym 147851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 147852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[2]
.sym 147853 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_2_I2[3]
.sym 147854 w_fft_out[81]
.sym 147855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 147856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 147857 w_fft_out[121]
.sym 147858 w_fft_out[24]
.sym 147859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 147860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 147861 w_fft_out[32]
.sym 147862 w_fft_out[0]
.sym 147863 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 147864 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 147865 w_fft_out[120]
.sym 147866 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[0]
.sym 147867 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[1]
.sym 147868 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[2]
.sym 147869 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I0[3]
.sym 147870 w_fft_out[58]
.sym 147871 w_fft_out[122]
.sym 147872 fft_block.counter_N[2]
.sym 147873 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 147876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 147877 w_fft_out[49]
.sym 147878 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 147879 w_fft_out[57]
.sym 147880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 147881 w_fft_out[1]
.sym 147882 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[0]
.sym 147883 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[1]
.sym 147884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[2]
.sym 147885 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0[3]
.sym 147886 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_1_I0[1]
.sym 147887 w_fft_out[41]
.sym 147888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 147889 w_fft_out[113]
.sym 147891 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[0]
.sym 147892 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[1]
.sym 147893 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_3_I1[2]
.sym 147894 w_fft_out[36]
.sym 147895 w_fft_out[100]
.sym 147896 fft_block.counter_N[2]
.sym 147897 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 147898 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[0]
.sym 147899 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[1]
.sym 147900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[2]
.sym 147901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0[3]
.sym 147902 w_fft_out[1]
.sym 147903 w_fft_out[17]
.sym 147904 fft_block.counter_N[2]
.sym 147905 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 147906 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 147907 w_fft_out[116]
.sym 147908 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 147909 w_fft_out[100]
.sym 147911 addr_count[1]
.sym 147912 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 147913 fft_block.sel_in
.sym 147914 fft_block.counter_N[1]
.sym 147915 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 147916 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 147917 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 147920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 147921 w_fft_out[115]
.sym 147922 w_fft_out[52]
.sym 147923 w_fft_out[116]
.sym 147924 fft_block.counter_N[2]
.sym 147925 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 147926 w_fft_out[37]
.sym 147927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 147928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 147929 w_fft_out[125]
.sym 147930 w_fft_out[65]
.sym 147931 w_fft_out[81]
.sym 147932 fft_block.counter_N[2]
.sym 147933 fft_block.counter_N[0]
.sym 147934 fft_block.counter_N[1]
.sym 147935 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[1]
.sym 147936 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[2]
.sym 147937 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1[3]
.sym 147938 w_fft_out[61]
.sym 147939 w_fft_out[125]
.sym 147940 fft_block.counter_N[2]
.sym 147941 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 147943 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 147944 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 147945 fft_block.sel_in
.sym 147946 w_fft_out[124]
.sym 147947 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 147948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]
.sym 147949 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]
.sym 147951 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[0]
.sym 147952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[1]
.sym 147953 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1[2]
.sym 147956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 147957 w_fft_out[61]
.sym 147958 w_fft_out[5]
.sym 147959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 147960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 147961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 147964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 147965 w_fft_out[84]
.sym 147966 w_fft_out[53]
.sym 147967 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 147968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 147969 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 147971 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]
.sym 147972 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]
.sym 147973 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[2]
.sym 147974 w_fft_out[78]
.sym 147975 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 147976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 147977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 147980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 147981 w_fft_out[30]
.sym 147982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[0]
.sym 147983 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[1]
.sym 147984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[2]
.sym 147985 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0[3]
.sym 147986 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 147987 w_fft_out[63]
.sym 147988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 147989 w_fft_out[39]
.sym 147990 w_fft_out[62]
.sym 147991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 147992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 147993 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 147994 w_fft_out[118]
.sym 147995 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 147996 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 147997 w_fft_out[126]
.sym 147998 w_fft_out[62]
.sym 147999 w_fft_out[126]
.sym 148000 fft_block.counter_N[2]
.sym 148001 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 148002 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 148003 w_fft_out[119]
.sym 148004 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 148005 w_fft_out[31]
.sym 148006 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[0]
.sym 148007 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[1]
.sym 148008 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[2]
.sym 148009 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0[3]
.sym 148012 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 148013 w_fft_out[86]
.sym 148014 w_fft_out[55]
.sym 148015 w_fft_out[119]
.sym 148016 fft_block.counter_N[2]
.sym 148017 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 148018 w_fft_out[54]
.sym 148019 w_fft_out[118]
.sym 148020 fft_block.counter_N[2]
.sym 148021 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 148024 fft_block.counter_N[0]
.sym 148025 fft_block.counter_N[1]
.sym 148026 w_fft_out[39]
.sym 148027 w_fft_out[103]
.sym 148028 fft_block.counter_N[2]
.sym 148029 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 148030 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1]
.sym 148031 w_fft_out[55]
.sym 148032 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 148033 w_fft_out[7]
.sym 148034 w_fft_out[103]
.sym 148035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 148036 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 148037 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 148039 insert_data
.sym 148044 insert_data
.sym 148047 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 148048 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 148049 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 148050 fft_block.counter_N[1]
.sym 148051 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]
.sym 148052 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]
.sym 148053 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]
.sym 148055 addr_count[2]
.sym 148056 fft_block.counter_N[2]
.sym 148057 insert_data
.sym 148058 w_fft_out[7]
.sym 148059 w_fft_out[23]
.sym 148060 fft_block.counter_N[2]
.sym 148061 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 148065 addr_count[0]
.sym 148067 addr_count[1]
.sym 148068 addr_count[2]
.sym 148069 insert_data
.sym 148070 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 148071 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 148072 fft_block.stage[1]
.sym 148073 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 148075 $PACKER_VCC_NET
.sym 148076 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 148077 fft_block.stage[0]
.sym 148078 addr_count_SB_DFFESR_Q_R[2]
.sym 148079 insert_data
.sym 148080 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 148081 insert_data_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 148082 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 148083 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 148084 fft_block.stage[1]
.sym 148085 fft_block.stage[0]
.sym 148086 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 148087 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 148088 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 148089 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 148091 fft_block.counter_N[0]
.sym 148092 addr_count[0]
.sym 148093 insert_data
.sym 148095 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 148096 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 148097 fft_block.stage[0]
.sym 148099 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 148100 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 148101 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 148102 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 148106 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 148121 fft_block.stage[0]
.sym 148124 fft_block.stage[1]
.sym 148125 fft_block.stage[0]
.sym 148126 insert_data
.sym 148127 fft_block.state[1]
.sym 148128 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 148129 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 148133 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 148136 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 148137 fft_block.state[1]
.sym 148153 fft_block.stage_SB_DFFESR_Q_R
.sym 148156 fft_block.state[1]
.sym 148157 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 148162 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 148487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148495 $PACKER_VCC_NET
.sym 148497 $nextpnr_ICESTORM_LC_11$I3
.sym 148500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 148509 fft_block.start_calc
.sym 148519 fft_block.reg_stage.w_cps_reg[35]
.sym 148520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 148523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 148524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 148526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 148527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 148528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 148529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 148531 fft_block.reg_stage.w_cps_reg[35]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 148538 fft_block.reg_stage.w_cps_reg[31]
.sym 148539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 148540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 148541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 148543 fft_block.reg_stage.w_c_reg[25]
.sym 148544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 148545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 148547 $PACKER_VCC_NET
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 148552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 148553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 148554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 148555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 148556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 148558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 148562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 148568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 148570 fft_block.reg_stage.w_cps_reg[35]
.sym 148571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 148572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 148573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 148574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 148575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 148576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 148578 fft_block.reg_stage.w_cps_reg[35]
.sym 148579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 148580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 148581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 148582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 148584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 148585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 148588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 148589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 148591 fft_block.reg_stage.w_cps_reg[31]
.sym 148592 fft_block.reg_stage.w_c_reg[25]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 148603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 148606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 148607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 148608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 148609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 148611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 148612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 148616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 148617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148619 fft_block.reg_stage.w_cms_reg[28]
.sym 148620 fft_block.reg_stage.w_cms_reg[27]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 148626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 148631 fft_block.reg_stage.w_cms_reg[27]
.sym 148632 fft_block.reg_stage.w_cms_reg[28]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148634 fft_block.reg_stage.w_cms_reg[27]
.sym 148635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 148639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 148647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 148648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 148650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 148651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 148652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 148654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 148655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 148656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148659 fft_block.reg_stage.w_cms_reg[28]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 148662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 148663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 148664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 148667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 148668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 148672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 148673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 148675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 148676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 148677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 148683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 148687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 148691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 148695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 148699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 148703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 148707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 148710 fft_block.reg_stage.w_c_reg[25]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 148712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 148713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 148714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 148718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 148726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 148730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 148734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 148738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 148745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 148749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 148750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 148754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 148761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 148765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 148766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 148770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 148775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 148832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 148833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 148836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 148838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 148849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 148853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 148854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 148865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 148866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 148881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 148889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 148890 spi_out.send_data[3]
.sym 148894 spi_out.send_data[4]
.sym 148898 spi_out.send_data[0]
.sym 148902 fft_block.counter_N[1]
.sym 148903 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 148904 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 148905 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 148906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 148907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 148913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 148915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 148917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 148919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 148921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 148923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 148925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 148926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 148927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 148928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 148929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 148930 w_fft_out[49]
.sym 148931 w_fft_out[113]
.sym 148932 fft_block.counter_N[2]
.sym 148933 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 148935 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 148936 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 148937 fft_block.sel_in
.sym 148946 w_fft_out[2]
.sym 148947 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 148948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 148949 w_fft_out[122]
.sym 148950 w_fft_out[50]
.sym 148951 w_fft_out[114]
.sym 148952 fft_block.counter_N[2]
.sym 148953 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 148955 w_fft_out[114]
.sym 148956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 148957 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[2]
.sym 148961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 148963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 148965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 148967 addr_count[1]
.sym 148968 addr_count[2]
.sym 148969 addr_count[0]
.sym 148970 spi_out.addr[0]
.sym 148971 spi_out.addr[3]
.sym 148972 spi_out.addr[2]
.sym 148973 spi_out.addr[1]
.sym 148976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 148977 w_fft_out[117]
.sym 148978 spi_out.addr[2]
.sym 148979 spi_out.addr[0]
.sym 148980 spi_out.addr[1]
.sym 148981 spi_out.addr[3]
.sym 148983 w_fft_out[53]
.sym 148984 w_fft_out[117]
.sym 148985 fft_block.counter_N[2]
.sym 148987 addr_count[1]
.sym 148988 addr_count[2]
.sym 148989 addr_count[0]
.sym 148990 spi_out.addr[3]
.sym 148991 spi_out.addr[0]
.sym 148992 spi_out.addr[1]
.sym 148993 spi_out.addr[2]
.sym 148994 spi_out.addr[3]
.sym 148995 spi_out.addr[1]
.sym 148996 spi_out.addr[0]
.sym 148997 spi_out.addr[2]
.sym 148998 spi_out.addr[2]
.sym 148999 spi_out.addr[3]
.sym 149000 spi_out.addr[0]
.sym 149001 spi_out.addr[1]
.sym 149002 spi_out.addr[3]
.sym 149003 spi_out.addr[2]
.sym 149004 spi_out.addr[0]
.sym 149005 spi_out.addr[1]
.sym 149006 spi_out.addr[0]
.sym 149007 spi_out.addr[1]
.sym 149008 spi_out.addr[2]
.sym 149009 spi_out.addr[3]
.sym 149010 spi_out.addr[1]
.sym 149011 spi_out.addr[3]
.sym 149012 spi_out.addr[0]
.sym 149013 spi_out.addr[2]
.sym 149014 spi_out.addr[2]
.sym 149015 spi_out.addr[0]
.sym 149016 spi_out.addr[3]
.sym 149017 spi_out.addr[1]
.sym 149018 spi_out.addr[2]
.sym 149019 spi_out.addr[3]
.sym 149020 spi_out.addr[0]
.sym 149021 spi_out.addr[1]
.sym 149022 spi_out.addr[3]
.sym 149023 spi_out.addr[0]
.sym 149024 spi_out.addr[2]
.sym 149025 spi_out.addr[1]
.sym 149026 spi_out.addr[2]
.sym 149027 spi_out.addr[3]
.sym 149028 spi_out.addr[0]
.sym 149029 spi_out.addr[1]
.sym 149031 addr_count[0]
.sym 149036 addr_count[1]
.sym 149040 addr_count[2]
.sym 149041 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149044 addr_count[1]
.sym 149045 addr_count[0]
.sym 149060 fft_block.counter_N[0]
.sym 149061 fft_block.counter_N[1]
.sym 149063 fft_block.counter_N[0]
.sym 149068 fft_block.counter_N[1]
.sym 149072 fft_block.counter_N[2]
.sym 149073 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149077 fft_block.counter_N[0]
.sym 149083 addr_count[2]
.sym 149084 addr_count[0]
.sym 149085 addr_count[1]
.sym 149086 fft_block.counter_N[1]
.sym 149087 fft_block.counter_N[0]
.sym 149089 insert_data
.sym 149092 fft_block.counter_N[1]
.sym 149093 fft_block.counter_N[0]
.sym 149095 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 149099 $PACKER_VCC_NET
.sym 149100 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 149105 $nextpnr_ICESTORM_LC_72$I3
.sym 149106 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 149114 fft_block.stage[0]
.sym 149115 fft_block.stage[1]
.sym 149116 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2[10]
.sym 149117 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 149118 fft_block.counter_N[2]
.sym 149119 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 149120 fft_block.state[1]
.sym 149121 addr_count_SB_DFFESR_Q_R[2]
.sym 149124 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 149125 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 149129 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149131 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149132 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149133 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 149134 fft_block.fill_regs_SB_DFFE_Q_D
.sym 149138 insert_data
.sym 149139 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 149140 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149141 fft_block.state[1]
.sym 149142 fft_block.stage[0]
.sym 149143 fft_block.stage[1]
.sym 149144 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 149145 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 149146 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 149147 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 149148 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149149 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149151 fft_block.stage[0]
.sym 149152 fft_block.stage[1]
.sym 149153 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 149154 insert_data
.sym 149155 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149156 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149157 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 149162 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 149163 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149164 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149165 fft_block.state[1]
.sym 149166 fft_block.stage_SB_DFFESR_Q_R
.sym 149173 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 149174 insert_data
.sym 149175 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 149176 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149177 fft_block.state[1]
.sym 149180 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 149181 fft_block.fft_finish_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 149188 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 149189 fft_block.state[1]
.sym 149505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 149515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149516 fft_block.start_calc
.sym 149517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 149518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 149533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 149536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149546 fft_block.start_calc
.sym 149547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 149561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 149574 fft_block.start_calc
.sym 149575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 149587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 149588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 149589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 149590 fft_block.reg_stage.w_c_reg[25]
.sym 149591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 149592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 149593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 149597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 149600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 149601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 149602 fft_block.reg_stage.w_cps_reg[31]
.sym 149603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 149607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 149619 $PACKER_VCC_NET
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 149626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 149627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 149628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 149631 $PACKER_VCC_NET
.sym 149632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149643 $PACKER_VCC_NET
.sym 149644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149647 $PACKER_VCC_NET
.sym 149649 $nextpnr_ICESTORM_LC_37$I3
.sym 149652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 149655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 149668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 149679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 149681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 149707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 149709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 149711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 149718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 149719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 149723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 149727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 149731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 149733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 149734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 149744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 149750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 149773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 149774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 149782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 149790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 149794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 149799 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 149803 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 149804 $PACKER_VCC_NET
.sym 149807 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149808 $PACKER_VCC_NET
.sym 149809 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 149827 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 149828 $PACKER_VCC_NET
.sym 149829 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 149837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 149842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 149846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 149850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 149854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 149858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 149859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 149860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 149863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 149865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 149866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 149874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 149882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 149887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 149891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 149896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 149897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 149899 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 149900 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 149901 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149903 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 149904 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 149905 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 149911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 149915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 149918 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 149919 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 149920 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 149921 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 149922 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 149923 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 149924 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 149925 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 149935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 149937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 149942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 149946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 149954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 149961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149963 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 149964 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 149965 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 149969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 149971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 149973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 149977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 149983 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 149984 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 149985 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149990 spi_out.send_data[2]
.sym 149998 spi_out.addr[2]
.sym 149999 spi_out.addr[3]
.sym 150000 spi_out.addr[0]
.sym 150001 spi_out.addr[1]
.sym 150006 spi_out.send_data[6]
.sym 150010 spi_out.send_data[7]
.sym 150014 spi_out.send_data[5]
.sym 150018 spi_out.addr[2]
.sym 150019 spi_out.addr[3]
.sym 150020 spi_out.addr[0]
.sym 150021 spi_out.addr[1]
.sym 150023 spi_out.addr[0]
.sym 150028 spi_out.addr[1]
.sym 150032 spi_out.addr[2]
.sym 150033 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150036 spi_out.addr[3]
.sym 150037 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150040 spi_out.addr[4]
.sym 150041 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150045 spi_out.addr[0]
.sym 150052 spi_out.addr[1]
.sym 150053 spi_out.addr[0]
.sym 150058 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150071 spi_out.addr[4]
.sym 150072 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150073 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 150088 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150089 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150096 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150097 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150098 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 150099 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150100 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150101 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 150104 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 150105 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150108 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 150109 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 150111 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 150112 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150113 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150114 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 150115 PIN_21$SB_IO_OUT
.sym 150116 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150117 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150124 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150125 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150126 PIN_21$SB_IO_OUT
.sym 150127 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 150128 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150129 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150130 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 150131 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 150132 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150133 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150151 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 150156 spi_out.count_spi[1]
.sym 150160 spi_out.count_spi[2]
.sym 150161 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150164 spi_out.count_spi[3]
.sym 150165 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150168 spi_out.count_spi[4]
.sym 150169 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150172 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 150173 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 150174 spi_out.count_spi[1]
.sym 150175 spi_out.count_spi[2]
.sym 150176 spi_out.count_spi[3]
.sym 150177 spi_out.count_spi[4]
.sym 150179 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 150180 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 150181 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 150206 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 150541 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 150553 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150565 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150567 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 150572 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 150576 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 150580 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 150584 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 150587 $PACKER_VCC_NET
.sym 150589 $nextpnr_ICESTORM_LC_5$I3
.sym 150592 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 150593 $nextpnr_ICESTORM_LC_5$COUT
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 150702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 150729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 150731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 150735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 150739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 150743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 150746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 150748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 150749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 150755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 150757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 150759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 150771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 150772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 150775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 150776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 150777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 150788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 150818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 150822 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 150832 spi_out.spi_master.r_SM_CS[0]
.sym 150833 spi_out.spi_master.r_SM_CS[1]
.sym 150834 spi_out.spi_master.r_SM_CS[1]
.sym 150835 spi_out.spi_master.master_ready
.sym 150836 spi_out.spi_master.r_SM_CS[0]
.sym 150837 spi_out.start_tx
.sym 150841 spi_out.spi_master.r_SM_CS[1]
.sym 150844 spi_out.spi_master.master_ready
.sym 150845 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150846 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 150852 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 150853 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 150856 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150857 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150871 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150872 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 150873 spi_out.spi_master.master_ready
.sym 150907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 150915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 150917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 150934 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 150935 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 150936 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 150937 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 150950 spi_out.send_data[1]
.sym 151176 spi_out.count_spi[1]
.sym 151177 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151185 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151559 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151563 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151564 $PACKER_VCC_NET
.sym 151567 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 151568 $PACKER_VCC_NET
.sym 151569 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151571 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 151572 $PACKER_VCC_NET
.sym 151573 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151575 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 151576 $PACKER_VCC_NET
.sym 151577 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151578 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 151585 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151587 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151588 $PACKER_VCC_NET
.sym 151589 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151591 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151596 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 151600 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 151601 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151603 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 151604 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 151605 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151609 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 151614 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151615 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151616 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 151617 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 151620 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 151621 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 151634 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 151645 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 151778 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151783 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151787 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 151788 $PACKER_VCC_NET
.sym 151791 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 151792 $PACKER_VCC_NET
.sym 151793 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 151795 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 151796 $PACKER_VCC_NET
.sym 151797 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 151799 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 151800 $PACKER_VCC_NET
.sym 151801 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 151803 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 151804 $PACKER_VCC_NET
.sym 151805 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 151814 spi_out.spi_master.master_ready
.sym 151815 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 151816 spi_out.spi_master.r_SM_CS[1]
.sym 151817 spi_out.spi_master.r_SM_CS[0]
.sym 151821 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 151825 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151826 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 151827 spi_out.spi_master.master_ready
.sym 151828 spi_out.spi_master.r_SM_CS[0]
.sym 151829 spi_out.spi_master.r_SM_CS[1]
.sym 151830 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 151837 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 151840 spi_out.spi_master.r_SM_CS[1]
.sym 151841 spi_out.spi_master.r_SM_CS[0]
.sym 151843 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 151844 $PACKER_VCC_NET
.sym 151845 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151848 spi_out.spi_master.r_SM_CS[1]
.sym 151849 spi_out.spi_master.r_SM_CS[0]
.sym 151855 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 151856 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 151857 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 151860 PIN_16_SB_LUT4_O_I3
.sym 151861 spi_out.start_tx
.sym 151870 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 151894 fft_block.fft_finish_SB_LUT4_I0_I1[0]
.sym 152627 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 152628 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152813 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 152833 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 152837 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 152839 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 152844 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 152848 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 152852 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 152856 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 152860 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 152865 $nextpnr_ICESTORM_LC_2$I3
.sym 153665 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 155121 PIN_16_SB_LUT4_O_I3
.sym 158766 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
