# system info EmbarcadoVGA_tb on 2025.05.30.16:45:39
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1748634322
#
#
# Files generated for EmbarcadoVGA_tb on 2025.05.30.16:45:39
files:
filepath,kind,attributes,module,is_top
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/EmbarcadoVGA_tb.v,VERILOG,,EmbarcadoVGA_tb,true
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA.v,VERILOG,,EmbarcadoVGA,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_key.v,VERILOG,,EmbarcadoVGA_key,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/Master_Interface.v,VERILOG,,Master_Interface,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor.v,VERILOG,,EmbarcadoVGA_processor,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.hex,HEX,,EmbarcadoVGA_ram,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v,VERILOG,,EmbarcadoVGA_ram,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller.v,VERILOG,,EmbarcadoVGA_sdram_controller,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller_test_component.v,VERILOG,,EmbarcadoVGA_sdram_controller,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0.v,VERILOG,,EmbarcadoVGA_mm_interconnect_0,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1.v,VERILOG,,EmbarcadoVGA_mm_interconnect_1,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_irq_mapper.sv,SYSTEM_VERILOG,,EmbarcadoVGA_irq_mapper,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.sdc,SDC,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v,VERILOG,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v,VERILOG,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v,VERILOG,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v,VERILOG,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_nios2_waves.do,OTHER,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_ociram_default_contents.dat,DAT,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_ociram_default_contents.hex,HEX,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_ociram_default_contents.mif,MIF,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_a.dat,DAT,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_a.hex,HEX,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_a.mif,MIF,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_b.dat,DAT,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_b.hex,HEX,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_rf_ram_b.mif,MIF,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v,VERILOG,,EmbarcadoVGA_processor_cpu,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_router,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_router_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_router_002,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_router_003,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_router_005,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_demux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_demux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_mux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_cmd_mux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_rsp_demux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_rsp_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_rsp_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_rsp_mux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_rsp_mux_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003.v,VERILOG,,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_router,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_router_001,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_cmd_demux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_cmd_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_cmd_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_rsp_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_1_rsp_mux,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv,SYSTEM_VERILOG,,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
EmbarcadoVGA_tb.EmbarcadoVGA_inst,EmbarcadoVGA
EmbarcadoVGA_tb.EmbarcadoVGA_inst.key,EmbarcadoVGA_key
EmbarcadoVGA_tb.EmbarcadoVGA_inst.master_interface,Master_Interface
EmbarcadoVGA_tb.EmbarcadoVGA_inst.processor,EmbarcadoVGA_processor
EmbarcadoVGA_tb.EmbarcadoVGA_inst.processor.cpu,EmbarcadoVGA_processor_cpu
EmbarcadoVGA_tb.EmbarcadoVGA_inst.ram,EmbarcadoVGA_ram
EmbarcadoVGA_tb.EmbarcadoVGA_inst.sdram_controller,EmbarcadoVGA_sdram_controller
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0,EmbarcadoVGA_mm_interconnect_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_data_master_translator,altera_merlin_master_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_instruction_master_translator,altera_merlin_master_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_debug_mem_slave_translator,altera_merlin_slave_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_translator,altera_merlin_slave_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_data_master_agent,altera_merlin_master_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_instruction_master_agent,altera_merlin_master_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_debug_mem_slave_agent,altera_merlin_slave_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_agent,altera_merlin_slave_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.processor_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_agent_rsp_fifo,altera_avalon_sc_fifo
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router,EmbarcadoVGA_mm_interconnect_0_router
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router_001,EmbarcadoVGA_mm_interconnect_0_router_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router_002,EmbarcadoVGA_mm_interconnect_0_router_002
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router_004,EmbarcadoVGA_mm_interconnect_0_router_002
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router_003,EmbarcadoVGA_mm_interconnect_0_router_003
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.router_005,EmbarcadoVGA_mm_interconnect_0_router_005
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_burst_adapter,altera_merlin_burst_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_demux,EmbarcadoVGA_mm_interconnect_0_cmd_demux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_demux_001,EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_demux,EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_demux_002,EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_mux,EmbarcadoVGA_mm_interconnect_0_cmd_mux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_mux_002,EmbarcadoVGA_mm_interconnect_0_cmd_mux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_mux_001,EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.cmd_mux_003,EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_demux_001,EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_demux_003,EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_mux,EmbarcadoVGA_mm_interconnect_0_rsp_mux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.rsp_mux_001,EmbarcadoVGA_mm_interconnect_0_rsp_mux_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_rsp_width_adapter,altera_merlin_width_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.master_interface_slave_cmd_width_adapter,altera_merlin_width_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_001,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_002,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_003,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1,EmbarcadoVGA_mm_interconnect_1
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.master_interface_read_master_translator,altera_merlin_master_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.sdram_controller_s1_translator,altera_merlin_slave_translator
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.master_interface_read_master_agent,altera_merlin_master_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.sdram_controller_s1_agent,altera_merlin_slave_agent
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.sdram_controller_s1_agent_rsp_fifo,altera_avalon_sc_fifo
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.router,EmbarcadoVGA_mm_interconnect_1_router
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.router_001,EmbarcadoVGA_mm_interconnect_1_router_001
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.sdram_controller_s1_burst_adapter,altera_merlin_burst_adapter
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.cmd_demux,EmbarcadoVGA_mm_interconnect_1_cmd_demux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.rsp_demux,EmbarcadoVGA_mm_interconnect_1_cmd_demux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.cmd_mux,EmbarcadoVGA_mm_interconnect_1_cmd_mux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.rsp_mux,EmbarcadoVGA_mm_interconnect_1_rsp_mux
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.avalon_st_adapter,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
EmbarcadoVGA_tb.EmbarcadoVGA_inst.mm_interconnect_1.avalon_st_adapter.error_adapter_0,EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
EmbarcadoVGA_tb.EmbarcadoVGA_inst.irq_mapper,EmbarcadoVGA_irq_mapper
EmbarcadoVGA_tb.EmbarcadoVGA_inst.rst_controller,altera_reset_controller
EmbarcadoVGA_tb.EmbarcadoVGA_inst.rst_controller_001,altera_reset_controller
EmbarcadoVGA_tb.EmbarcadoVGA_inst_clk_bfm,altera_avalon_clock_source
EmbarcadoVGA_tb.EmbarcadoVGA_inst_master_conduit_bfm,altera_conduit_bfm
EmbarcadoVGA_tb.EmbarcadoVGA_inst_reset_bfm,altera_avalon_reset_source
EmbarcadoVGA_tb.EmbarcadoVGA_inst_sw_conduit_bfm,altera_conduit_bfm_0002
EmbarcadoVGA_tb.sdram_controller_my_partner,altera_sdram_partner_module
