TimeQuest Timing Analyzer report for md5-cracker
Wed Feb 01 22:20:13 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Recovery: 'CLOCK_50'
 14. Slow Model Removal: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK_50'
 26. Fast Model Hold: 'CLOCK_50'
 27. Fast Model Recovery: 'CLOCK_50'
 28. Fast Model Removal: 'CLOCK_50'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; md5-cracker                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 104.81 MHz ; 104.81 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -8.541 ; -5032.103     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.642 ; -2155.700     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.391 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.380 ; -1559.380          ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.541 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.577      ;
; -8.470 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.506      ;
; -8.399 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.435      ;
; -8.328 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.364      ;
; -8.320 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.356      ;
; -8.266 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.302      ;
; -8.257 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.293      ;
; -8.249 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.285      ;
; -8.195 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.231      ;
; -8.186 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.222      ;
; -8.178 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.214      ;
; -8.152 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.188      ;
; -8.124 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.160      ;
; -8.115 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.151      ;
; -8.107 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.143      ;
; -8.081 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.117      ;
; -8.053 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.089      ;
; -8.044 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.080      ;
; -8.036 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.072      ;
; -8.010 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.046      ;
; -7.982 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.018      ;
; -7.965 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.001      ;
; -7.939 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.975      ;
; -7.911 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.947      ;
; -7.894 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.930      ;
; -7.885 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.921      ;
; -7.868 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.904      ;
; -7.840 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.876      ;
; -7.823 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.859      ;
; -7.814 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.850      ;
; -7.797 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.833      ;
; -7.789 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.825      ;
; -7.769 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.805      ;
; -7.742 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.778      ;
; -7.726 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.762      ;
; -7.718 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.754      ;
; -7.671 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.707      ;
; -7.664 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.700      ;
; -7.655 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.691      ;
; -7.647 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.683      ;
; -7.631 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.667      ;
; -7.617 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.665      ;
; -7.610 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.646      ;
; -7.600 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.636      ;
; -7.593 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.629      ;
; -7.576 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.612      ;
; -7.560 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.596      ;
; -7.559 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.582      ;
; -7.546 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.594      ;
; -7.541 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.564      ;
; -7.539 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.575      ;
; -7.529 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.565      ;
; -7.521 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.544      ;
; -7.521 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.557      ;
; -7.513 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.536      ;
; -7.505 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.541      ;
; -7.503 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.526      ;
; -7.496 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.532      ;
; -7.495 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.518      ;
; -7.489 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.525      ;
; -7.475 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.523      ;
; -7.475 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.498      ;
; -7.467 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.503      ;
; -7.458 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.494      ;
; -7.457 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.480      ;
; -7.450 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.486      ;
; -7.434 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.470      ;
; -7.425 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.461      ;
; -7.418 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.454      ;
; -7.404 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.452      ;
; -7.396 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.432      ;
; -7.387 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.423      ;
; -7.379 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.412      ;
; -7.379 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.415      ;
; -7.379 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.402      ;
; -7.371 ; md5:MD5_Hash|md5_core:core|block_reg[10][0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.403      ;
; -7.368 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.391      ;
; -7.365 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.388      ;
; -7.363 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.399      ;
; -7.361 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.384      ;
; -7.353 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.389      ;
; -7.350 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.373      ;
; -7.347 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.383      ;
; -7.345 ; md5:MD5_Hash|md5_core:core|block_reg[6][4]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.379      ;
; -7.341 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.364      ;
; -7.333 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.381      ;
; -7.333 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.366      ;
; -7.330 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.353      ;
; -7.325 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.361      ;
; -7.323 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.356      ;
; -7.323 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.346      ;
; -7.319 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.342      ;
; -7.319 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.342      ;
; -7.312 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.335      ;
; -7.308 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.344      ;
; -7.305 ; md5:MD5_Hash|md5_core:core|block_reg[10][2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 8.353      ;
; -7.301 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 8.324      ;
; -7.300 ; md5:MD5_Hash|md5_core:core|block_reg[10][0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.332      ;
; -7.292 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.328      ;
; -7.282 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.318      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.databits                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.databits                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|fsm_pstate.cmd                                                             ; UART2WBM:uart2wbm_i|fsm_pstate.cmd                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; md5_we                                                                                         ; md5_we                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]                                                    ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE                                         ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; md5:MD5_Hash|md5_core:core|ready_reg                                                           ; md5:MD5_Hash|md5_core:core|ready_reg                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; UART2WBM:uart2wbm_i|dout_reg[11]                                                               ; md5_write_data[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; md5:MD5_Hash|block_reg[10][11]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; md5:MD5_Hash|block_reg[10][15]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; UART2WBM:uart2wbm_i|dout_reg[18]                                                               ; md5_write_data[18]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; md5:MD5_Hash|block_reg[15][19]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[15][19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; wb_dout[3]                                                                                     ; UART2WBM:uart2wbm_i|din_reg[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; wb_dout[30]                                                                                    ; UART2WBM:uart2wbm_i|din_reg[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; UART2WBM:uart2wbm_i|dout_reg[1]                                                                ; md5_write_data[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; UART2WBM:uart2wbm_i|dout_reg[4]                                                                ; md5_write_data[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; UART2WBM:uart2wbm_i|dout_reg[8]                                                                ; md5_write_data[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; UART2WBM:uart2wbm_i|dout_reg[16]                                                               ; md5_write_data[16]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; md5:MD5_Hash|block_reg[7][29]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[7][29]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; UART2WBM:uart2wbm_i|dout_reg[2]                                                                ; md5_write_data[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; UART2WBM:uart2wbm_i|dout_reg[13]                                                               ; md5_write_data[13]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; md5:MD5_Hash|block_reg[10][22]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; md5:MD5_Hash|block_reg[15][2]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[15][2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; UART2WBM:uart2wbm_i|dout_reg[22]                                                               ; md5_write_data[22]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_meta_n                                                ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; md5:MD5_Hash|block_reg[10][10]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; UART2WBM:uart2wbm_i|dout_reg[23]                                                               ; md5_write_data[23]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; md5:MD5_Hash|block_reg[10][25]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][25]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.522 ; md5_write_data[3]                                                                              ; md5:MD5_Hash|block_reg[12][3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; md5:MD5_Hash|block_reg[10][0]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[10][0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; md5_write_data[5]                                                                              ; md5:MD5_Hash|block_reg[12][5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; UART2WBM:uart2wbm_i|dout_reg[29]                                                               ; md5_write_data[29]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; md5:MD5_Hash|block_reg[10][30]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][30]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; UART2WBM:uart2wbm_i|fsm_pstate.dout0                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; md5:MD5_Hash|block_reg[7][0]                                                                   ; md5:MD5_Hash|md5_core:core|block_reg[7][0]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; UART2WBM:uart2wbm_i|dout_reg[25]                                                               ; md5_write_data[25]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; UART2WBM:uart2wbm_i|dout_reg[31]                                                               ; md5_write_data[31]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; UART2WBM:uart2wbm_i|fsm_pstate.dout1                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ; UART2WBM:uart2wbm_i|fsm_pstate.request                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; md5:MD5_Hash|md5_core:core|h2_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h2_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.din0                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; UART2WBM:uart2wbm_i|fsm_pstate.dout2                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout3                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; wb_ack                                                                                         ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ; UART2WBM:uart2wbm_i|addr_reg[15]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; md5_write_data[15]                                                                             ; md5:MD5_Hash|block_reg[12][15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; md5:MD5_Hash|md5_core:core|h0_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h0_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; md5:MD5_Hash|md5_core:core|h1_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h1_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; md5:MD5_Hash|md5_core:core|h3_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h3_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; RST_SYNC:rst_sync_i|meta_reg                                                                   ; RST_SYNC:rst_sync_i|reset_reg                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; wb_ack                                                                                         ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; md5:MD5_Hash|md5_core:core|c_reg[20]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; md5:MD5_Hash|md5_core:core|c_reg[9]                                                            ; md5:MD5_Hash|md5_core:core|d_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; md5:MD5_Hash|md5_core:core|c_reg[24]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; UART2WBM:uart2wbm_i|fsm_pstate.din0                                                            ; UART2WBM:uart2wbm_i|fsm_pstate.din1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.stopbit                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; md5:MD5_Hash|md5_core:core|c_reg[11]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; md5:MD5_Hash|md5_core:core|b_reg[2]                                                            ; md5:MD5_Hash|md5_core:core|c_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; md5:MD5_Hash|md5_core:core|d_reg[9]                                                            ; md5:MD5_Hash|md5_core:core|a_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; md5:MD5_Hash|md5_core:core|d_reg[19]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[19]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ; UART2WBM:uart2wbm_i|addr_reg[13]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; md5:MD5_Hash|md5_core:core|d_reg[26]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.549 ; md5:MD5_Hash|md5_core:core|d_reg[22]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.550 ; md5:MD5_Hash|md5_core:core|d_reg[8]                                                            ; md5:MD5_Hash|md5_core:core|a_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.550 ; md5:MD5_Hash|md5_core:core|b_reg[11]                                                           ; md5:MD5_Hash|md5_core:core|c_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.551 ; md5:MD5_Hash|md5_core:core|c_reg[22]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.555 ; md5:MD5_Hash|md5_core:core|d_reg[29]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.562 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP                                         ; md5:MD5_Hash|md5_core:core|a_reg[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.563 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP                                         ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_PIPE                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.566 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                             ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][0]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 2.669      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][0]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[15][0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.662      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][1]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][2]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][3]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.670      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][4]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][4]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][5]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][6]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][6]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.670      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.670      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.671      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 2.660      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[15][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 2.669      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[15][8]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][8]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][8]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][8]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][8]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][9]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 2.660      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.662      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][9]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.670      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[5][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.663      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.671      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.662      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.670      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 2.660      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.671      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.673      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.671      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[15][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.662      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][11]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][11]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 2.672      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.671      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][11]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 2.661      ;
; -1.642 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.017     ; 2.661      ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|next_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.652      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.038     ; 2.619      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_PIPE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|ready_reg                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.652      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|init_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.652      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h2_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.631      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.652      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.652      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.641      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 2.637      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.640      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h0_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 2.636      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.631      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h2_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.026     ; 2.631      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h0_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 2.629      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.647      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.650      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.641      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.642      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.651      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[15][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 2.640      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.650      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.639      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.639      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.648      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.639      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.651      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 2.639      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 2.635      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.642      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.649      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 2.644      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
; 2.391 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 2.643      ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|meta_reg                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|meta_reg                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|reset_reg                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|reset_reg                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.idle                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.idle                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_TXD                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_TXD                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[7]                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 3.480 ; 3.480 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -3.250 ; -3.250 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -3.294 ; -1577.012     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.611 ; -791.206      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.471 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.380 ; -1559.380          ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.294 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.325      ;
; -3.259 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.290      ;
; -3.224 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.255      ;
; -3.202 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.233      ;
; -3.189 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.220      ;
; -3.182 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.213      ;
; -3.167 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.198      ;
; -3.154 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.185      ;
; -3.147 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.178      ;
; -3.132 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.163      ;
; -3.119 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.150      ;
; -3.115 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.146      ;
; -3.112 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.143      ;
; -3.097 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.128      ;
; -3.084 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.115      ;
; -3.080 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.111      ;
; -3.077 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.108      ;
; -3.062 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.093      ;
; -3.049 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.080      ;
; -3.045 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.076      ;
; -3.042 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.073      ;
; -3.027 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.058      ;
; -3.010 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.041      ;
; -3.007 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.038      ;
; -2.992 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.023      ;
; -2.975 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.006      ;
; -2.972 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.003      ;
; -2.957 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.988      ;
; -2.955 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.986      ;
; -2.940 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.971      ;
; -2.940 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.971      ;
; -2.937 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.968      ;
; -2.920 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.951      ;
; -2.905 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.936      ;
; -2.905 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.936      ;
; -2.896 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.912      ;
; -2.895 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.926      ;
; -2.884 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.915      ;
; -2.882 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.899      ;
; -2.880 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.896      ;
; -2.878 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.921      ;
; -2.870 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.901      ;
; -2.870 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.901      ;
; -2.869 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.885      ;
; -2.866 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.883      ;
; -2.865 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.881      ;
; -2.863 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.894      ;
; -2.860 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.891      ;
; -2.855 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.872      ;
; -2.851 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.868      ;
; -2.849 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.880      ;
; -2.844 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.860      ;
; -2.843 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.886      ;
; -2.843 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.874      ;
; -2.835 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.866      ;
; -2.828 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.859      ;
; -2.828 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.844      ;
; -2.825 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.856      ;
; -2.817 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.833      ;
; -2.814 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.845      ;
; -2.813 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.829      ;
; -2.808 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.851      ;
; -2.808 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.839      ;
; -2.801 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.817      ;
; -2.800 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.831      ;
; -2.795 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.821      ;
; -2.792 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.809      ;
; -2.792 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.823      ;
; -2.790 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.821      ;
; -2.787 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.804      ;
; -2.781 ; md5:MD5_Hash|md5_core:core|block_reg[6][4]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.811      ;
; -2.781 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.798      ;
; -2.781 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.808      ;
; -2.779 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.810      ;
; -2.776 ; md5:MD5_Hash|md5_core:core|block_reg[10][0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.804      ;
; -2.776 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.807      ;
; -2.776 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.793      ;
; -2.773 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.816      ;
; -2.772 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.803      ;
; -2.769 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|b_reg[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.795      ;
; -2.765 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.796      ;
; -2.765 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.782      ;
; -2.765 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.782      ;
; -2.761 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27]   ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.778      ;
; -2.757 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.788      ;
; -2.755 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.786      ;
; -2.755 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31]   ; md5:MD5_Hash|md5_core:core|b_reg[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.782      ;
; -2.754 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.771      ;
; -2.750 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[25]   ; md5:MD5_Hash|md5_core:core|b_reg[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.767      ;
; -2.749 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.765      ;
; -2.746 ; md5:MD5_Hash|md5_core:core|block_reg[6][4]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.776      ;
; -2.744 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.775      ;
; -2.743 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|b_reg[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.769      ;
; -2.741 ; md5:MD5_Hash|md5_core:core|block_reg[10][0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.769      ;
; -2.741 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.772      ;
; -2.740 ; md5:MD5_Hash|md5_core:core|block_reg[10][2] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.783      ;
; -2.740 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5] ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 3.756      ;
; -2.738 ; md5:MD5_Hash|md5_core:core|block_reg[5][2]  ; md5:MD5_Hash|md5_core:core|pipe_b_reg[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 3.781      ;
; -2.737 ; md5:MD5_Hash|md5_core:core|pipe_b_reg[23]   ; md5:MD5_Hash|md5_core:core|b_reg[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 3.754      ;
; -2.737 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0] ; md5:MD5_Hash|md5_core:core|pipe_b_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.768      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.databits                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.databits                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|fsm_pstate.cmd                                                             ; UART2WBM:uart2wbm_i|fsm_pstate.cmd                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; md5_we                                                                                         ; md5_we                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]                                                    ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE                                         ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; md5:MD5_Hash|md5_core:core|ready_reg                                                           ; md5:MD5_Hash|md5_core:core|ready_reg                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; md5:MD5_Hash|block_reg[10][15]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; wb_dout[30]                                                                                    ; UART2WBM:uart2wbm_i|din_reg[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; UART2WBM:uart2wbm_i|dout_reg[4]                                                                ; md5_write_data[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; UART2WBM:uart2wbm_i|dout_reg[8]                                                                ; md5_write_data[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; UART2WBM:uart2wbm_i|dout_reg[11]                                                               ; md5_write_data[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; md5:MD5_Hash|block_reg[10][11]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; UART2WBM:uart2wbm_i|dout_reg[18]                                                               ; md5_write_data[18]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; md5:MD5_Hash|block_reg[15][19]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[15][19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; md5:MD5_Hash|block_reg[7][29]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[7][29]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; wb_dout[3]                                                                                     ; UART2WBM:uart2wbm_i|din_reg[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; UART2WBM:uart2wbm_i|dout_reg[1]                                                                ; md5_write_data[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; md5_write_data[3]                                                                              ; md5:MD5_Hash|block_reg[12][3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; UART2WBM:uart2wbm_i|dout_reg[16]                                                               ; md5_write_data[16]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; md5:MD5_Hash|block_reg[10][22]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_meta_n                                                ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; UART2WBM:uart2wbm_i|dout_reg[2]                                                                ; md5_write_data[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; md5:MD5_Hash|block_reg[15][2]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[15][2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; md5:MD5_Hash|block_reg[10][10]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; UART2WBM:uart2wbm_i|dout_reg[13]                                                               ; md5_write_data[13]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; UART2WBM:uart2wbm_i|dout_reg[22]                                                               ; md5_write_data[22]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; UART2WBM:uart2wbm_i|fsm_pstate.dout0                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; md5_write_data[5]                                                                              ; md5:MD5_Hash|block_reg[12][5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; UART2WBM:uart2wbm_i|dout_reg[23]                                                               ; md5_write_data[23]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; md5:MD5_Hash|block_reg[10][25]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][25]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; UART2WBM:uart2wbm_i|fsm_pstate.dout1                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; UART2WBM:uart2wbm_i|fsm_pstate.dout2                                                           ; UART2WBM:uart2wbm_i|fsm_pstate.dout3                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ; UART2WBM:uart2wbm_i|fsm_pstate.request                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; md5_write_data[15]                                                                             ; md5:MD5_Hash|block_reg[12][15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; md5:MD5_Hash|block_reg[10][30]                                                                 ; md5:MD5_Hash|md5_core:core|block_reg[10][30]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; md5:MD5_Hash|md5_core:core|h2_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h2_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.startbit                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; UART2WBM:uart2wbm_i|fsm_pstate.din0                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; md5:MD5_Hash|block_reg[10][0]                                                                  ; md5:MD5_Hash|md5_core:core|block_reg[10][0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; UART2WBM:uart2wbm_i|dout_reg[29]                                                               ; md5_write_data[29]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; wb_ack                                                                                         ; UART2WBM:uart2wbm_i|fsm_pstate.wait4ack                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; md5:MD5_Hash|block_reg[7][0]                                                                   ; md5:MD5_Hash|md5_core:core|block_reg[7][0]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART2WBM:uart2wbm_i|dout_reg[25]                                                               ; md5_write_data[25]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; md5:MD5_Hash|md5_core:core|h0_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h0_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; md5:MD5_Hash|md5_core:core|h1_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h1_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; md5:MD5_Hash|md5_core:core|h3_reg[31]                                                          ; md5:MD5_Hash|md5_core:core|h3_reg[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ; UART2WBM:uart2wbm_i|addr_reg[15]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; md5:MD5_Hash|md5_core:core|c_reg[20]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[20]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; UART2WBM:uart2wbm_i|dout_reg[31]                                                               ; md5_write_data[31]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; wb_ack                                                                                         ; UART2WBM:uart2wbm_i|fsm_pstate.response                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; md5:MD5_Hash|md5_core:core|c_reg[24]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; md5:MD5_Hash|md5_core:core|c_reg[9]                                                            ; md5:MD5_Hash|md5_core:core|d_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; RST_SYNC:rst_sync_i|meta_reg                                                                   ; RST_SYNC:rst_sync_i|reset_reg                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; md5:MD5_Hash|md5_core:core|d_reg[26]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; UART2WBM:uart2wbm_i|fsm_pstate.din0                                                            ; UART2WBM:uart2wbm_i|fsm_pstate.din1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.stopbit                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; md5:MD5_Hash|md5_core:core|d_reg[9]                                                            ; md5:MD5_Hash|md5_core:core|a_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; md5:MD5_Hash|md5_core:core|c_reg[11]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ; UART2WBM:uart2wbm_i|addr_reg[13]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; md5:MD5_Hash|md5_core:core|b_reg[2]                                                            ; md5:MD5_Hash|md5_core:core|c_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; md5:MD5_Hash|md5_core:core|d_reg[19]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[19]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; UART2WBM:uart2wbm_i|UART:uart_i|uart_rxd_synced_n                                              ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; md5:MD5_Hash|md5_core:core|d_reg[22]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; md5:MD5_Hash|md5_core:core|b_reg[11]                                                           ; md5:MD5_Hash|md5_core:core|c_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; md5:MD5_Hash|md5_core:core|d_reg[8]                                                            ; md5:MD5_Hash|md5_core:core|a_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; md5:MD5_Hash|md5_core:core|c_reg[22]                                                           ; md5:MD5_Hash|md5_core:core|d_reg[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; md5:MD5_Hash|md5_core:core|d_reg[29]                                                           ; md5:MD5_Hash|md5_core:core|a_reg[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP                                         ; md5:MD5_Hash|md5_core:core|a_reg[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP                                         ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_PIPE                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; UART2WBM:uart2wbm_i|fsm_pstate.din2                                                            ; UART2WBM:uart2wbm_i|fsm_pstate.din3                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                             ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][7]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][8]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][9]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][9]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][10]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][10]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.638      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][11]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][11]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][12]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][12]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][13]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][13]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][14]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][14]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][16]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][17]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][19]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][19]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][19]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][20]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][20]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][20]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][21]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][21]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][22]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][23]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][23]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][23]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][24]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][24]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][24]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][24]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][25]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][25]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][25]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][25]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][26]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][26]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][26]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][27]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.637      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][27]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][28]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][29]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][29]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][29]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][30]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.624      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[1][30]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[13][30]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 1.635      ;
; -0.611 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][30]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 1.636      ;
+--------+-------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                       ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][22]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][23]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.017     ; 1.606      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|c_reg[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.601      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.601      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.601      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[25]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.601      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|c_reg[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[28]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|c_reg[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.028     ; 1.595      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|c_reg[28]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|b_reg[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|c_reg[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|d_reg[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.027     ; 1.596      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.471 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h3_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 1.599      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|round_ctr_reg[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.587      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_PIPE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.613      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_LOOP ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.613      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg.CTRL_IDLE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.613      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h2_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 1.599      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[4][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[4][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.617      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[12][0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[6][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[6][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[14][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.610      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 1.603      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[5][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[13][0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.610      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.611      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[7][0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[7][0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|a_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.021     ; 1.603      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h2_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.025     ; 1.599      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.610      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.610      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|h1_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.610      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[8][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.617      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[8][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[10][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[10][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.615      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[11][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.611      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[11][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[9][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.617      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[9][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[0][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[0][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[2][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.611      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[2][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[1][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[3][1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 1.608      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[3][1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[14][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|md5_core:core|block_reg[15][1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.618      ;
; 1.472 ; RST_SYNC:rst_sync_i|reset_reg ; md5:MD5_Hash|block_reg[12][1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.616      ;
+-------+-------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|meta_reg                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|meta_reg                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|reset_reg                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RST_SYNC:rst_sync_i|reset_reg                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_CLK_DIV:os_clk_divider_i|clk_div_cnt[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.databits                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.idle                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.idle                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.startbit                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|fsm_pstate.stopbit                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|rx_data[7]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_TXD                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_TXD                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[0]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[1]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[2]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[3]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[4]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[5]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[6]                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_data[7]                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 1.933 ; 1.933 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.813 ; -1.813 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -8.541    ; 0.215 ; -1.642    ; 1.471   ; -1.380              ;
;  CLOCK_50        ; -8.541    ; 0.215 ; -1.642    ; 1.471   ; -1.380              ;
; Design-wide TNS  ; -5032.103 ; 0.0   ; -2155.7   ; 0.0     ; -1559.38            ;
;  CLOCK_50        ; -5032.103 ; 0.000 ; -2155.700 ; 0.000   ; -1559.380           ;
+------------------+-----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; 3.480 ; 3.480 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RXD  ; CLOCK_50   ; -1.813 ; -1.813 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_TXD  ; CLOCK_50   ; 4.059 ; 4.059 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 775306   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 775306   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1325     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1325     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 01 22:20:12 2023
Info: Command: quartus_sta md5-cracker -c md5-cracker
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity RST_SYNC
        Info (332166): set_false_path -to [get_registers {*RST_SYNC:*|meta_reg}] 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'md5-cracker.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.541     -5032.103 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.642     -2155.700 CLOCK_50 
Info (332146): Worst-case removal slack is 2.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.391         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1559.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.294
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.294     -1577.012 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.611      -791.206 CLOCK_50 
Info (332146): Worst-case removal slack is 1.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.471         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -1559.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4589 megabytes
    Info: Processing ended: Wed Feb 01 22:20:13 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


