

================================================================
== Vitis HLS Report for 'write_to_stream_Pipeline_clone_for_rows_clone_for_cols'
================================================================
* Date:           Sun Dec  1 17:06:10 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        SP_CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clone_for_rows_clone_for_cols  |      785|      785|         3|          1|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56"   --->   Operation 9 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i62 %sext_ln56_read"   --->   Operation 10 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty_5, i32 0, i32 0, void @empty_26, i32 0, i32 784, void @empty_3, void @empty_4, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn.cc:56]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnn.cc:56]   --->   Operation 18 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln56_1 = add i10 %indvar_flatten_load, i10 1" [cnn.cc:56]   --->   Operation 19 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %new.body.for.inc, void %for.end12.exitStub" [cnn.cc:56]   --->   Operation 20 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln57 = store i10 %add_ln56_1, i10 %indvar_flatten" [cnn.cc:57]   --->   Operation 21 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln56_cast" [cnn.cc:56]   --->   Operation 22 'getelementptr' 'INPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%INPUT_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr" [cnn.cc:59]   --->   Operation 23 'read' 'INPUT_r_addr_read' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [cnn.cc:57]   --->   Operation 24 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [cnn.cc:56]   --->   Operation 25 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln56 = add i5 %r_load, i5 1" [cnn.cc:56]   --->   Operation 26 'add' 'add_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @clone_for_rows_clone_for_cols_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i5 %c_load, i5 28" [cnn.cc:57]   --->   Operation 29 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.41ns)   --->   "%select_ln56 = select i1 %icmp_ln57, i5 0, i5 %c_load" [cnn.cc:56]   --->   Operation 30 'select' 'select_ln56' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln56_1 = select i1 %icmp_ln57, i5 %add_ln56, i5 %r_load" [cnn.cc:56]   --->   Operation 31 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln56_1, i5 0" [cnn.cc:59]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln56_1, i2 0" [cnn.cc:59]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_1" [cnn.cc:59]   --->   Operation 34 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59 = sub i10 %tmp, i10 %zext_ln59" [cnn.cc:59]   --->   Operation 35 'sub' 'sub_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i5 %select_ln56" [cnn.cc:59]   --->   Operation 36 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln59 = add i10 %sub_ln59, i10 %zext_ln59_1" [cnn.cc:59]   --->   Operation 37 'add' 'add_ln59' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i10 %add_ln59" [cnn.cc:59]   --->   Operation 38 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%img_stream_addr = getelementptr i32 %img_stream, i64 0, i64 %zext_ln59_2" [cnn.cc:59]   --->   Operation 39 'getelementptr' 'img_stream_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [cnn.cc:58]   --->   Operation 40 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [cnn.cc:57]   --->   Operation 41 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %INPUT_r_addr_read" [cnn.cc:59]   --->   Operation 42 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %img_stream_addr" [cnn.cc:59]   --->   Operation 43 'store' 'store_ln59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %select_ln56, i5 1" [cnn.cc:57]   --->   Operation 44 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln57 = store i5 %select_ln56_1, i5 %r" [cnn.cc:57]   --->   Operation 45 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln57 = store i5 %add_ln57, i5 %c" [cnn.cc:57]   --->   Operation 46 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [cnn.cc:57]   --->   Operation 47 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0.000 ns)
	'load' operation ('indvar_flatten_load', cnn.cc:56) on local variable 'indvar_flatten' [16]  (0.000 ns)
	'add' operation ('add_ln56_1', cnn.cc:56) [19]  (0.787 ns)
	'store' operation ('store_ln57', cnn.cc:57) of variable 'add_ln56_1', cnn.cc:56 on local variable 'indvar_flatten' [44]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('INPUT_r_addr', cnn.cc:56) [17]  (0.000 ns)
	bus read operation ('INPUT_r_addr_read', cnn.cc:59) on port 'INPUT_r' (cnn.cc:59) [40]  (7.300 ns)

 <State 3>: 3.400ns
The critical path consists of the following:
	'load' operation ('c_load', cnn.cc:57) on local variable 'c' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln57', cnn.cc:57) [27]  (0.789 ns)
	'select' operation ('select_ln56_1', cnn.cc:56) [29]  (0.414 ns)
	'sub' operation ('sub_ln59', cnn.cc:59) [33]  (0.000 ns)
	'add' operation ('add_ln59', cnn.cc:59) [35]  (0.960 ns)
	'getelementptr' operation ('img_stream_addr', cnn.cc:59) [37]  (0.000 ns)
	'store' operation ('store_ln59', cnn.cc:59) of variable 'bitcast_ln59', cnn.cc:59 on array 'img_stream' [42]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
