multipl experi environ test concurr simul cs use success replac serial simul base store differ experi cs save storag speed simul time allow excel intern observ event paper introduc multipl domain concurr simul mdc like concurr simul maintain effici simul differ mdc also allow experi interact one anoth creat new experi use domain experi trace observ point provid insight origin caus new experi mani experi scenario creat mdc use dynam spawn experi compress rather explicit enumer ensur number experi scenario becom exhaust mdc requir preanalysi addit circuit test provid capabl digit logic simul allow test case run less time mdc give exact locat caus everi experi behavior use track signatur path test pattern coverag analysisw describ algorithm mdc discuss rule propag experi describ concept domain make dynam interact possibl report effect mdc attack exhaust simul problem multipl stuckat fault simul digit logic final applic mdc gener experiment digit logic system discuss b introduct concurr simulationcs1 2 proven power effici simul singl stuckat fault inadequ exhaust applic like multipl stuckat fault msaf simul develop speedup mechan serial simul thu experi independ incap interact one anoth cumul behavior combin experi creat without approach exhaust test usual requir either modifi circuit 10 perform backtrac 14 method present leverag effici concurr simul allow scenario experi dynam spawn independ experi interact experi creat state differ parent experi propag effect compress experi simul cs1 primari experi exhibit fault free good behavior circuit refer experi exist entir sim ulat faulti experi differ diverg refer requir addit independ burst simul time experi behavior observ contrast sinc experi propag leav signatur identifi unfortun cs allow independ experi interact costeffect solut serial simul fault insert creat singl experi see fault effect creat refer exper iment show modifi accommod function would defeat overal effici would produc inaccur observ result simul environ allow multipl domain experi defin combin independ experi may effici simul necessari gener everi possibl combin experi experi arriv node network test candid spawn new behavior elimin work sponsor nation scienc foun dation mip9528194 nation aeronaut space administrationlangley research center nasajov huge number potenti scenario could aris exhaust test addit everi experi simul compress via mechan concurr simul ie differ propag unlik cs singl refer experi allow number independ experi serv parent detail perform multipl stuckat fault present evid framework success digit logic motiv choos msaf applic demonstr larg even exhau tive number experi need per form also good test bed verifi correct compress interact featur sinc digit logic output limit finit number state 01xz furthermor avail isca benchmark circuits3 4 made possibl us compar perform applic paper organ follow first provid necessari background inform cs describ ineffici tri use cs creat scenario experi combin next introduc concept domain parent experi dynam refer compress use identifi need observ experi spawn new experi display cumul behavior fundament method understood present multipl domain simul algorithm 2 background sinc leverag mani featur concurr simul provid brief discuss background inform consid follow analog engin assign build adder circuit develop adder design engin told must build calcul addit subtrac tion took serial approach would start design adder circuitri ignor work alreadi done develop subtractor circuit independ adder design likewis concurr approach engin would tri leverag adder multipl experi environ test 31 1101 1 2 fault sourc 1 2 out1gat evalu r fault fig 1 conceptu copi indic scenario evalu design well concentr design effort new differ function requir integr subtractor exist design concurr simul simul ident behaviorsrefer faulti perform addit simul time dedic faulti experi differ sinc goal cs produc simul result equival simul fault separ need creat simul scenario insert fault refer case main idea evalu scenario propag creat state dif ferenc mani method implement refer case fault c1 fault c2 fault c3 fault c4 current list lookahead list experi c r 3 1 r 3 1c 0 r 3 1 r 3 1 r r 3 1 r 3 1 r 1 r 3 1 r 3 1 r 3 1r 1 gate evalu experi c 1 r 3 1r 1 current list evalu fault scenario input 1 gatel 1 2 1 2 fig 2 current lookahead list process experi multipl list traversalmlt algorithm scheme effici singl cpu algorithm multipl list traversalmlt5 describ mlt implement let us present basic concurr fault simul algorithm figur 1 show singl nand gate simul refer valu denot r input output list list number conceptu copi figur 1 shown dash nand gate indic scenario must evalu singl stuckat fault insert input nand gate fault scenario deriv replac refer valu faulti state valu specifi input exampl c 1 singl stuckat1 fault input 1 nand gate tabl fault sourc respect evalu figur 1 seen one four fault insert produc state valu output differ refer output fault scenario c 1 produc state 0 output refer produc state valu 1 c 1 propag absenc fault experi indic behav ident refer experi fault physic store input output list deposit shown figur 2a experi denot form identifierstatevalu exam ple c 1 1 concurr experi 1 state valu 1 mlt algorithm straightforward input along output list travers experi scenario evalu base type experi encounteredrefer fault output list must also travers properli insert experi propag updat state specif experi mlt algorithm dynam creat scenario evalu point singl experi input output list pointer store current list denot l c refer experi first scenario eval uat creat point refer state list see first row tabl figur 2 input output list tra vers lowest experi identifi list chosen next experi pro cess lookahead list 1 maintain inform mlt readi process anoth experi alreadi determin experi next exampl tabl 4 lentz manolako czeck heller figur 2 refer case evalu lookahead list indic input 1 contain next lowest faulti experi identifi three list therefor next experi process experi fault c 1 experi c 1 creat point state present list present list l fault state c 1 use replac refer valu l use refer valu list fault appear figur 2a demonstr dash line line show experi select creat l c gener experi c 1 c 1 select list l 1 sinc c 1 appear list current list point refer experi input output list creat scenario evalu 1 thu evalu state c 1 equal zero notic mlt also maintain pointer output list quickli determin whether faulti experi alreadi present whether comparison output refer valu per form inform also depict tabl row label c 1 figur 2 evalu case compar state valu refer state r 3 1 see differ experi propag output sinc current list indic output list contain storag experi c 1 alreadi mlt alloc space updat output list shown figur 2b summar mlt travers list input output list simultan lookahead determin experi come next list quickli determin fault id present 1 input whether alreadi present output lookahead inform store circular link list experi scenario evalu deriv lookahead informa tion lowest identifi refer valu list use determin refer state output next higher id chosen lookahead inform use creat scenario specif fault experi figur 3 describ high level algorithm simultan list travers portion mlt algorithm tabl figur 2 enumer scenario event schedul futur due trigger experi ie experi activ current simul time let concurr experi identifi k current state valu v 0 3 issu associ exhaust scenario sinc effici simul algorithm 2 6 11 look singl stuckat fault ssf scenario versu refer experi behavior experi interact combin ssf possi ble mlt implement cs modif would necessari accommod build scenario multipl stuckat fault simu late recal basic mlt algorithm substitut refer valu singl faulti valu fault scenario interact awar other exist despit implement msaf cs mlt would requir everi fault insert network n way combin everi fault everi fault insert would repres 2 way 3 wayn way combin fault everi fault gener given network n input one singl stuckat fault deposit everi input combin singlestuckat fault anoth input number multipl stuckat fault sourc must insert determin equat 1 n equal number fault set multipl fault 1 show amount storag combin fault scenario would greatli reduc effici cs increas list length thu list travers time fault scenario insert must assign state valu use experi typic state valu chosen singl stuckat fault valu line two fault yet teract figur 4 demonstr multipl experi environ test 5 initi network time wheel event exist time wheel current time element e appli refer concurr fault state valu chang input output list r experi trigger call evalu code e use refer nonfaulti state valu schedul new event time propag delay necessari ck present updat current lookahead list experi identifi present input output list input output list l j l j contain experi cid insert pointer r statevalu current list l c list l j els insert pointer c statevalu l c list l j updat lookahead list l insert pointer next identifi present l j use state valu experi point l c begin evalu experi schedul ck experi time call evalu code ck ck present output list propag fault ck fault effect schedul event ck time propag delay els ck converg ck end element e end fig 3 multipl list travers algorithm mlt three singl stuckat fault insert one input combin twoway threeway combin must store fault insert byproduct creat multipl stuckat experi manner degrad observ experi assign uniqu identifi propa gate trace observ presenc specif identifi input output list indic experi propag therefor msaf identifi seen one would expect indic msaf propag instanc figur 4 appear threeway msaf c 1 c 2 c 3 occur output gate e 1 fact identifi carri forward copi twoway stuckat c 1 c2 distinct whether identifi presenc due singlestuckat experi msaf determin without detail analysi backtrac clear figur possibl threeway stuckat occur output gate sinc c 3 6 lentz manolako czeck heller 1 2 1 2 1 r r r r r r fig 4 storag problem associ msaf simul use concurr simul stuckat primari input e 2 issu elimin multipl domain simula tion mdc creat separ experi class call domain elimin storag problem observ impair 4 defin experi domain develop algorithm allow independ experi interact still perform singl set fault experi import method avoid modifi circuit ad addit hardware10 avoid backtrac observ event perform analysis14 achiev concept domain introduc domain separ origin independ experi class differ experi contain within domain definit allow interact one anoth analog independ singlestuckat fault sourc experi defin origin parent experi fault simul singl domain may contain set singlestuckat fault experi ng experi c within evalu independ never know presenc experi c j within word singl domain simul tradit concurr fault simul anoth domain b ad experi contain domain b simul independ howev interact experi contain allow interact caus cumul behavior experi domain b exampl two domain simul two set experi domain b simul independ interact may occur experi differ domain also simul interact experi caus new behavior display parent propag spawn experi fit descript call offspr experi use domain mdc achiev effici experi storag discuss later also help screen experi simul thu save process time domain minim storag sinc origin set singl stuckat fault insert requir addit storag defin potenti combin msaf msaf experi creat dynam two fault experi meet node within network exampl two set ssf contain fault simul 2 way stuckat scenario mdc would defin two domain insert n experi domain total 2 theta n parent experi fault origin set ssf would simul addit twoway stuckat may aris emphas twoway stuckat may aris input pattern may multipl experi environ test 7 never provid stimulu make potenti interact occur addit store fault experi still necessari store refer experi gener number parent experi necessari simul use multipl domain al equal number defin domain n equal number experi contain domain 41 creat dynam scenario experi alreadi mention differ experi within domain allow interact could said experi see howev desir experi differ domain allow interact see one anoth mean experi need know presenc experi differ domain ever propag node network requir set rule deriv determin experi check cumul new behavior situat occur experi satisfi rule call combinable9 combin experi may present combin simul sinc mdc discreteev simul algo rithm process experi trigger activ current simul time therefor one requir combin scenario experi contain least one trigger gener scenario consist two experi creat simul follow satisfi ffl must least one trigger present scenario evalu ffl experi share common domain ffl experi scenario common domain must relat either parent offspr experi scenario must contain experi common domain figur 5 describ relationship domain experi simul refer alway consid parent experi experi therefor combin experi refer basic experi experi behavior compar addit offspr experi compar parent similar behavior parent experi present state valu ident evalu sce nario use suppress propag offspr creat experi relat parent offspr may relat ident experi common main instanc figur 5 relat parent offspr howev relat fact experi common experi name experi number 1 domain b contain within although experi share common domain b relat therefor combina r common domain b experi common domain b contain experi therefor valid scenario unrel offspr multipl parent experi fig 5 experi relat either parent offspr relationship ident experi share common domain relat experi gener valid combin 8 lentz manolako czeck heller insert singl stuckat fault network assign domain multipl event schedul current time evalu r experi updat new state valu routput output list element e locat trigger present input list store list call trigger list begin gener valid combin experi valid scenario must contain trigger combin take experi one input list determin experi differ input e may combin use rule combin experi relat parent offspr relat common experi domain experi share common domain experi scenario present trigger list scenario valid evalu build current list l c simul scenario evalu experi call evalu function begin parent check see scenario compress parent experi present output ck k experi identifi ck parent experi present output state valu match ck v 0 diverg ck v 0 offspr experi end parent check continu gener combin valid combin experi found end gener valid combin experi fig 6 high level algorithm mdc tion experi simul notic experi 2 b 1 could combin sinc share common main high level algorithm present summar major portion algorithm 42 high level descript multipl domain algorithm high level algorithm describ figur 6 similar mlt algorithm manner simul scenario built via current list evalu compar refer experi ment mlt simul case creat select ident experi present input output gate experi locat uniqu concurr identifi cid state valu retriev input output match cid could found refer experi state valu use mdc simul case creat gener valid combin experi ment oppos use singl experi refer complex aspect build multipl domain environ mani check compat experi util domain inform store within c k experi recal concurr fault simul refer parent experi experi compar multipl experi environ test 9 mdc mani parent experi de fine refer mani singl stuckat experi consequ parent experi sometim refer dynam refer experi sinc present use lieu refer comparison offspr process element evalu begin current periment list element e order periment must present l c ie must exist event experi current time mdc filter experi trigger current event time addit list trigger maintain specif pur pose use trigger inform possibl drastic reduc number combin mdc must explicitli simul figur 7 two domain defin contain refer valu two stuckat valu fault domain b inject 1 2 respect potenti nine possibl combin experi three experi 1 versu three experi 2 shown three nine case must evalu use mdc algorithm accord algorithm refer experi first process notic trigger therefor activ due trigger faulti experi trigger experi 2 encount must process independ ssf combin experi present input must process 2 sce r 0 r 0 1 3 1 r 0 1 2 satisfi rule combin 1 propag offspr 1 3a 1a 1 r 0 ye evalu invalid ye evalu experi scenario propag fig 7 appli mdc multipl stuckat fault sim ulat nario 2 1 versu experi l 2 depict tabl figur 7 three case two must evalu meet rule combin result evalu propag output experi produc differ state valu parent present output list l 3 sinc l 3 contain one experi refer experi result evalu scenario compar row l 3 tabl figur 7 show result evalu case 1 perform tradit cs ie simul ssf 2 stuck gamma gamma 1 input 1 case compress sinc match refer state output case 3 produc state valu equal refer output r0 therefor experi propag output element note diverg experi 2 b 1 1 display new behavior would seen simul parent experi 2 1 b 1 1 independ therefor offspr experi spawn previou exampl shown provid insight method gener scenario output contain refer experi experi compar newli evalu scenario let us demonstr mdc algorithm parent experi besid refer present output figur 8 show presenc experi shown gray arriv output current simul time gate evalu scenario shown tabl figur 7 would still gener differ howev would case 3 would see b 1 1 l 3 parent check state valu comparison upon verifi interact output propag would occur exampl call parent check experi compress dynam parent oppos propag 5 circuit exampl consid figur 9 order demonstr storag save mdc algorithm czeck heller r 0 r 0 1 3 1 r 0 1 1 fig 8 use parent check output propag offspr experi b 1 arriv previou current event circuit given figur 4 show parent experi mdc would store three domain b c figur 9 domain defin contain singl stuckat1 fault sourc primari input element case domain b c contain valu input 1 gate e 1 2 1 e 2 respect domain definit flexibl restrict assign domain signal line instanc three domain could contain fault insert input would interest case use refer state valu zero network initi four parent experi e 1 e 2 refer r three singl stuckat1 fault 1 1b 1 1 c 1 1 tabl 1 combin gener use mdc includ two ssf msaf experi 1 b 1 case 1 case 2 case3 case 4 1 r0 1 1 2 r0 evalu 1 experi e 1 trigger result combin shown tabl 1 along02 trigger experi r r r r r r 1 c 1fig 9 simul digit logic network three domain contribut parent experi input produc signal propag respect output refer experi spawn new behavior propag creation msaf mdc report along detect statist 6 result order demonstr potenti mdc practic applic proofofconcept prototyp develop use creator concurr fault simul 6 refer compar mdc version correct measur overhead associ algorithm test case base isca benchmark circuit 3 4 wide use evalu fault simul techniqu experiment result present fault singl stuckat twoway stuckat simul perform use mdc scheme although mdc portabl mani platform result present gather use vax 8800 uniprocessor machin waveform test input pattern gener use contest 13 tabl 2 contain inform necessari describ benchmark circuit use circuit number isca name number gate primari input primari output number flip flop number singl stuckat fault insert number input pattern use provid circuit referenc number first column tabl 2 graph first letter circuit indic whether sequenti combin c combin circuit taken iscas85 3 benchmark set sequenti circuit taken iscas89 4 set simul origin set singl stuckat fault plu combin potenti twoway stuckat fault say potenti twoway fault mdc perform exhaust experiment rather investig whole space interact given set input pattern result clearli demonstr experi compress featur mdc multipl experi environ test 11 tabl 2 isca benchmark circuit descript order ascend number fault insert number circuit gate pinput poutput flop fault pattern 9 s526 214 3 6 21 599 1496 14 c6288 2417 origin singl stuckat simul independ experi two differ experi arriv differ input gate test interact interact count time two experi scenario test new behavior number includ redund count combin fault due feedback path applic new waveform pattern contrast offspr experi one interact creat new behavior must propag given inform want find overhead go singl multipl 2 fault one domain two cpu time plot figur 10 th time show ad potenti experi interact fairli cost effect know basic cs algorithm mani singl stuckat fault compress use refer phenomenon exhibit mdc indic parent experi must play import role curtail total number experi simul otherwis complex algorithm would overwhelm experi becom explicit circuit c6288 largest overhead due fact code optim sequenti circuit newer revis algorithm address problem upper bound possibl twoway experi scenario could aris exhaust simul comput valu shown benchmark column call total possibl msaf tabl 3 column titl total ssfmsaf experi possibl total number scenario could possibl aris includ origin singl stuckat fault well possibl doubl fault experi comput n number singl stuckat fault sourc ng l e ng l emsaf cpu circuit number fig 10 cpu time mdc singl stuckat simul singl plu doubl msaf 12 lentz manolako czeck heller tabl 3 two domain simul singl doubl fault simul perform number circuit ssf total total cpu time sec storag name insert possibl ssf msaf ssf ssfmsaf kbyte msaf experi possibl ring 6 15 21 010 9 s526 599 179101 179700 41463 69593 103 14 c6288 7744 29980896 29988640 78334 214532 728 tabl 4 interact elimin due parent check circuit total poss interact offspr interact name msaf occur propag elimin ring 9 s526 179101 1202 53 1149 14 c6288 29980896 52351 972 51379 unlik techniqu 10 mdc physic insert possibl fault scenario ad addit circuitri rather mdc allow set singl stuckat insert use test pattern stimulu msaf manifest interact experi origin purpos mdc use exclus singl stuckat fault simul rather test environ effici creat experi scenario observ experi behavior howev still interest compar overhead algorithm simul compar mdc underli concurr implement singl stuckat fault proof simulator11 mdc multipl experi environ test 13 cpu time benchmark much better one would expect concurr simul algorithm comparison base 32 bit word data report in11 although proof demonstr massiv speedup version concurr simul mdc version cs use mlt element process thu close gap two algorithm commerci concurr simul use twolist traversal15 mechan implement concurr fault simul certainli would imped speed report proof 11 one way measur perform mdc investig number experi interact occur whether gener offspr tabl 4 show statist gather interact relat number offspr experi occurr interact two experi overhead associ everi interact test must done determin whether parent experi refer parent alreadi exist output exhibit havior behav experi com press differ behavior must propag therefor becom offspr offspr experi measur mani new scenario propag mdc result show despit fact number interact scenario larg mdc elimin parent check column tabl 4 titl interact occur count number time two experi test cumul new behavior column call offspr propag indic mani interact actual gener new offspr experi final differ interact occur offspr propag shown column call number interact elimi nate column reflect number interact scenario converg com press due parent check figur 11 show parent check ef fectiv column graph repres percentag interact elimin circuit simul prove mdc curtail number experi spawn also experi compress factor extrem high also tremend impact storag shown last column tabl 3 61 extens larger domain digit logic simul excel testb mdc limit number logic state valu output assum number domain increas three four found interact could repres parent experi therefor compress cpu time larger multipl fault grew slightli remain rel constant multipl four 62 futur direct sinc demonstr mdc effici creat scenario interact area research interest involv util function list2 7 creat multipl instanc model singl simul fault simul mdc creator6 function list store variou activ function allow model assum differ behavior simul instanc gate could forc act like gate variou time model intermitt fault scenario includ function multipl domain algorithm provid simul abil creat scenario combin activ function dynam effici figur 12 two input gate shown refer experi function list2 contain activ function faultfre experi denot r 14 faulti behavior insert singl stuckat fault load simul mdc algorithm creat simul singl stuckat fault experi creat current list simul refer experi l simul input 1 stuckat 1 l presenc activ function function list caus model evalu substi 14 lentz manolako czeck heller interact elimin fig 11 demonstr effici experi com pression percentag experi elimin simul tute stuckat valu appropri input output list exampl activ function f 1 caus gate evalu input input use refer state valu multipl domain algorithm travers function list dynam creat fault scenario multipl exampl figur 12 behavior activ function f 1 f 2 test interact fault experi present input list new behavior detect differ contribut activ function new activ function creat offspr experi spawn activ function mdc show much promis scenario experiment activ function need limit fault behavior may possess complex model function use scenario control virtual environments8r 11 r 12 function list andi activ fig 12 function list contain activ function allow model assum multipl behavior 7 limit util dynam refer parent exper iment scenario compress implicit class thu reduc number explicit experi must store propag featur current avail discreteev simul implement cpu storag effici manner howev one area concern difficulti establish appropri refer experi beyond four state simul applic beyond digit logic simul softwar program fault simul sinc 4 possibl outcom 01zx offspr experi curtail state behavior assum one four valu consid complex model perhap model equat number valid output state could enorm algorithm develop method choos appropri parent experi serv appropri behavior comparison one method investig use valid rang specif variabl either provid user deriv model simul experi produc behavior state within rang compress outsid boundari propag 8 conclus paper introduc framework intend attack larg simul problem number experi approach exhaust test ing use multipl domain concurr simul algorithm methodolog present experiment without explicit represent scenario addit dynam interact allow creat new cumul behavior offspr observ throughout simul offspr experi spawn simul detect use input pattern gener con test13 gentest advantag use mdc flexibl eas defin experi modif need made network scenario multipl stuckat fault need insert multipl experi environ test 15 instead domain use insert set singl stuckat fault fault creat new behavior ever propag algorithm develop framework verifi perform multipl stuckat fault simul digit logic circuit applic chosen demonstr featur mdc name experi interac tion compress spawn new behavior benchmark test evalu use isca benchmark circuit 3 4 perform multipl stuckat fault simul result indic mdc creat combinatori explos experi combin need store simul evid number experi converg parent anoth interest featur worth note abil compar activ one pattern anoth instanc mdc gener interact base pattern stimulu interact pattern creat seem indic robust exercis circuit signatur specif pattern could easili determin compar redund test pattern develop futur direct investig includ use behavior model vhdl type model hcsm8 even bdds16 multipl domain environ dynam interact possibl within model current mdc implement use vhdl model experi interact featur inher framework yet implement vhdl model use function list framework also show much promis simul applic orchestr scenario import allow mani differ behavior captur singl model entiti mdc list travers mechan compress propag behavior interest final methodolog show promis evalu effect pattern coverag detect differ pattern set perform help deriv new pattern robust detect complex interact behavior acknowledg author would like thank dr pierluca montesorro continu support creator simul dr fabio somenzi dr vishwani agraw help benchmark drchung len lee valuabl suggest note 1 note list also known oblig list r concurr simul nearli ident digit network mozart concurr multilevel simul neutral netlist 10combin benchmark circuit target translat fortran combina tional profil sequenti benchmark sequenti test gener switchlevel concurr fault simul base gener purpos list travers mechan creator gener effici multilevel concurr fault simul creator new advanc concept concurr simul hcsm framework behavior scenario control virtual environ multipl domain concurr simul interact experi applic multipl stuckat fault simul multiplefault simul coverag determinist singlefault test proof fast memori effici sequenti circuit fault sim 16lentz manolako czeck heller ulat compar concurr simul discreteev experi direct search method test gener use concurr simul sequenti circuit fault simul fault inform trace algorithm fit effici method fault simul digit circuit model boolean gate memori symbol boolean manipul order binari decis diagram earn tr ctr karen panetta lentz jami heller pier luca montessoro system verif use multilevel concurr simul ieee micro v19 n1 p6067 januari 1999 zainalabedin navabi shahrzad mirkhani meisam lavasani fabrizio lombardi use rt level compon descript singl stuckat hierarch fault simul journal electron test theori applic v20 n6 p575589 decemb 2004 maria hybinett richard fujimoto clone parallel simul acm transact model comput simul tomac v11 n4 p378407 octob 2001 maria hybinett justintim clone proceed eighteenth workshop parallel distribut simul may 1619 2004 kufstein austria