0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/workspace/project_4_U19EC027/project_4_U19EC027.sim/sim_1/synth/timing/xsim/MUX_16_time_synth.v,1661119292,verilog,,,,MUX_16;glbl,,,,,,,,
