Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mux.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mux.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mux"
Output Format                      : NGC
Target Device                      : xa6slx9-3-csg324

---- Source Options
Top Module Name                    : mux
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\tiempo.v" into library work
Parsing module <Tiempo>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\sol.v" into library work
Parsing module <sol>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\silencio.v" into library work
Parsing module <silencio>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\si.v" into library work
Parsing module <si>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re_sos_grande.v" into library work
Parsing module <re_sos_grande>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re_sos.v" into library work
Parsing module <re_sos>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re.v" into library work
Parsing module <re>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mi_grande.v" into library work
Parsing module <mi_grande>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mi.v" into library work
Parsing module <mi>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\la_sos.v" into library work
Parsing module <la_sos>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\la.v" into library work
Parsing module <la>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\fa_sos.v" into library work
Parsing module <fa_sos>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\do_sos.v" into library work
Parsing module <do_sos>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\do_grande.v" into library work
Parsing module <do_grande>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\doo.v" into library work
Parsing module <doo>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\contador.v" into library work
Parsing module <Contador>.
Analyzing Verilog file "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" into library work
Parsing module <mux>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mux>.

Elaborating module <Contador>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\contador.v" Line 28: Module instantiation should have an instance name

Elaborating module <Tiempo>.
WARNING:HDLCompiler:413 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\contador.v" Line 70: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\contador.v" Line 81: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 30: Module instantiation should have an instance name

Elaborating module <doo>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 31: Module instantiation should have an instance name

Elaborating module <do_grande>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 32: Module instantiation should have an instance name

Elaborating module <do_sos>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 33: Module instantiation should have an instance name

Elaborating module <fa_sos>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 34: Module instantiation should have an instance name

Elaborating module <la>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 35: Module instantiation should have an instance name

Elaborating module <la_sos>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 36: Module instantiation should have an instance name

Elaborating module <mi>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 37: Module instantiation should have an instance name

Elaborating module <mi_grande>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 38: Module instantiation should have an instance name

Elaborating module <re>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 39: Module instantiation should have an instance name

Elaborating module <re_sos>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 40: Module instantiation should have an instance name

Elaborating module <re_sos_grande>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 41: Module instantiation should have an instance name

Elaborating module <si>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 42: Module instantiation should have an instance name

Elaborating module <sol>.
WARNING:HDLCompiler:604 - "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v" Line 43: Module instantiation should have an instance name

Elaborating module <silencio>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mux>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mux.v".
WARNING:Xst:737 - Found 1-bit latch for signal <nota>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <mux> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\contador.v".
    Found 8-bit register for signal <out>.
    Found 8-bit adder for signal <out[7]_GND_2_o_add_3_OUT> created at line 70.
    Found 8-bit subtractor for signal <GND_2_o_GND_2_o_sub_7_OUT<7:0>> created at line 81.
    Found 8-bit comparator lessequal for signal <out[7]_GND_2_o_LessThan_3_o> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Contador> synthesized.

Synthesizing Unit <Tiempo>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\tiempo.v".
        DIVISOR = 28'b0000010011000100101101000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_3_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_3_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Tiempo> synthesized.

Synthesizing Unit <doo>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\doo.v".
        DIVISOR = 28'b0000000001011101001011101111
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_4_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_4_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <doo> synthesized.

Synthesizing Unit <do_grande>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\do_grande.v".
        DIVISOR = 28'b0000000000101110101011100101
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_5_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_5_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <do_grande> synthesized.

Synthesizing Unit <do_sos>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\do_sos.v".
        DIVISOR = 28'b0000000001011000001000110011
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_6_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_6_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <do_sos> synthesized.

Synthesizing Unit <fa_sos>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\fa_sos.v".
        DIVISOR = 28'b0000000001000001111110111110
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_7_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_7_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fa_sos> synthesized.

Synthesizing Unit <la>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\la.v".
        DIVISOR = 28'b0000000000110111011111001000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_8_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_8_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <la> synthesized.

Synthesizing Unit <la_sos>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\la_sos.v".
        DIVISOR = 28'b0000000000110100011001000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_9_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_9_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <la_sos> synthesized.

Synthesizing Unit <mi>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mi.v".
        DIVISOR = 28'b0000000001001001111110110110
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_10_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_10_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <mi> synthesized.

Synthesizing Unit <mi_grande>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\mi_grande.v".
        DIVISOR = 28'b0000000000100101000011000001
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_11_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_11_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <mi_grande> synthesized.

Synthesizing Unit <re>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re.v".
        DIVISOR = 28'b0000000001010011000010101000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_12_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_12_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <re> synthesized.

Synthesizing Unit <re_sos>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re_sos.v".
        DIVISOR = 28'b0000000001001110100000000111
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_13_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_13_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <re_sos> synthesized.

Synthesizing Unit <re_sos_grande>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\re_sos_grande.v".
        DIVISOR = 28'b0000000000100111010000000011
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_14_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_14_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <re_sos_grande> synthesized.

Synthesizing Unit <si>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\si.v".
        DIVISOR = 28'b0000000000110001011010111101
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_15_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_15_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <si> synthesized.

Synthesizing Unit <sol>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\sol.v".
        DIVISOR = 28'b0000000000111110010001111110
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_16_o_add_1_OUT> created at line 27.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_16_o_LessThan_5_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <sol> synthesized.

Synthesizing Unit <silencio>.
    Related source file is "C:\Users\julio\OneDrive\Escritorio\sistemas digitales\musica_microondas\silencio.v".
        DIVISOR = 28'b0000000000000000000000000000
    WARNING:Xst:2404 -  FFs/Latches <clock_out<0:0>> (without init value) have a constant value of 0 in block <silencio>.
    Summary:
	no macro.
Unit <silencio> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 28-bit adder                                          : 14
 8-bit addsub                                          : 1
# Registers                                            : 29
 1-bit register                                        : 14
 28-bit register                                       : 14
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 29
 28-bit comparator greater                             : 28
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Tiempo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Tiempo> synthesized (advanced).

Synthesizing (advanced) Unit <do_grande>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <do_grande> synthesized (advanced).

Synthesizing (advanced) Unit <do_sos>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <do_sos> synthesized (advanced).

Synthesizing (advanced) Unit <doo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <doo> synthesized (advanced).

Synthesizing (advanced) Unit <fa_sos>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <fa_sos> synthesized (advanced).

Synthesizing (advanced) Unit <la>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <la> synthesized (advanced).

Synthesizing (advanced) Unit <la_sos>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <la_sos> synthesized (advanced).

Synthesizing (advanced) Unit <mi>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <mi> synthesized (advanced).

Synthesizing (advanced) Unit <mi_grande>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <mi_grande> synthesized (advanced).

Synthesizing (advanced) Unit <re>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <re> synthesized (advanced).

Synthesizing (advanced) Unit <re_sos>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <re_sos> synthesized (advanced).

Synthesizing (advanced) Unit <re_sos_grande>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <re_sos_grande> synthesized (advanced).

Synthesizing (advanced) Unit <si>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <si> synthesized (advanced).

Synthesizing (advanced) Unit <sol>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sol> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 15
 28-bit up counter                                     : 14
 8-bit updown counter                                  : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 29
 28-bit comparator greater                             : 28
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mux, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 414
 Flip-Flops                                            : 414

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mux.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2087
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 378
#      LUT2                        : 423
#      LUT3                        : 48
#      LUT4                        : 42
#      LUT5                        : 204
#      LUT6                        : 7
#      MUXCY                       : 560
#      VCC                         : 1
#      XORCY                       : 400
# FlipFlops/Latches                : 415
#      FD                          : 406
#      FDRE                        : 8
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 2
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : xa6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             414  out of  11440     3%  
 Number of Slice LUTs:                 1125  out of   5720    19%  
    Number used as Logic:              1125  out of   5720    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1136
   Number with an unused Flip Flop:     722  out of   1136    63%  
   Number with an unused LUT:            11  out of   1136     0%  
   Number of fully used LUT-FF pairs:   403  out of   1136    35%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    200    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0035(out:O)                      | NONE(*)(nota)          | 1     |
clk                                | BUFGP                  | 406   |
contador/_i000001/clock_out        | NONE(contador/out_0)   | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.712ns (Maximum Frequency: 269.372MHz)
   Minimum input arrival time before clock: 4.581ns
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.712ns (frequency: 269.372MHz)
  Total number of paths / destination ports: 25773 / 406
-------------------------------------------------------------------------
Delay:               3.712ns (Levels of Logic = 8)
  Source:            _i000007/counter_2 (FF)
  Destination:       _i000007/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _i000007/counter_2 to _i000007/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  _i000007/counter_2 (_i000007/counter_2)
     LUT5:I0->O            1   0.203   0.000  _i000007/Mcompar_n0001_lut<0> (_i000007/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _i000007/Mcompar_n0001_cy<0> (_i000007/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _i000007/Mcompar_n0001_cy<1> (_i000007/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000007/Mcompar_n0001_cy<2> (_i000007/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000007/Mcompar_n0001_cy<3> (_i000007/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000007/Mcompar_n0001_cy<4> (_i000007/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          28   0.213   1.235  _i000007/Mcompar_n0001_cy<5> (_i000007/Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.205   0.000  _i000007/counter_0_rstpot (_i000007/counter_0_rstpot)
     FD:D                      0.102          _i000007/counter_0
    ----------------------------------------
    Total                      3.712ns (1.418ns logic, 2.294ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'contador/_i000001/clock_out'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 2)
  Source:            contador/out_3 (FF)
  Destination:       contador/out_0 (FF)
  Source Clock:      contador/_i000001/clock_out rising
  Destination Clock: contador/_i000001/clock_out rising

  Data Path: contador/out_3 to contador/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   1.059  contador/out_3 (contador/out_3)
     LUT6:I1->O            1   0.203   0.580  contador/_n0028_inv1 (contador/_n0028_inv1)
     LUT6:I5->O            8   0.205   0.802  contador/_n0028_inv2 (contador/_n0028_inv)
     FDRE:CE                   0.322          contador/out_0
    ----------------------------------------
    Total                      3.617ns (1.177ns logic, 2.440ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'contador/_i000001/clock_out'
  Total number of paths / destination ports: 68 / 24
-------------------------------------------------------------------------
Offset:              4.581ns (Levels of Logic = 3)
  Source:            updown (PAD)
  Destination:       contador/out_0 (FF)
  Destination Clock: contador/_i000001/clock_out rising

  Data Path: updown to contador/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.247  updown_IBUF (updown_IBUF)
     LUT6:I0->O            1   0.203   0.580  contador/_n0028_inv1 (contador/_n0028_inv1)
     LUT6:I5->O            8   0.205   0.802  contador/_n0028_inv2 (contador/_n0028_inv)
     FDRE:CE                   0.322          contador/out_0
    ----------------------------------------
    Total                      4.581ns (1.952ns logic, 2.629ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'contador/_i000001/clock_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            contador/out_1 (FF)
  Destination:       sel<1> (PAD)
  Source Clock:      contador/_i000001/clock_out rising

  Data Path: contador/out_1 to sel<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   0.802  contador/out_1 (contador/out_1)
     OBUF:I->O                 2.571          sel_1_OBUF (sel<1>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            _i000007/clock_out (FF)
  Destination:       h<6> (PAD)
  Source Clock:      clk rising

  Data Path: _i000007/clock_out to h<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  _i000007/clock_out (_i000007/clock_out)
     OBUF:I->O                 2.571          h_6_OBUF (h<6>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0035'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            nota (LATCH)
  Destination:       nota (PAD)
  Source Clock:      _n0035 falling

  Data Path: nota to nota
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  nota (nota_OBUF)
     OBUF:I->O                 2.571          nota_OBUF (nota)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0035
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    4.399|         |
contador/_i000001/clock_out|         |         |    4.412|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.712|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock contador/_i000001/clock_out
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
contador/_i000001/clock_out|    3.617|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 4503860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

