/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 21 14:43:27 2015
 *                 Full Compile MD5 Checksum  6f40c93fa7adf1b7b596c84d59590a10
 *                     (minus title and desc)
 *                 MD5 Checksum               b1b8c76af39c441b8e9ab1ae2930543d
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     88
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_WDMA_CH27_H__
#define BCHP_XPT_WDMA_CH27_H__

/***************************************************************************
 *XPT_WDMA_CH27 - WDMA Channel 27 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR       0x20a6bb00 /* [RW] First Descriptor Address */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR        0x20a6bb04 /* [RW] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS 0x20a6bb08 /* [RW] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID   0x20a6bb0c /* [RW] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG    0x20a6bb10 /* [RW] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS      0x20a6bb14 /* [RW] Overflow Reason */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    0x20a6bb18 /* [RO] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL          0x20a6bb1c /* [RW] Data Control */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_HI 0x20a6bb80 /* [RW] DRAM Buffer Base Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR    0x20a6bb84 /* [RW] DRAM Buffer Base Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_HI  0x20a6bb88 /* [RW] DRAM Buffer End Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR     0x20a6bb8c /* [RW] DRAM Buffer End Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_HI   0x20a6bb90 /* [RW] DRAM Buffer Read Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR      0x20a6bb94 /* [RW] DRAM Buffer Read Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_HI   0x20a6bb98 /* [RW] DRAM Buffer Write Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR      0x20a6bb9c /* [RW] DRAM Buffer Write Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_HI 0x20a6bba0 /* [RW] DRAM Buffer Valid Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR   0x20a6bba4 /* [RW] DRAM Buffer Valid Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_HI 0x20a6bba8 /* [RW] DRAM Buffer Lower Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD 0x20a6bbac /* [RW] DRAM Buffer Lower Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_HI 0x20a6bbb0 /* [RW] DRAM Buffer Upper Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD 0x20a6bbb4 /* [RW] DRAM Buffer Upper Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_STATUS      0x20a6bbb8 /* [RW] DRAM Buffer Status */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL     0x20a6bbbc /* [RW] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0               0x20a6bbc0 /* [RW] DMQ descriptor 0 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1               0x20a6bbc4 /* [RW] DMQ descriptor 0 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2               0x20a6bbc8 /* [RW] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3               0x20a6bbcc /* [RW] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0               0x20a6bbd0 /* [RW] DMQ descriptor 1 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1               0x20a6bbd4 /* [RW] DMQ descriptor 1 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2               0x20a6bbd8 /* [RW] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3               0x20a6bbdc /* [RW] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0               0x20a6bbe0 /* [RW] DMQ descriptor 2 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1               0x20a6bbe4 /* [RW] DMQ descriptor 2 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2               0x20a6bbe8 /* [RW] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3               0x20a6bbec /* [RW] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0               0x20a6bbf0 /* [RW] DMQ descriptor 3 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1               0x20a6bbf4 /* [RW] DMQ descriptor 3 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2               0x20a6bbf8 /* [RW] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3               0x20a6bbfc /* [RW] DMQ descriptor 3 - Current Descriptor Address and Control */

#endif /* #ifndef BCHP_XPT_WDMA_CH27_H__ */

/* End of File */
