
---------- Begin Simulation Statistics ----------
final_tick                                51220629000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    80852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   786.02                       # Real time elapsed on the host
host_tick_rate                               65164786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63288262                       # Number of instructions simulated
sim_ops                                      63551245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051221                       # Number of seconds simulated
sim_ticks                                 51220629000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.897702                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12509291                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14734546                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2836945                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13808059                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1002367                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1008930                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6563                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16978784                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4001                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65826                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1535125                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8109143                       # Number of branches committed
system.cpu0.commit.bw_lim_events               253219                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197948                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       28828509                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52858429                       # Number of instructions committed
system.cpu0.commit.committedOps              52924223                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     96137298                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.032510                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     66188775     68.85%     68.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15746723     16.38%     85.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8992793      9.35%     94.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3682246      3.83%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       596437      0.62%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       459238      0.48%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        87583      0.09%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       130284      0.14%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       253219      0.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     96137298                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603983                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50310482                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139920                       # Number of loads committed
system.cpu0.commit.membars                     131663                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131672      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39935011     75.46%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5140188      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066799      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52924223                       # Class of committed instruction
system.cpu0.commit.refs                       7272574                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52858429                       # Number of Instructions Simulated
system.cpu0.committedOps                     52924223                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.914896                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.914896                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33556259                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302343                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10879253                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              88625840                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16454554                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47567867                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1535463                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2654686                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1247153                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16978784                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12184566                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     83349458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                97635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100764280                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5674578                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.167744                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14174178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13511658                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.995513                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         100361296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.004673                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.290971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                44212510     44.05%     44.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32739238     32.62%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12935593     12.89%     89.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4949027      4.93%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2085214      2.08%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1612693      1.61%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1823419      1.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     871      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2731      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           100361296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12524399                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3909117                       # number of floating regfile writes
system.cpu0.idleCycles                         857120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1705532                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11826462                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.741253                       # Inst execution rate
system.cpu0.iew.exec_refs                    11349540                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2842255                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30434105                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8797913                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66488                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           428678                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3527879                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           81752292                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8507285                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1461853                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             75028451                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                185208                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                90725                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1535463                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               539682                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6179                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          300752                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2062                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3657993                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1395225                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           387                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        73662                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1631870                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57567402                       # num instructions consuming a value
system.cpu0.iew.wb_count                     74501008                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820011                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 47205915                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.736042                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      74603823                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                86030785                       # number of integer regfile reads
system.cpu0.int_regfile_writes               57094577                       # number of integer regfile writes
system.cpu0.ipc                              0.522221                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.522221                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131813      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57557921     75.25%     75.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6173      0.01%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8258      0.01%     75.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1888891      2.47%     77.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3429997      4.48%     82.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1025453      1.34%     83.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            944072      1.23%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8600029     11.24%     96.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2831477      3.70%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66183      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              76490305                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7354993                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14709629                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7339023                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9295725                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     490499                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006413                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 450632     91.87%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5299      1.08%     92.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10401      2.12%     95.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   77      0.02%     95.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  146      0.03%     95.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  128      0.03%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21798      4.44%     99.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2010      0.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              69493998                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         239500850                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     67161985                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        101284898                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  81554039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 76490305                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198253                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       28828065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           378075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8741717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    100361296                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.762149                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.154081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56174937     55.97%     55.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25664751     25.57%     81.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11691469     11.65%     93.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2959334      2.95%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1949899      1.94%     98.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1139688      1.14%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             481391      0.48%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             220384      0.22%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79443      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      100361296                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.755696                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           501012                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          154750                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8797913                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3527879                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11050231                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       101218416                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1222843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32105286                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43418840                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1129088                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19299494                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                104794                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5275                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            112899239                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              85722963                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           69438177                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45733074                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                120039                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1535463                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1665894                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                26019332                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12806863                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       100092376                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22085                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               556                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2474847                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           554                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   177635134                       # The number of ROB reads
system.cpu0.rob.rob_writes                  167729805                       # The number of ROB writes
system.cpu0.timesIdled                          10836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  135                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.057645                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1017286                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1070178                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181451                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1329501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11076                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13966                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2890                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1634341                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1784                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65660                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174280                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    927658                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22879                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1539575                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3805136                       # Number of instructions committed
system.cpu1.commit.committedOps               3870866                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     23975022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161454                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.644718                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21952601     91.56%     91.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1064669      4.44%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       391898      1.63%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383894      1.60%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120333      0.50%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        29182      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6517      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3049      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22879      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     23975022                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17162                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3590895                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986694                       # Number of loads committed
system.cpu1.commit.membars                     131342                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131342      3.39%      3.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2332649     60.26%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1052348     27.19%     90.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353835      9.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3870866                       # Class of committed instruction
system.cpu1.commit.refs                       1406207                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3805136                       # Number of Instructions Simulated
system.cpu1.committedOps                      3870866                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.408300                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.408300                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19593486                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7319                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              939678                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6087814                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1027842                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3267103                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174490                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13475                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               197248                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1634341                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   788668                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23179181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54695                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6381375                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 363322                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067024                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            899286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1028362                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.261699                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24260169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.265763                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.669504                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19799682     81.61%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3174331     13.08%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  847944      3.50%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  271174      1.12%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90482      0.37%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   61167      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13407      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     353      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1629      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24260169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         124284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              180893                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1115198                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198401                       # Inst execution rate
system.cpu1.iew.exec_refs                     1691896                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525227                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17955859                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1314279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66037                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           163700                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              618836                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5409800                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1166669                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           221277                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4837912                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45180                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                56361                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174490                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               215898                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39438                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1932                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       327585                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       199323                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           294                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86394                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         94499                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2202560                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4734247                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785313                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1729699                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194150                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4739869                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6081756                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3044413                       # number of integer regfile writes
system.cpu1.ipc                              0.156048                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156048                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131427      2.60%      2.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3152759     62.32%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 654      0.01%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1291634     25.53%     90.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482643      9.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5059189                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33740                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006669                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11381     33.73%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21293     63.11%     96.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1060      3.14%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4961454                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34425312                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4734217                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6948846                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5212375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5059189                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197425                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1538933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13115                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           190                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       787514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24260169                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208539                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.609350                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20836674     85.89%     85.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2364931      9.75%     95.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             673943      2.78%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             253149      1.04%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97176      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14421      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              14941      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3002      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1932      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24260169                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207476                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           572684                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          185841                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1314279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             618836                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu1.numCycles                        24384453                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    78050930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18969790                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2466613                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                509789                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1197179                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 51051                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  493                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7472518                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5838253                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3645632                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3225992                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 57073                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174490                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               683174                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1179019                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7472500                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9544                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               307                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   982159                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           302                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29362103                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11106271                       # The number of ROB writes
system.cpu1.timesIdled                           2517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.992341                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 852268                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              887850                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           155138                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1129641                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10436                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13790                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3354                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1365501                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1824                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65670                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147493                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    796761                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19561                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1247923                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3403077                       # Number of instructions committed
system.cpu2.commit.committedOps               3468819                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23183667                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149623                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.621733                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21374332     92.20%     92.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       950058      4.10%     96.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       352271      1.52%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336931      1.45%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       115561      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27662      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4653      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2638      0.01%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19561      0.08%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23183667                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16219                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3221806                       # Number of committed integer instructions.
system.cpu2.commit.loads                       890784                       # Number of loads committed
system.cpu2.commit.membars                     131356                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131356      3.79%      3.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2066777     59.58%     63.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         956448     27.57%     90.96% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313546      9.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3468819                       # Class of committed instruction
system.cpu2.commit.refs                       1270018                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3403077                       # Number of Instructions Simulated
system.cpu2.committedOps                      3468819                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.922140                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.922140                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19515450                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7813                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              790488                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5299310                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  859455                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2706962                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147695                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14065                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               188706                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1365501                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   641178                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22512455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42375                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5535105                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 310680                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.057967                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            750425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            862704                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.234971                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23418268                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.239180                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.648069                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19604765     83.72%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2661348     11.36%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  763647      3.26%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  232967      0.99%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83758      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   55967      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13652      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     447      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1717      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23418268                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         138309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              153171                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  942076                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181032                       # Inst execution rate
system.cpu2.iew.exec_refs                     1516275                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    468401                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17824868                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1152447                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66059                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           138589                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              540550                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4716244                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1047874                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179348                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4264503                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26442                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                57440                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147695                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               183689                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33901                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1597                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       261663                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       161316                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           261                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71600                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81571                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2040569                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4171472                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782628                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1597006                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177083                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4175827                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5378702                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2709881                       # number of integer regfile writes
system.cpu2.ipc                              0.144464                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144464                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131440      2.96%      2.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2732360     61.49%     64.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 652      0.01%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1158486     26.07%     90.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             420848      9.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4443851                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31676                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007128                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10742     33.91%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19957     63.00%     96.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  971      3.07%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4344046                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32348375                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4171442                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5963792                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4518783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4443851                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197461                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1247424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10805                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           202                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       625344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23418268                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.189760                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.588905                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20441298     87.29%     87.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2036396      8.70%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             592893      2.53%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224296      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93108      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11939      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13603      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2844      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1891      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23418268                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.188646                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           513205                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          156790                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1152447                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             540550                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     84                       # number of misc regfile reads
system.cpu2.numCycles                        23556577                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    78878287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18884382                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2235275                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                542915                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1006656                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 37360                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  857                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6516816                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5083060                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3216747                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2682062                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 47681                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147695                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               689497                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  981472                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6516798                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7976                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               304                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   966911                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           301                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27880432                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9668352                       # The number of ROB writes
system.cpu2.timesIdled                           2761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.636850                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 777169                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              829982                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           142754                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1038769                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10243                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13815                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3572                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1250459                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1879                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65648                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134746                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    742256                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18073                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1120758                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3221620                       # Number of instructions committed
system.cpu3.commit.committedOps               3287337                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22810297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144116                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.610189                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21092776     92.47%     92.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       904668      3.97%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       333993      1.46%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       315923      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110796      0.49%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27668      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3994      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2406      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18073      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22810297                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15615                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3051695                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850040                       # Number of loads committed
system.cpu3.commit.membars                     131328                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131328      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1946507     59.21%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         915682     27.85%     91.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293128      8.92%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3287337                       # Class of committed instruction
system.cpu3.commit.refs                       1208834                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3221620                       # Number of Instructions Simulated
system.cpu3.committedOps                      3287337                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.191293                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.191293                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19446211                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8188                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              723471                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4943402                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  793344                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2462863                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134923                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14366                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185176                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1250459                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   587987                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22187977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37772                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5150606                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 285862                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053974                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            691589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            787412                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.222319                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23022517                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226588                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636427                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19500777     84.70%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2430898     10.56%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  722417      3.14%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  220270      0.96%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79081      0.34%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   54018      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13198      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     383      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1475      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23022517                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         145097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              140057                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  872476                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173054                       # Inst execution rate
system.cpu3.iew.exec_refs                     1436595                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438741                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17768821                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1081917                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66036                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           125291                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              501619                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4407641                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               997854                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163525                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4009241                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 24733                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                48278                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134923                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               172282                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31594                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1528                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       231877                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       142825                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           263                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65496                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74561                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1953160                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3922547                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.785754                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1534704                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169312                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3925815                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5052112                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2558774                       # number of integer regfile writes
system.cpu3.ipc                              0.139057                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139057                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131406      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2547544     61.05%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 653      0.02%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1103541     26.45%     90.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             389551      9.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4172766                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 89                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31340                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007511                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10179     32.48%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19929     63.59%     96.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1225      3.91%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4072652                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31410183                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3922517                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5528041                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4210204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4172766                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197437                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1120303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            10883                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           234                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       551169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23022517                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181247                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.578348                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20238075     87.91%     87.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1897471      8.24%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             556172      2.42%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211441      0.92%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91212      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10985      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13029      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2375      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1757      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23022517                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180112                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           486100                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          146214                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1081917                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             501619                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu3.numCycles                        23167614                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    79267086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18817121                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2128438                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                541559                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  929645                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 30825                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  173                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6073047                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4743724                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3021156                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2447586                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 53214                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134923                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               685073                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  892718                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6073029                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8169                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               300                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   959633                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           298                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27199825                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9028653                       # The number of ROB writes
system.cpu3.timesIdled                           2656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       595864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1160885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29936                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       427690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         457626                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             319467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399323                       # Transaction distribution
system.membus.trans_dist::CleanEvict           165512                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            202                       # Transaction distribution
system.membus.trans_dist::ReadExReq            275980                       # Transaction distribution
system.membus.trans_dist::ReadExResp           275963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319467                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1756315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1756315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63664192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63664192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            596050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  596050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              596050                       # Request fanout histogram
system.membus.respLayer1.occupancy         3140390500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2923538002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                103                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           52                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    751337653.846154                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5294945679.842969                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           52    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  38196657000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             52                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12151071000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  39069558000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       637013                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          637013                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       637013                       # number of overall hits
system.cpu2.icache.overall_hits::total         637013                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4165                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4165                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4165                       # number of overall misses
system.cpu2.icache.overall_misses::total         4165                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    166095000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    166095000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    166095000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    166095000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       641178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       641178                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       641178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       641178                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006496                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006496                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006496                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006496                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 39878.751501                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 39878.751501                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 39878.751501                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 39878.751501                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          410                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3409                       # number of writebacks
system.cpu2.icache.writebacks::total             3409                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          724                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          724                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3441                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3441                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3441                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3441                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    133994000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    133994000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    133994000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    133994000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005367                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005367                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005367                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005367                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38940.424295                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38940.424295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38940.424295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38940.424295                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3409                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       637013                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         637013                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4165                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4165                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    166095000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    166095000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       641178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       641178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006496                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006496                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 39878.751501                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 39878.751501                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          724                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3441                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3441                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    133994000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    133994000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38940.424295                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38940.424295                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.019503                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             624411                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3409                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           183.165444                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        372823000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.019503                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1285797                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1285797                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1154169                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1154169                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1154169                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1154169                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       158657                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        158657                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       158657                       # number of overall misses
system.cpu2.dcache.overall_misses::total       158657                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14600255582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14600255582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14600255582                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14600255582                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1312826                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1312826                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1312826                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1312826                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.120852                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120852                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.120852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120852                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92024.024039                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92024.024039                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92024.024039                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92024.024039                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       170992                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       102173                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2520                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            551                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.853968                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   185.431942                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117412                       # number of writebacks
system.cpu2.dcache.writebacks::total           117412                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        80942                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80942                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        80942                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80942                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77715                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77715                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6639231844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6639231844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6639231844                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6639231844                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059197                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059197                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059197                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059197                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85430.506903                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85430.506903                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85430.506903                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85430.506903                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117412                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       892337                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         892337                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       107074                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       107074                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9830045000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9830045000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       999411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       999411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.107137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.107137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91806.087379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91806.087379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        64194                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64194                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3305619500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3305619500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042905                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042905                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77090.006996                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77090.006996                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51583                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51583                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4770210582                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4770210582                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164584                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164584                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92476.408545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92476.408545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16748                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16748                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34835                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34835                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3333612344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3333612344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111147                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111147                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95697.210966                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95697.210966                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           66                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1497500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1497500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.341969                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.341969                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22689.393939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22689.393939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           28                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.145078                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.145078                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5392.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5392.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       464500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       464500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.473282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.473282                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7491.935484                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7491.935484                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       411500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       411500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.458015                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.458015                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6858.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6858.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        80000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        80000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5296                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5296                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60374                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3866306500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3866306500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65670                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65670                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919354                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919354                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 64039.263590                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 64039.263590                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60374                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60374                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3805932500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3805932500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919354                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919354                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 63039.263590                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 63039.263590                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.205333                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1297346                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138007                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.400581                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        372834500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.205333                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.975167                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975167                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2895674                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2895674                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    981415912.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   6036091978.984017                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  38197234000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11963992500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  39256636500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       583896                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          583896                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       583896                       # number of overall hits
system.cpu3.icache.overall_hits::total         583896                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4091                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4091                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4091                       # number of overall misses
system.cpu3.icache.overall_misses::total         4091                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    170374499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    170374499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    170374499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    170374499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       587987                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       587987                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       587987                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       587987                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006958                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006958                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006958                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006958                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41646.174285                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41646.174285                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41646.174285                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41646.174285                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3303                       # number of writebacks
system.cpu3.icache.writebacks::total             3303                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          756                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          756                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3335                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3335                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3335                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3335                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    137270500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    137270500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    137270500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    137270500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 41160.569715                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41160.569715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 41160.569715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41160.569715                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3303                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       583896                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         583896                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4091                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4091                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    170374499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    170374499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       587987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       587987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006958                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006958                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41646.174285                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41646.174285                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          756                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          756                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3335                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3335                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    137270500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    137270500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 41160.569715                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41160.569715                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.761560                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             572275                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3303                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           173.259158                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        380220000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.761560                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1179309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1179309                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088722                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088722                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088722                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088722                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       155501                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        155501                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       155501                       # number of overall misses
system.cpu3.dcache.overall_misses::total       155501                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14372778589                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14372778589                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14372778589                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14372778589                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1244223                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1244223                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1244223                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1244223                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124978                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124978                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124978                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124978                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92428.849905                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92428.849905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92428.849905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92428.849905                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       175533                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       111513                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2513                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            594                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.849980                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   187.732323                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       117068                       # number of writebacks
system.cpu3.dcache.writebacks::total           117068                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        78463                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78463                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        78463                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78463                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77038                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77038                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77038                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77038                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6581199889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6581199889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6581199889                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6581199889                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061917                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061917                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061917                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061917                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85427.969171                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85427.969171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85427.969171                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85427.969171                       # average overall mshr miss latency
system.cpu3.dcache.replacements                117068                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       846559                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         846559                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       104667                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104667                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9655933000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9655933000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       951226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       951226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.110034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92253.843141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92253.843141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        62390                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62390                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3257927000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3257927000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044445                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044445                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 77061.451853                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77061.451853                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242163                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242163                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50834                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50834                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4716845589                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4716845589                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92789.188122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92789.188122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16073                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16073                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34761                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34761                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3323272889                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3323272889                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118639                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118639                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95603.489226                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95603.489226                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           69                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1384500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1384500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.352041                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.352041                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20065.217391                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20065.217391                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.112245                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.112245                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6090.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6090.909091                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           66                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       458500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       458500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.474820                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.474820                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6946.969697                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6946.969697                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           65                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       396500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       396500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.467626                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.467626                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         6100                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         6100                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60326                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60326                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3857741500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3857741500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.918931                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.918931                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 63948.239565                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 63948.239565                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3797415500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3797415500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.918931                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.918931                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 62948.239565                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 62948.239565                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.698869                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231521                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137263                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.971981                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        380231500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.698869                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.928090                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.928090                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2757702                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2757702                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    87346428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   224316630.838425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        95500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    595999000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    50609204000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    611425000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12171027                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12171027                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12171027                       # number of overall hits
system.cpu0.icache.overall_hits::total       12171027                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13537                       # number of overall misses
system.cpu0.icache.overall_misses::total        13537                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    775576494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    775576494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    775576494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    775576494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12184564                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12184564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12184564                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12184564                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001111                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001111                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57293.085174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57293.085174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57293.085174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57293.085174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3835                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.238806                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11838                       # number of writebacks
system.cpu0.icache.writebacks::total            11838                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1665                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1665                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11872                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11872                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11872                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11872                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    689104996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    689104996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    689104996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    689104996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000974                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000974                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000974                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000974                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58044.558288                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58044.558288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58044.558288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58044.558288                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11838                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12171027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12171027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    775576494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    775576494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12184564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12184564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57293.085174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57293.085174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11872                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11872                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    689104996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    689104996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58044.558288                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58044.558288                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998799                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12182797                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11838                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1029.126288                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998799                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24380998                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24380998                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8687470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8687470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8687470                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8687470                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1558204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1558204                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1558204                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1558204                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  76440868608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  76440868608                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  76440868608                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  76440868608                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10245674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10245674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10245674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10245674                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.152084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.152084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.152084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.152084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 49057.035284                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49057.035284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 49057.035284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49057.035284                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       282130                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       124842                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5841                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            624                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.301661                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   200.067308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432671                       # number of writebacks
system.cpu0.dcache.writebacks::total           432671                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1165520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1165520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1165520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1165520                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392684                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392684                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20965126278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20965126278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20965126278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20965126278                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038327                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038327                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038327                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53389.306104                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53389.306104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53389.306104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53389.306104                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432671                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6710675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6710675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1468486                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1468486                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  68948569500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  68948569500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8179161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8179161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.179540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.179540                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46952.146292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46952.146292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1124843                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1124843                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16602436500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16602436500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 48313.035621                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48313.035621                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976795                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976795                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89718                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89718                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7492299108                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7492299108                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83509.430750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83509.430750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40677                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40677                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4362689778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4362689778                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88960.049306                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88960.049306                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1838500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1838500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.182065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.182065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27440.298507                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27440.298507                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1069000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1069000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.073370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39592.592593                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39592.592593                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          246                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          246                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       409000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       409000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.211538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.211538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6196.969697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6196.969697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           65                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       346000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       346000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5323.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5323.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3855301500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3855301500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914031                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914031                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64076.678246                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64076.678246                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3795134500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3795134500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914031                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914031                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63076.678246                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63076.678246                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.498115                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9146164                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452701                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.203543                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.498115                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21077092                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21077092                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              135239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               21074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               21407                       # number of demand (read+write) hits
system.l2.demand_hits::total                   210863                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4465                       # number of overall hits
system.l2.overall_hits::.cpu0.data             135239                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2282                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21818                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2366                       # number of overall hits
system.l2.overall_hits::.cpu2.data              21074                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2212                       # number of overall hits
system.l2.overall_hits::.cpu3.data              21407                       # number of overall hits
system.l2.overall_hits::total                  210863                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            297311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             98818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             96519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             95604                       # number of demand (read+write) misses
system.l2.demand_misses::total                 598784                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7406                       # number of overall misses
system.l2.overall_misses::.cpu0.data           297311                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              928                       # number of overall misses
system.l2.overall_misses::.cpu1.data            98818                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1075                       # number of overall misses
system.l2.overall_misses::.cpu2.data            96519                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1123                       # number of overall misses
system.l2.overall_misses::.cpu3.data            95604                       # number of overall misses
system.l2.overall_misses::total                598784                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    620776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  22532966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     90137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10081601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    101157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9910275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9845368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53288627500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    620776500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  22532966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     90137000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10081601000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    101157500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9910275000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106346000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9845368500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53288627500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          117011                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         117011                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.623873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.687345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.289097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.819142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.312409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.820789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.336732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.817051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739562                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.623873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.687345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.289097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.819142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.312409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.820789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.336732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.817051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739562                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83820.753443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75789.210625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97130.387931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102021.908964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst        94100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102676.934075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94698.130009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102980.717334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88994.741843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83820.753443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75789.210625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97130.387931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102021.908964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        94100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102676.934075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94698.130009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102980.717334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88994.741843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399323                       # number of writebacks
system.l2.writebacks::total                    399323                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            699                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3351                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           699                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3351                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       296716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        98119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        95844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        94946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            595433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       296716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        98119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        95844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        94946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           595433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    541242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  19535898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     66817501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9062318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     74197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8914817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     82540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8860168500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47137999501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    541242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  19535898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     66817501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9062318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     74197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8914817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     82540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8860168500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47137999501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.616797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.685969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.223676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.243243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.815049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.279160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.811428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735423                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.616797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.685969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.223676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.243243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.815049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.279160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.811428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735423                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73919.967222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65840.392834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93060.586351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92360.480641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88646.953405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93013.829765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88657.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93317.975481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79165.917074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73919.967222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65840.392834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93060.586351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92360.480641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88646.953405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93013.829765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88657.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93317.975481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79165.917074                       # average overall mshr miss latency
system.l2.replacements                        1019831                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       523483                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           523483                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       523483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       523483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       216140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           216140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       216140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       216140                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   53                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.238095                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.190476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.329114                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8192.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       321500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        80500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       522000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.238095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.190476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.329114                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20076.923077                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.461538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.387755                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       384000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.461538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.387755                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20210.526316                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             9113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          66033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7784623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6825550000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6824422000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6808224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28242820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.873994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.881498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.878453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99869.445015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103226.611415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103348.659004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103371.056148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102342.036128                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        66033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         275965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7005143500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6164330000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6164092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6149604500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25483170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.873994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.881498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.878453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.877804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89869.445015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93226.611415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93348.659004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93371.056148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92342.036128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    620776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     90137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    101157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    918417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.623873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.289097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.312409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.336732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.481859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83820.753443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97130.387931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst        94100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94698.130009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87202.525636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           724                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    541242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     66817501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     74197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     82540500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    764797501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.616797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.223676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.243243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.279160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.448735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73919.967222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93060.586351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88646.953405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88657.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77976.906709                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       124001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        12197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        12294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       219363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        32696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        30486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        29742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          312287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14748342500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3256051000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3085853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3037144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24127390500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        42036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.638864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.721352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.714242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.707536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67232.589361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99585.606802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101221.970741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102116.333804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77260.310227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          595                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          675                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          658                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       218768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        31997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        29084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  12530754500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2897988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2750725500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2710564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20890032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.637131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.705930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.698428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.691883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.654107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57278.735921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90570.615995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92272.164637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93197.771971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67461.189692                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       249500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        80000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        59000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       446500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19192.307692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19413.043478                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998113                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545879                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1019832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.515817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.279510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.303759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       37.202898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.314038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.909193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.050182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.846275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.581295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.028848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13415272                       # Number of tag accesses
system.l2.tags.data_accesses                 13415272                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        468544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18989696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         45952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6279616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         53568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6134016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         59584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6076544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38107520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       468544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        45952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        59584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        627648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25556672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25556672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         296714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          98119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          95844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          94946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              595430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9147564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        370743124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           897139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        122599353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1045829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        119756749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1163281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        118634701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743987740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9147564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       897139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1045829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1163281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12253813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      498952717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498952717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      498952717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9147564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       370743124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          897139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       122599353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1045829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       119756749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1163281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       118634701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1242940457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    209667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     92344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     90389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     89692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000598184750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1178617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375364                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      595430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399323                       # Number of write requests accepted
system.mem_ctrls.readBursts                    595430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103531                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1083                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             88303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             88068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14236500000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2459495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23459606250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28941.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47691.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   283392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  318876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                595430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.909769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.732082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.617939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160178     55.65%     55.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70189     24.38%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16712      5.81%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8999      3.13%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5498      1.91%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3274      1.14%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2107      0.73%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1435      0.50%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19446      6.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287838                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.492813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.354538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.342035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         24000    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.591725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17491     72.88%     72.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              467      1.95%     74.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4807     20.03%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              960      4.00%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              191      0.80%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               55      0.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24001                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31481536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6625984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25485952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38107520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25556672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       614.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51220539500                       # Total gap between requests
system.mem_ctrls.avgGap                      51490.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       468544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13418688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        45952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5910016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        53568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5784896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        59584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5740288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25485952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9147564.353417057544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 261978196.323985040188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 897138.533773179632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115383510.811630219221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1045828.625025280402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 112940745.026774272323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1163281.302148788702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 112069845.920869112015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 497572023.178395569324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       296714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        98119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        95844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        94946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    238186500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8175668750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     36567500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5020898250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     38800750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4962365000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     43274750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4943844750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1236916879250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32534.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27554.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50929.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51171.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46356.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51775.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46482.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52070.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3097534.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1082830980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            575523135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1801372020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1186981020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4043101920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20735076960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2207604480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31632490515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.573254                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5439439750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1710280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44070909250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            972410880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            516822075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1710786840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          891716940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4043101920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14797447380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7207713600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30139999635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.434782                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18571179500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1710280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30939169500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    805477041.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5512027708.145494                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  38197699000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12557731000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  38662898000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       784833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          784833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       784833                       # number of overall hits
system.cpu1.icache.overall_hits::total         784833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3835                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3835                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3835                       # number of overall misses
system.cpu1.icache.overall_misses::total         3835                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    146359999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146359999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    146359999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146359999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       788668                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       788668                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       788668                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       788668                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004863                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004863                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004863                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004863                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38164.276141                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38164.276141                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38164.276141                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38164.276141                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          391                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   195.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3178                       # number of writebacks
system.cpu1.icache.writebacks::total             3178                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          625                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          625                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3210                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3210                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    121300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    121300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    121300000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    121300000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004070                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004070                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004070                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004070                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37788.161994                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37788.161994                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37788.161994                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37788.161994                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3178                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       784833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         784833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3835                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3835                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    146359999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146359999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       788668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       788668                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004863                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004863                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38164.276141                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38164.276141                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          625                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          625                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    121300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    121300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37788.161994                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37788.161994                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.277551                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             773558                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3178                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           243.410321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365543000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.277551                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1580546                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1580546                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1291466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1291466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1291466                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1291466                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       173251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       173251                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173251                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15450668598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15450668598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15450668598                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15450668598                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1464717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1464717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1464717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1464717                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.118283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.118283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.118283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.118283                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89180.833577                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89180.833577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89180.833577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89180.833577                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       185098                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       105019                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2587                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            586                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.549285                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   179.213311                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120623                       # number of writebacks
system.cpu1.dcache.writebacks::total           120623                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        92629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        92629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92629                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80622                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80622                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6831330390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6831330390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6831330390                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6831330390                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055043                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84732.832105                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84732.832105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84732.832105                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84732.832105                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120623                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       990272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         990272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       120740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10590880500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10590880500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1111012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1111012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108676                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108676                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87716.419579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87716.419579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        75218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3484235500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3484235500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76539.596239                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76539.596239                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52511                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52511                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4859788098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4859788098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92548.001333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92548.001333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3347094890                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3347094890                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95358.828775                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95358.828775                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           64                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1113500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1113500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17398.437500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17398.437500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           27                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.133663                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.133663                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5888.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5888.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       461000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       461000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7092.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7092.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.477612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.477612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6359.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6359.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       119000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       119000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60355                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3855599000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3855599000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.919205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.919205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63882.014746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63882.014746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60355                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60355                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3795244000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3795244000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.919205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.919205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62882.014746                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62882.014746                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.688279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1437661                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140898                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.203559                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365554500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.688279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3202355                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3202355                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  51220629000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496196                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       922806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       285943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          620508                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             429                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            661                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394598                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           24                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1517312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55372800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       408832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15439232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       438400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15039104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       424832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14980096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103620608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1101535                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30751616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1911334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.372077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.620021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1300681     68.05%     68.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 546345     28.58%     96.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35499      1.86%     98.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  21416      1.12%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   7393      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1911334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659901977                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207648906                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5286178                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206506984                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5104747                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679668520                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17851398                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211990393                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4925719                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               126436545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    74750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2413.22                       # Real time elapsed on the host
host_tick_rate                               31168285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180099875                       # Number of instructions simulated
sim_ops                                     180389327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075216                       # Number of seconds simulated
sim_ticks                                 75215916500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.704221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5029517                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5095544                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           188256                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5258393                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29374                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37317                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7943                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5389601                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5934                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5669                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           181208                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4212070                       # Number of branches committed
system.cpu0.commit.bw_lim_events               383904                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3032452                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29918528                       # Number of instructions committed
system.cpu0.commit.committedOps              29924099                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140189413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213455                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.099809                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    132822607     94.75%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2760363      1.97%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       469895      0.34%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188471      0.13%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140883      0.10%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       133428      0.10%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1672405      1.19%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1617457      1.15%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       383904      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140189413                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8907979                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59328                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25372411                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8243119                       # Number of loads committed
system.cpu0.commit.membars                       9567                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10050      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16358726     54.67%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3941313     13.17%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        443127      1.48%     69.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120770      0.40%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       147411      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4453259     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        186725      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3795529     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311858      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29924099                       # Class of committed instruction
system.cpu0.commit.refs                       8747371                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29918528                       # Number of Instructions Simulated
system.cpu0.committedOps                     29924099                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.962924                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.962924                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            129794866                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7148                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4475884                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34400376                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3296679                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4761275                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                186998                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11943                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2638633                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5389601                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   645414                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    138021121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13603                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38338694                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 388092                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036298                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2463272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5058891                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.258202                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         140678451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.272587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708259                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               114549067     81.43%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20307524     14.44%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  821070      0.58%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4446951      3.16%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146106      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19876      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350152      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29734      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7971      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140678451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9214636                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8668252                       # number of floating regfile writes
system.cpu0.idleCycles                        7804941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              185542                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4428576                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.363002                       # Inst execution rate
system.cpu0.iew.exec_refs                    32033082                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    510515                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49671489                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9101021                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13520                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            93405                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              532479                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32898030                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31522567                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           153547                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53899764                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536617                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45016069                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                186998                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46049649                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2490976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10004                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3746                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       857902                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        28227                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3746                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        48566                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136976                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25801254                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30719339                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857976                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22136860                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206887                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30747593                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57469211                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17176296                       # number of integer regfile writes
system.cpu0.ipc                              0.201494                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201494                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12370      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17064414     31.57%     31.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6706      0.01%     31.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  824      0.00%     31.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3956403      7.32%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                493      0.00%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             491205      0.91%     39.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120935      0.22%     40.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149807      0.28%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18526052     34.27%     74.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191694      0.35%     75.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13069985     24.18%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314917      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54053310                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20490790                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38759537                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8983759                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10629843                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6719720                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124317                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345991      5.15%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1354      0.02%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               680015     10.12%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 155      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4127011     61.42%     76.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7178      0.11%     76.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1558009     23.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40269870                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         216864836                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21735580                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25245867                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32873968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54053310                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24062                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2973934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119581                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1826                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2968538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    140678451                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.384233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.169492                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          121674800     86.49%     86.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6342814      4.51%     91.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3056173      2.17%     93.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2340297      1.66%     94.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4084843      2.90%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1920205      1.36%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             576417      0.41%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             284856      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             398046      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140678451                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.364036                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           148517                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           92419                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9101021                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             532479                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9238439                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4800592                       # number of misc regfile writes
system.cpu0.numCycles                       148483392                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1948574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               99947122                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25239618                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6787983                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4344839                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26159669                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               166659                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47444748                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33525057                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28342729                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5904221                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                256972                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                186998                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29984554                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3103116                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10246406                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37198342                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        310717                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7422                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16668425                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7277                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   172735787                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66402428                       # The number of ROB writes
system.cpu0.timesIdled                          78247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2320                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.477741                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4990468                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5016668                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177878                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5149636                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13210                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14805                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1595                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5229839                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1158                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5443                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           172526                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4041005                       # Number of branches committed
system.cpu1.commit.bw_lim_events               368269                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3116844                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28982512                       # Number of instructions committed
system.cpu1.commit.committedOps              28989526                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138353647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209532                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131389838     94.97%     94.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2538913      1.84%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       401143      0.29%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151250      0.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117347      0.08%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       125439      0.09%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1678294      1.21%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1583154      1.14%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       368269      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138353647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8872671                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25065                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24457806                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8039340                       # Number of loads committed
system.cpu1.commit.membars                      11380                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11380      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15800110     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            264      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3923764     13.54%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        443696      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121671      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147904      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4268779     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         36002      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3776004     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       312176      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28989526                       # Class of committed instruction
system.cpu1.commit.refs                       8392961                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28982512                       # Number of Instructions Simulated
system.cpu1.committedOps                     28989526                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.829870                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.829870                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129744475                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5391                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4408697                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33542651                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1925760                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4372889                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                178402                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14044                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2625369                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5229839                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   526079                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    137680035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6284                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37546889                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 367508                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037361                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            983106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5003678                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.268227                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         138846895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.270563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.702515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113163976     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20008504     14.41%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  741208      0.53%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4429878      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  124086      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9476      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  346757      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22105      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     905      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           138846895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9184873                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8638804                       # number of floating regfile writes
system.cpu1.idleCycles                        1134884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              176542                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4260766                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.379601                       # Inst execution rate
system.cpu1.iew.exec_refs                    31851213                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358748                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49983618                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8926820                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            83158                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              379421                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32047770                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31492465                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           146287                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53137184                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                537716                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             44964372                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                178402                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46002387                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2500826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4381                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4436                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       887480                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25800                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4436                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        38492                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        138050                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25360463                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29778531                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857822                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21754775                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212731                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29805978                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56439786                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16562442                       # number of integer regfile writes
system.cpu1.ipc                              0.207045                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207045                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13135      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16493750     30.95%     30.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 269      0.00%     30.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3939680      7.39%     38.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             495547      0.93%     39.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121928      0.23%     39.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150536      0.28%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18413924     34.56%     74.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38296      0.07%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13153021     24.68%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315609      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53283471                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20580327                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38918612                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8954050                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10678573                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6756287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126799                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344180      5.09%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    3      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1682      0.02%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               682209     10.10%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 115      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4155532     61.51%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   25      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1572533     23.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39446296                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213375060                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20824481                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24431877                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32023553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53283471                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24217                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3058244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123548                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2397                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3103871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    138846895                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.383757                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172575                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          120332948     86.67%     86.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6017577      4.33%     91.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2951969      2.13%     93.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2300099      1.66%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4075153      2.93%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1923555      1.39%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             569737      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282006      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             393851      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      138846895                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.380646                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           148063                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           92372                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8926820                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             379421                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9209820                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4784491                       # number of misc regfile writes
system.cpu1.numCycles                       139981779                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10316462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100308258                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24606168                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6748340                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2961868                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26015456                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               162107                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46338166                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32670238                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27792976                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5508894                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73288                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                178402                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29660688                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3186808                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10249467                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36088699                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        228785                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6467                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16597800                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6458                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170081452                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64706270                       # The number of ROB writes
system.cpu1.timesIdled                          15000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.561556                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4959407                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4981247                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           175475                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5119441                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12841                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14421                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1580                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5197581                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1289                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5340                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170476                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4020972                       # Number of branches committed
system.cpu2.commit.bw_lim_events               365910                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21468                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3091142                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28844608                       # Number of instructions committed
system.cpu2.commit.committedOps              28851529                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138346331                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.208546                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.092296                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131402467     94.98%     94.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2540155      1.84%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       397261      0.29%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150545      0.11%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119407      0.09%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       123554      0.09%     97.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1686685      1.22%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1560347      1.13%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       365910      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138346331                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8831174                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24817                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24341945                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8001036                       # Number of loads committed
system.cpu2.commit.membars                      11290                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11290      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15724037     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            274      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3904193     13.53%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442160      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120852      0.42%     70.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147136      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4248407     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         36027      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3757969     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311408      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28851529                       # Class of committed instruction
system.cpu2.commit.refs                       8353811                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28844608                       # Number of Instructions Simulated
system.cpu2.committedOps                     28851529                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.855697                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.855697                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129818203                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5014                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4382259                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33362555                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1910865                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4313031                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176253                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12763                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2616386                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5197581                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   520354                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    137670640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6353                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37335977                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 362504                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037109                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            982846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4972248                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.266570                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         138834738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.269063                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.700906                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113293553     81.60%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19900357     14.33%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  739599      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4400624      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123077      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8574      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  344877      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23226      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     851      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           138834738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9138421                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8595702                       # number of floating regfile writes
system.cpu2.idleCycles                        1225933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              174601                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4238237                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.379821                       # Inst execution rate
system.cpu2.iew.exec_refs                    32017587                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357736                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49892467                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8882227                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11792                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            83266                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378246                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31885921                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31659851                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           144298                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53198054                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                538223                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             45034388                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176253                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             46074939                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2512222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4292                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4420                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       881191                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25471                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4420                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38404                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136197                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25216413                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29633589                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858448                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21646990                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211577                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29661068                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56486836                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16483988                       # number of integer regfile writes
system.cpu2.ipc                              0.205944                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.205944                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12959      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16412130     30.77%     30.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     30.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3918942      7.35%     38.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             492796      0.92%     39.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121146      0.23%     39.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149691      0.28%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18536607     34.75%     74.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38347      0.07%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13196986     24.74%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        314695      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53342352                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20595347                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38952069                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8910043                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10620922                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6793286                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127353                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341870      5.03%      5.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    4      0.00%      5.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1268      0.02%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673477      9.91%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  82      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4197718     61.79%     76.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   63      0.00%     76.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1578797     23.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39527332                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213483309                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20723546                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24303811                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31861940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53342352                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23981                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3034392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122650                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2513                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3082527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    138834738                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.384215                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.173671                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120338108     86.68%     86.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5985789      4.31%     90.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2944225      2.12%     93.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2287849      1.65%     94.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4093889      2.95%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1944702      1.40%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             567219      0.41%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             281470      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391487      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      138834738                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.380852                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           146951                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           91669                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8882227                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378246                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9163076                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4761797                       # number of misc regfile writes
system.cpu2.numCycles                       140060671                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10238028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100289242                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24488799                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6797581                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2939354                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26098734                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               162679                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46101812                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32501645                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27649480                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5448085                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 73210                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176253                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29749595                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3160681                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10198136                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35903676                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        232209                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6139                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16583302                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6130                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   169913355                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64373991                       # The number of ROB writes
system.cpu2.timesIdled                          15004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.367628                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4995002                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5026790                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           175312                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5149662                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13252                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14665                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1413                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5229814                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1106                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5381                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           170061                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4053039                       # Number of branches committed
system.cpu3.commit.bw_lim_events               367190                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3093238                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            29065965                       # Number of instructions committed
system.cpu3.commit.committedOps              29072928                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    138679631                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.209641                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.095780                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131700960     94.97%     94.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2541965      1.83%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       400052      0.29%     97.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151247      0.11%     97.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118244      0.09%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       124821      0.09%     97.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1683547      1.21%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1591605      1.15%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       367190      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    138679631                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8895879                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24943                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24530165                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8063796                       # Number of loads committed
system.cpu3.commit.membars                      11319                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11319      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15849441     54.52%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            230      0.00%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3935962     13.54%     68.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.10% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        443056      1.52%     69.62% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121123      0.42%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147584      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4280335     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35404      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3788842     13.03%     98.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311856      1.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29072928                       # Class of committed instruction
system.cpu3.commit.refs                       8416437                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   29065965                       # Number of Instructions Simulated
system.cpu3.committedOps                     29072928                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.826451                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.826451                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130093223                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5287                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4418802                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33584305                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1922268                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4344602                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                175977                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12854                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2632512                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5229814                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   523534                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    138008532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6420                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37539181                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 362456                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037280                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            978822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5008254                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.267591                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         139168582                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.269879                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.701037                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113475165     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20018987     14.38%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  741534      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4436004      3.19%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123229      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8933      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  342985      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20815      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     930      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139168582                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9207493                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8662476                       # number of floating regfile writes
system.cpu3.idleCycles                        1116877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              174135                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4271099                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.379918                       # Inst execution rate
system.cpu3.iew.exec_refs                    31954943                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357784                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               50074038                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8945428                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12149                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            80898                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              378200                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32108423                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31597159                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           143500                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53297000                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                537990                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             45141722                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                175977                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             46181198                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2507861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4350                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4496                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       881632                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        25559                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4496                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36615                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        137520                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25412194                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29858111                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858542                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21817424                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212838                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29885674                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56611706                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16609143                       # number of integer regfile writes
system.cpu3.ipc                              0.207192                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.207192                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13095      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16537360     30.95%     30.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 234      0.00%     30.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3952025      7.40%     38.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             494590      0.93%     39.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121408      0.23%     39.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150301      0.28%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18479138     34.58%     74.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37588      0.07%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13191618     24.68%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315367      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53440500                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20627176                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           39014037                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8977522                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10683805                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6770564                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126694                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345421      5.10%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    2      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1555      0.02%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678329     10.02%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  91      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4170664     61.60%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   68      0.00%     76.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1574423     23.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              11      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39570793                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         213927745                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20880589                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24464609                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32084178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53440500                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24245                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3035495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           121636                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2516                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3078443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    139168582                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.383998                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.173224                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          120617793     86.67%     86.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6013763      4.32%     90.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2960179      2.13%     93.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2307995      1.66%     94.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4086221      2.94%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1932586      1.39%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             571710      0.41%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             282360      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             395975      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139168582                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.380941                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           147242                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           92102                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8945428                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             378200                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9232305                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4795181                       # number of misc regfile writes
system.cpu3.numCycles                       140285459                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10013806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100582723                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24678474                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6763562                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2959840                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26085733                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               156079                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46414171                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32723732                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27838889                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5487299                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 67775                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                175977                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29738401                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3160415                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10256181                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36157990                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        224342                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6464                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16654065                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6454                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170467869                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64821513                       # The number of ROB writes
system.cpu3.timesIdled                          14441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8935711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15610067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5025742                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2319614                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11014602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7171383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23890885                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9490997                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8845637                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199068                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6475692                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7640                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4037                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77073                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8845639                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24532777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24532777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    583793792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               583793792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11225                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8935307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8935307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8935307                       # Request fanout histogram
system.membus.respLayer1.occupancy        45891465003                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19228799045                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1848                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          925                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5606532.972973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8760353.769909                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          925    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69764500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            925                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    70029873500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5186043000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       503249                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          503249                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       503249                       # number of overall hits
system.cpu2.icache.overall_hits::total         503249                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17105                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17105                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17105                       # number of overall misses
system.cpu2.icache.overall_misses::total        17105                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1056822000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1056822000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1056822000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1056822000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       520354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       520354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       520354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       520354                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032872                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032872                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032872                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032872                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61784.390529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61784.390529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61784.390529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61784.390529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16112                       # number of writebacks
system.cpu2.icache.writebacks::total            16112                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          993                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          993                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          993                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          993                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16112                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16112                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16112                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16112                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    988832000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    988832000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    988832000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    988832000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030964                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030964                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030964                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030964                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61372.393247                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61372.393247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61372.393247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61372.393247                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16112                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       503249                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         503249                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17105                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17105                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1056822000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1056822000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       520354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       520354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032872                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032872                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61784.390529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61784.390529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          993                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          993                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16112                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16112                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    988832000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    988832000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61372.393247                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61372.393247                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             535404                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16144                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.164272                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1056820                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1056820                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2858528                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2858528                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2858528                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2858528                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5716099                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5716099                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5716099                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5716099                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 426155547712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 426155547712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 426155547712                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 426155547712                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8574627                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8574627                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8574627                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8574627                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666629                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.666629                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666629                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.666629                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74553.563140                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74553.563140                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74553.563140                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74553.563140                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108564646                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        16236                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2543559                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            278                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.682181                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    58.402878                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2946628                       # number of writebacks
system.cpu2.dcache.writebacks::total          2946628                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2764692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2764692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2764692                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2764692                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2951407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2951407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2951407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2951407                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 251626478938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 251626478938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 251626478938                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 251626478938                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.344202                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.344202                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.344202                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.344202                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85256.448514                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85256.448514                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85256.448514                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85256.448514                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2946627                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2652520                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2652520                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5577841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5577841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 415650405000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 415650405000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8230361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8230361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.677715                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.677715                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74518.152274                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74518.152274                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2648708                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2648708                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2929133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2929133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 250060024000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 250060024000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85369.979444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85369.979444                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206008                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206008                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10505142712                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10505142712                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344266                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344266                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401602                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401602                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75982.168931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75982.168931                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115984                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115984                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1566454938                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1566454938                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064700                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064700                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70326.611206                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70326.611206                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2997                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2997                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          957                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          957                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36014000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36014000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.242033                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.242033                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37632.183908                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37632.183908                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          501                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          501                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          456                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          456                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115326                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115326                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5744.517544                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5744.517544                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1445                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1445                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10726500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10726500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2869                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2869                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.503660                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.503660                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7423.183391                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7423.183391                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1401                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1401                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9562500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9562500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.488323                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.488323                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6825.481799                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6825.481799                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2665500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2665500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2428500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2428500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1112                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1112                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4228                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4228                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    128144500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    128144500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5340                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5340                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.791760                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.791760                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30308.538316                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30308.538316                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4227                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4227                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    123916500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    123916500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791573                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791573                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29315.471966                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29315.471966                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.541033                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5823801                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2954376                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.971246                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.541033                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985657                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985657                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20127929                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20127929                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1904                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          953                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5323885.624344                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8647227.520848                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          953    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69563500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            953                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    70142253500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5073663000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       506687                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          506687                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       506687                       # number of overall hits
system.cpu3.icache.overall_hits::total         506687                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16847                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16847                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16847                       # number of overall misses
system.cpu3.icache.overall_misses::total        16847                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    981954000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    981954000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    981954000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    981954000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       523534                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       523534                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       523534                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       523534                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032179                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032179                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032179                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032179                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58286.579213                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58286.579213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58286.579213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58286.579213                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15907                       # number of writebacks
system.cpu3.icache.writebacks::total            15907                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          940                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          940                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15907                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15907                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    921880000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    921880000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    921880000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    921880000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030384                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030384                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030384                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030384                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57954.359716                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57954.359716                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57954.359716                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57954.359716                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15907                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       506687                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         506687                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16847                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16847                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    981954000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    981954000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       523534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       523534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032179                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032179                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58286.579213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58286.579213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          940                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          940                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    921880000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    921880000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030384                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030384                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57954.359716                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57954.359716                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             537550                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15939                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.725453                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1062975                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1062975                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2873818                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2873818                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2873818                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2873818                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5764091                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5764091                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5764091                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5764091                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 429981911805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 429981911805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 429981911805                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 429981911805                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8637909                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8637909                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8637909                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8637909                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.667302                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.667302                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.667302                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.667302                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74596.655709                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74596.655709                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74596.655709                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74596.655709                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108515613                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        15929                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2540080                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            288                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.721337                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    55.309028                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2950848                       # number of writebacks
system.cpu3.dcache.writebacks::total          2950848                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2808065                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2808065                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2808065                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2808065                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2956026                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2956026                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2956026                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2956026                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 251849419668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251849419668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 251849419668                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251849419668                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342215                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342215                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342215                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342215                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85198.648343                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85198.648343                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85198.648343                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85198.648343                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2950848                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2667693                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2667693                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5626209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5626209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 419473969000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 419473969000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8293902                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8293902                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.678355                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.678355                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74557.125233                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74557.125233                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2693099                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2693099                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2933110                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2933110                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 250283185000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 250283185000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.353647                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.353647                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85330.309808                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85330.309808                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137882                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137882                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10507942805                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10507942805                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344007                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344007                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.400812                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.400812                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76209.677877                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76209.677877                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114966                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114966                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22916                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22916                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1566234668                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1566234668                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066615                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066615                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 68346.773783                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68346.773783                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3117                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3117                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1048                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1048                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     31311000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     31311000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.251621                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.251621                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29876.908397                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29876.908397                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          474                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          574                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3707500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3707500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.137815                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.137815                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6459.059233                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6459.059233                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1494                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1494                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1432                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1432                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      9951500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9951500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489405                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489405                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6949.371508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6949.371508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1373                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1373                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8781500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8781500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.469241                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.469241                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6395.848507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6395.848507                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2267500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2267500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2064500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2064500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1052                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1052                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4329                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4329                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    129701500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    129701500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5381                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5381                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.804497                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.804497                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29961.076461                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29961.076461                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    125367500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    125367500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.803940                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.803940                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28980.004623                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28980.004623                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.601514                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5843138                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2958908                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.974762                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.601514                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.987547                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987547                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20259643                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20259643                       # Number of data accesses
system.cpu0.numPwrStateTransitions                602                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3237333.887043                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4574184.263777                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14739500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74241479000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    974437500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       568764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          568764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       568764                       # number of overall hits
system.cpu0.icache.overall_hits::total         568764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76650                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76650                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76650                       # number of overall misses
system.cpu0.icache.overall_misses::total        76650                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5623256000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5623256000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5623256000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5623256000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       645414                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       645414                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       645414                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       645414                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118761                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73362.765819                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73362.765819                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73362.765819                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73362.765819                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2559                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.042254                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72637                       # number of writebacks
system.cpu0.icache.writebacks::total            72637                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4012                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4012                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72638                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72638                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72638                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72638                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5303890000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5303890000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5303890000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5303890000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112545                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112545                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112545                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112545                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73018.117239                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73018.117239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73018.117239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73018.117239                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72637                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       568764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         568764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76650                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76650                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5623256000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5623256000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       645414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       645414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73362.765819                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73362.765819                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72638                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72638                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5303890000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5303890000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112545                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112545                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73018.117239                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73018.117239                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999989                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             641502                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72670                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.827604                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999989                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1363466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1363466                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3120724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3120724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3120724                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3120724                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5843108                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5843108                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5843108                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5843108                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 435045617096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 435045617096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 435045617096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 435045617096                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8963832                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8963832                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8963832                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8963832                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.651854                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.651854                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.651854                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.651854                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74454.488450                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74454.488450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74454.488450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74454.488450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108078680                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        12498                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2523754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            182                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.824570                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.670330                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2964635                       # number of writebacks
system.cpu0.dcache.writebacks::total          2964635                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2875920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2875920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2875920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2875920                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2967188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2967188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2967188                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2967188                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 252633450258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 252633450258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 252633450258                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 252633450258                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.331018                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.331018                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.331018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.331018                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85142.380684                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85142.380684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85142.380684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85142.380684                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2964635                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2807867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2807867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5661579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5661579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 421307041500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 421307041500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8469446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8469446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.668471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.668471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74415.113081                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74415.113081                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2733368                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2733368                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2928211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2928211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 249860498500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 249860498500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85328.720676                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85328.720676                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       312857                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        312857                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181529                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181529                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13738575596                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13738575596                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494386                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.367181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.367181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75682.538856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75682.538856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2772951758                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2772951758                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71143.283424                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71143.283424                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3892                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3892                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34848000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34848000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36837.209302                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36837.209302                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          150                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          150                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.031005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.031005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5266.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5266.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1254                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1254                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7661500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7661500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4174                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4174                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.300431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6109.649123                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6109.649123                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6510500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6510500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.284140                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.284140                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5489.460371                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5489.460371                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       202500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       202500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       167500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       167500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3586                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3586                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    131414500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    131414500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5669                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5669                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.632563                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.632563                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36646.542108                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36646.542108                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3586                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3586                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    127828500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    127828500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.632563                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.632563                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35646.542108                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35646.542108                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.935024                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6103644                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2968653                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.056031                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.935024                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997970                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20925648                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20925648                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              614704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              611761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              611003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              612686                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2479611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10189                       # number of overall hits
system.l2.overall_hits::.cpu0.data             614704                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6590                       # number of overall hits
system.l2.overall_hits::.cpu1.data             611761                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6114                       # number of overall hits
system.l2.overall_hits::.cpu2.data             611003                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6564                       # number of overall hits
system.l2.overall_hits::.cpu3.data             612686                       # number of overall hits
system.l2.overall_hits::total                 2479611                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2347257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2331457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2336765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2338456                       # number of demand (read+write) misses
system.l2.demand_misses::total                9445158                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62450                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2347257                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9432                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2331457                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9998                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2336765                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9343                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2338456                       # number of overall misses
system.l2.overall_misses::total               9445158                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5071450000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 239543066987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    814510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 238223760983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    889701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 238610912486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    817706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 238811188487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     962782296943                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5071450000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 239543066987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    814510500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 238223760983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    889701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 238610912486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    817706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 238811188487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    962782296943                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2961961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2943218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2947768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2951142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11924769                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2961961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2943218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2947768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2951142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11924769                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.859731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.792467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.588691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.620531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.792724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.587351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.792390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.859731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.792467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.588691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.620531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.792724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.587351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.792390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81208.166533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102052.338959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86356.075064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102178.063324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88987.947590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102111.642585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87520.710692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102123.447474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101933.953560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81208.166533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102052.338959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86356.075064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102178.063324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88987.947590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102111.642585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87520.710692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102123.447474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101933.953560                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199068                       # number of writebacks
system.l2.writebacks::total                    199068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         124706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2723                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         129502                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         130920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         129325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              522409                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        124706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2723                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        129502                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        130920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        129325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             522409                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2222551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6709                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2201955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2205845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2209131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8922749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2222551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2201955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2205845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2209131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8922749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4440740014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209933528001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    551609001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 208491614499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    630723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 208746455991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    568761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 209039636994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 842403068500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4440740014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209933528001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    551609001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 208491614499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    630723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 208746455991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    568761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 209039636994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 842403068500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.857294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.418737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.463692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.748310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.428365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.748568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.748253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.857294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.418737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.463692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.748310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.428365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.748568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.748253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71310.841199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94456.112819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82219.257863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94684.775347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84422.834962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94633.329174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83469.474611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94625.278897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94410.710029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71310.841199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94456.112819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82219.257863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94684.775347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84422.834962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94633.329174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83469.474611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94625.278897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94410.710029                       # average overall mshr miss latency
system.l2.replacements                       16160937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259596                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7595762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7595762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7595762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7595762                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             188                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             246                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             280                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  958                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           240                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                894                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5323000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1001000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       642500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       682000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7648500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          551                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          381                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          520                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1852                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.658802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.354331                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.461538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.390000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.482721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14663.911846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7414.814815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2677.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4371.794872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8555.369128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          362                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7166000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2696000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4822000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3134500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17818500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.656987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.354331                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.459615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.390000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.481641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19795.580110                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19970.370370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20175.732218                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20092.948718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19975.896861                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                581                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              443                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1193000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       881500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       684500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       476000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3235000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          351                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          292                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.431973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.383562                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.432617                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13712.643678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6940.944882                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5850.427350                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         4250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7302.483070                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          110                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          427                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2137998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2767000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2616000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2306500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9827498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.404762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.324786                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.376712                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.416992                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25452.357143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23252.100840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22947.368421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20968.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23015.217799                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77106                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2666380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1571510500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1517828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1517008000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7272727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.770597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.679522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.691758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.683673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90499.270271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98663.391512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 95689.604085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95692.171829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94321.155293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        29463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2371748503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1412230500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1359208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1358478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6501665503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.770597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.679522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.691758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.683673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.715322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80499.219462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88663.391512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 85689.604085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85692.171829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84321.135878                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5071450000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    814510500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    889701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    817706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7593368000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.859731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.588691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.620531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.587351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.755908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81208.166533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86356.075064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88987.947590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87520.710692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83239.621587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2723                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2527                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2529                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7956                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6709                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4440740014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    551609001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    630723000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    568761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6191833015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.857294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.418737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.463692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.428365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.689982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71310.841199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82219.257863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84422.834962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83469.474611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74361.187685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       605933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       604249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       603935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       605351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2419468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2317794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2315529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2320903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2322603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9276829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 236876686987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 236652250483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 237093083986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 237294180487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 947916201943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2923727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2919778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2924838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2927954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11696297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.792753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.793515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.793251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.793142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102199.197593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102202.239956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102155.533422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102167.344349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102181.057983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       124706                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       129502                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       130920                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       129325                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       514453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2193088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2186027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2189983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2193278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8762376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 207561779498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 207079383999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 207387247491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 207681158994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 829709569982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.750100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.748696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.748754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.749082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.749158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94643.616443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94728.648822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94698.108383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94689.847340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94690.021289                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19259692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16161001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.191739                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.325870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.640151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.674616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.090455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.038869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.101100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.991342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.093221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.044375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174424977                       # Number of tag accesses
system.l2.tags.data_accesses                174424977                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3985472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142242496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        429376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     140924672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        478144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     141173184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        436096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     141384064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          571053504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3985472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       429376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       478144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       436096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5329088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12740352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12740352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2222539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2201948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2205831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2209126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8922711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         52987083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1891122287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5708579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1873601740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6356952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1876905721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5797922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1879709383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7592189666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     52987083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5708579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6356952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5797922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70850536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169383723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169383723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169383723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        52987083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1891122287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5708579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1873601740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6356952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1876905721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5797922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1879709383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7761573390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2198759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2179801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2183431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2187131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000440384250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13612333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110085                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8922712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199068                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8922712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82428                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2781207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3805575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1101106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 304322793985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44161950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            469930106485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34455.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53205.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7834205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8922712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199068                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  490152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  915157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1283100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1400389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1196840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  970667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  829849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  664720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 440990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 209847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  69288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1009829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    567.162892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.080342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.178313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       266582     26.40%     26.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113578     11.25%     37.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59145      5.86%     43.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45124      4.47%     47.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35573      3.52%     51.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29277      2.90%     54.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24333      2.41%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21036      2.08%     58.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       415181     41.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1009829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1216.076965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    280.535730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1422.798468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4207     57.92%     57.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           36      0.50%     58.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           25      0.34%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      0.11%     58.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.12%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           38      0.52%     59.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           55      0.76%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          158      2.18%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          271      3.73%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          427      5.88%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          451      6.21%     78.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          489      6.73%     85.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          425      5.85%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          335      4.61%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          198      2.73%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           93      1.28%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           28      0.39%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.366042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7059     97.19%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.48%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              127      1.75%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.43%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7263                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              565272960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5780608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7464576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               571053568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12740352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7515.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7592.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75215982500                       # Total gap between requests
system.mem_ctrls.avgGap                       8245.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3985536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140720576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       429376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    139507264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       478144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    139739584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       436096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    139976384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7464576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 52987933.744050040841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1870888271.367404222488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5708578.981418116018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1854757217.509940385818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6356952.387863279320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1857845925.469777584076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5797921.773644811474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1860994195.291099309921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99241973.605413705111                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2222539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2201948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2205831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2209126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1864840250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117166106249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    270504750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116558610496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    317811000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 116659389748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    283102750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116809741242                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1879411704250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29945.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52717.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40319.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52934.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42539.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52886.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41547.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52876.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9441053.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2586893400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1374974040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12530621460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112626720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5937422400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33849709350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        377893440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56770140810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.762336                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    647512750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2511600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72056803750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4623271380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2457327015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50532636000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496202760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5937422400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34138677690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        134551680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98320088925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1307.171321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     45459500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2511600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72658857000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1932                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          967                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5403836.608066                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8631548.690128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          967    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69734000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            967                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    69990406500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5225510000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       509079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          509079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       509079                       # number of overall hits
system.cpu1.icache.overall_hits::total         509079                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17000                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17000                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17000                       # number of overall misses
system.cpu1.icache.overall_misses::total        17000                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    983571000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    983571000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    983571000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    983571000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       526079                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       526079                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       526079                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       526079                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032315                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032315                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032315                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032315                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57857.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57857.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57857.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57857.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.761905                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16022                       # number of writebacks
system.cpu1.icache.writebacks::total            16022                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          978                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          978                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          978                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          978                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16022                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16022                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16022                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16022                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    919422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    919422500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    919422500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    919422500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030456                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030456                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030456                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030456                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57385.001872                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57385.001872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57385.001872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57385.001872                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16022                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       509079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         509079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17000                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    983571000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    983571000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       526079                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       526079                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032315                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57857.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57857.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          978                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          978                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16022                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16022                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    919422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    919422500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030456                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57385.001872                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57385.001872                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             539586                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16054                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.610689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1068180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1068180                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2871580                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2871580                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2871580                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2871580                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5743167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5743167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5743167                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5743167                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 429316624411                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 429316624411                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 429316624411                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 429316624411                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8614747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8614747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8614747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8614747                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74752.592848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74752.592848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74752.592848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74752.592848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108221909                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16716                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2532552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            294                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.732354                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2942168                       # number of writebacks
system.cpu1.dcache.writebacks::total          2942168                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2796298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2796298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2796298                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2796298                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2946869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2946869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2946869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2946869                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 251239746632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251239746632                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 251239746632                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251239746632                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342073                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85256.503303                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85256.503303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85256.503303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85256.503303                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2942167                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2665495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2665495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5604316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5604316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 418171499500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 418171499500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8269811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8269811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.677684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.677684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74615.974456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74615.974456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2680163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2680163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2924153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2924153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 249616401000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 249616401000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.353594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.353594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85363.659494                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85363.659494                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       206085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        206085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138851                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138851                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11145124911                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11145124911                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80266.796141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80266.796141                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       116135                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       116135                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22716                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22716                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1623345632                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1623345632                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065856                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065856                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71462.653284                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71462.653284                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1020                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1020                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33571000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33571000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.241935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.241935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32912.745098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32912.745098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          475                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          475                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          545                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          545                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.129269                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.129269                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5951.376147                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5951.376147                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1466                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1466                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10276500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10276500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.498470                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.498470                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7009.890859                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7009.890859                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9140500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9140500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.475349                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.475349                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6538.268956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6538.268956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3044500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3044500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2782500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2782500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4325                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4325                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    129020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    129020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5443                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5443                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.794599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.794599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29831.329480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29831.329480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    124695500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    124695500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.794231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.794231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28844.668055                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28844.668055                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.590851                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5831965                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2950132                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.976849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.590851                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20204795                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20204795                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75215916500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11836859                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       458664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11665358                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15961869                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8562                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13183                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115028                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11716191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8899355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8839227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8852787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8865010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35818416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9297600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379302080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2050816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376664704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2062336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377241216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377727296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526382144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16199111                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14523840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28126841                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.620169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.743570                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14522122     51.63%     51.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10344862     36.78%     88.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2726363      9.69%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 488160      1.74%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45334      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28126841                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23870544703                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4509649792                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25470566                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4516035927                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25161584                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4528244559                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109105653                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4502761716                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25431795                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
