synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sun Oct 28 17:13:21 2018


Command Line:  synthesis -f alu_8bit_impl1_lattice.synproj -gui -msgset D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lattice/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1 (searchpath added)
-p D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu (searchpath added)
VHDL library = work
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/arithmetic_unit.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/logic_unit.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/debouncer.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/decoder_7seg.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/double_dabble.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/top.vhd
VHDL design file = D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1/source/components/display_driver.vhd
NGD file = alu_8bit_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lattice/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/userdata/bruno.DESKTOP-N6S9QEB/Documents/Digital systems/Diamond/alu/impl1". VHDL-1504
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd(18): analyzing entity arithmeticunit. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/arithmetic_unit.vhd(28): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd(19): analyzing entity logicunit. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/logic_unit.vhd(31): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/debouncer.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/debouncer.vhd(18): analyzing entity debouncer. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/debouncer.vhd(28): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/decoder_7seg.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/decoder_7seg.vhd(17): analyzing entity decodersevensegments. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/decoder_7seg.vhd(25): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/double_dabble.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/double_dabble.vhd(18): analyzing entity doubledabble. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/double_dabble.vhd(28): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd. VHDL-1481
WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(19): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(21): analyzing entity top. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(38): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
unit Top is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/display_driver.vhd. VHDL-1481
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/display_driver.vhd(18): analyzing entity displaydriver. VHDL-1012
INFO - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/components/display_driver.vhd(30): analyzing architecture behavior. VHDL-1010
unit Top is not yet analyzed. VHDL-1485
unit Top is not yet analyzed. VHDL-1485
WARNING - synthesis: Net segments[7] has following drivers :
unit Top is not yet analyzed. VHDL-1485
d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(21): executing Top(Behavior)

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(145): selector should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(36): replacing existing netlist Top(Behavior). VHDL-1205
Top module name (VHDL): Top
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lattice/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = Top.
######## Converting I/O port clk to output.
WARNING - synthesis: I/O Port trigger_al 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input_d[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port register_d[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port output[0] 's net has no driver and is unused.
######## Missing driver on net input_d[7]. Patching with GND.
######## Missing driver on net input_d[6]. Patching with GND.
######## Missing driver on net input_d[5]. Patching with GND.
######## Missing driver on net input_d[4]. Patching with GND.
######## Missing driver on net input_d[3]. Patching with GND.
######## Missing driver on net input_d[2]. Patching with GND.
######## Missing driver on net input_d[1]. Patching with GND.
######## Missing driver on net input_d[0]. Patching with GND.
######## Missing driver on net register_d[7]. Patching with GND.
######## Missing driver on net register_d[6]. Patching with GND.
######## Missing driver on net register_d[5]. Patching with GND.
######## Missing driver on net register_d[4]. Patching with GND.
######## Missing driver on net register_d[3]. Patching with GND.
######## Missing driver on net register_d[2]. Patching with GND.
######## Missing driver on net register_d[1]. Patching with GND.
######## Missing driver on net register_d[0]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit0_7__I_0_i1 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i1 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit2_7__I_0_i1 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i1 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit0_7__I_0_i2 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit0_7__I_0_i3 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit0_7__I_0_i4 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i2 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i3 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i4 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i7 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit1_7__I_0_i8 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i2 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i4 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i5 input is stuck at One

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i6 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i7 input is stuck at Zero

WARNING - synthesis: d:/userdata/bruno.desktop-n6s9qeb/documents/digital systems/diamond/alu/impl1/source/top.vhd(158): Latch digit3_7__I_0_i8 input is stuck at Zero




WARNING - synthesis: I/O Port trigger_al 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port input[0] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Top_drc.log.
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lattice/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'trigger_al' has no load.
WARNING - synthesis: input pad net 'trigger_al' has no legal load.
WARNING - synthesis: logical net 'input[7]' has no load.
WARNING - synthesis: input pad net 'input[7]' has no legal load.
WARNING - synthesis: logical net 'input[6]' has no load.
WARNING - synthesis: input pad net 'input[6]' has no legal load.
WARNING - synthesis: logical net 'input[5]' has no load.
WARNING - synthesis: input pad net 'input[5]' has no legal load.
WARNING - synthesis: logical net 'input[4]' has no load.
WARNING - synthesis: input pad net 'input[4]' has no legal load.
WARNING - synthesis: logical net 'input[3]' has no load.
WARNING - synthesis: input pad net 'input[3]' has no legal load.
WARNING - synthesis: logical net 'input[2]' has no load.
WARNING - synthesis: input pad net 'input[2]' has no legal load.
WARNING - synthesis: logical net 'input[1]' has no load.
WARNING - synthesis: input pad net 'input[1]' has no legal load.
WARNING - synthesis: logical net 'input[0]' has no load.
WARNING - synthesis: input pad net 'input[0]' has no legal load.
WARNING - synthesis: DRC complete with 18 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file alu_8bit_impl1.ngd.

################### Begin Area Report (Top)######################
Number of register bits => 44 of 7209 (0 % )
CCU2D => 18
FD1P3AX => 4
FD1P3AY => 1
FD1P3IX => 21
FD1S1A => 2
FD1S3AX => 3
FD1S3IX => 13
GSR => 1
IB => 4
LUT4 => 28
OB => 29
OBZ => 8
PFUMX => 5
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("53.20")(1,5) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_c, loads : 42
  Net : digit0_7__N_9, loads : 2
  Net : debouncing1/triggerh_db, loads : 1
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : debouncing1/clk_c_enable_26, loads : 21
  Net : display_output/clk_c_enable_4, loads : 17
  Net : debouncing1/clk_c_enable_7, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : debouncing1/count_20__N_78, loads : 23
  Net : debouncing1/clk_c_enable_26, loads : 21
  Net : display_output/clk_c_enable_4, loads : 17
  Net : display_output/digits_c_2, loads : 13
  Net : display_output/digits_c_1, loads : 13
  Net : display_output/digits_c_0, loads : 12
  Net : display_output/digits_c_3, loads : 11
  Net : display_output/segments_7__N_90, loads : 7
  Net : digit0_4, loads : 5
  Net : digit0_5, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets triggerh_db]             |  200.000 MHz|  291.036 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets digit0_7__N_9]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   86.051 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 77.430  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.313  secs
--------------------------------------------------------------
