<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2023-12-05T18:24:17" hostname="Will-Linux-Laptop" package="sar_adc_ideal" id="0" name="cover" tests="1" errors="0" failures="0" time="1" skipped="1">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cover" name="build execution" time="0">
</testcase>
<testcase classname="cover" name="Property ASSERT in sar_tb_working at sar_adc_ideal_conv.sv:68.5-68.57" time="0" type="ASSERT" location="sar_adc_ideal_conv.sv:68.5-68.57" id="eoc_for">
<skipped />
</testcase>
<system-out>SBY 18:24:17 [sar_adc_ideal_basic] Removing directory '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc_ideal_basic'.
SBY 18:24:17 [sar_adc_ideal_cover] Removing directory '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc_ideal_cover'.
SBY 18:24:17 [sar_adc_ideal_cover] Copy '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc_ideal_conv.sv' to '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc_ideal_cover/src/sar_adc_ideal_conv.sv'.
SBY 18:24:17 [sar_adc_ideal_cover] Copy '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc__N_BITS_10__pickled.v' to '/home/will/Desktop/F2023/CS257/257-final-project/sar_adc_sby/sar_adc_ideal_cover/src/sar_adc__N_BITS_10__pickled.v'.
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: smtbmc boolector
SBY 18:24:17 [sar_adc_ideal_cover] base: starting process &quot;cd sar_adc_ideal_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 18:24:17 [sar_adc_ideal_cover] base: sar_adc_ideal_conv.sv:62: Warning: Identifier `$time' is implicitly declared.
SBY 18:24:17 [sar_adc_ideal_cover] base: sar_adc_ideal_conv.sv:87: Warning: Identifier `\sys_clk' is implicitly declared.
SBY 18:24:17 [sar_adc_ideal_cover] base: Warning: Resizing cell port sar_tb_working.fdiv.sys_counter from 32 bits to 1 bits.
SBY 18:24:17 [sar_adc_ideal_cover] base: Warning: Resizing cell port sar_tb_working.adc_instance.output_result_digital from 1 bits to 10 bits.
SBY 18:24:17 [sar_adc_ideal_cover] base: Warning: Resizing cell port sar_tb_working.adc_instance.input_voltage_real from 1 bits to 10 bits.
SBY 18:24:17 [sar_adc_ideal_cover] base: Warning: Wire $paramod\frequency_divider\DIVISION=s32'00000000000000000000001111101000.\sys_counter is used but has no driver.
SBY 18:24:17 [sar_adc_ideal_cover] base: Warning: Wire sar_tb_working.$ne$sar_adc_ideal_conv.sv:63$41_Y is used but has no driver.
SBY 18:24:17 [sar_adc_ideal_cover] base: finished (returncode=0)
SBY 18:24:17 [sar_adc_ideal_cover] prep: starting process &quot;cd sar_adc_ideal_cover/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 18:24:17 [sar_adc_ideal_cover] prep: Warning: Wire $paramod\frequency_divider\DIVISION=s32'00000000000000000000001111101000.\sys_counter is used but has no driver.
SBY 18:24:17 [sar_adc_ideal_cover] prep: Warning: Wire sar_tb_working.$ne$sar_adc_ideal_conv.sv:63$41_Y is used but has no driver.
SBY 18:24:17 [sar_adc_ideal_cover] prep: finished (returncode=0)
SBY 18:24:17 [sar_adc_ideal_cover] smt2: starting process &quot;cd sar_adc_ideal_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 18:24:17 [sar_adc_ideal_cover] smt2: finished (returncode=0)
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: starting process &quot;cd sar_adc_ideal_cover; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: ##   0:00:00  Solver: boolector
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: ##   0:00:00  Status: passed
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: finished (returncode=0)
SBY 18:24:17 [sar_adc_ideal_cover] engine_0: Status returned by engine: pass
SBY 18:24:17 [sar_adc_ideal_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 18:24:17 [sar_adc_ideal_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 18:24:17 [sar_adc_ideal_cover] summary: engine_0 (smtbmc boolector) returned pass
SBY 18:24:17 [sar_adc_ideal_cover] summary: engine_0 did not produce any traces
SBY 18:24:17 [sar_adc_ideal_cover] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
