

================================================================
== Vivado HLS Report for 'voicerec_processChunk'
================================================================
* Date:           Sun Dec  6 17:20:14 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        voicerec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  18841|  2908095|  18841|  2908095|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+------+---------+------+---------+---------+
        |                         |              |     Latency    |    Interval    | Pipeline|
        |         Instance        |    Module    |  min |   max   |  min |   max   |   Type  |
        +-------------------------+--------------+------+---------+------+---------+---------+
        |grp_voicerec_FFT_fu_417  |voicerec_FFT  |  4738|  2889858|  4738|  2889858|   none  |
        +-------------------------+--------------+------+---------+------+---------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 2     |  5120|  5120|        20|          -|          -|   256|    no    |
        |- Loop 3     |    26|    26|         1|          -|          -|    26|    no    |
        |- Loop 4     |  1280|  4608|  5 ~ 18  |          -|          -|   256|    no    |
        |- Loop 5     |   130|   936|  5 ~ 36  |          -|          -|    26|    no    |
        |- Loop 6     |  7028|  7028|       502|          -|          -|    14|    no    |
        | + Loop 6.1  |   494|   494|        19|          -|          -|    26|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    304|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     80|    6814|  12054|
|Memory           |       12|      -|       8|      4|
|Multiplexer      |        -|      -|       -|   1069|
|Register         |        -|      -|    1355|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     80|    8177|  13431|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|     36|       7|     25|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+------+------+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+------+------+
    |grp_voicerec_FFT_fu_417                        |voicerec_FFT                               |        4|     50|  3928|  6606|
    |voicerec_dadd_64ns_64ns_64_5_full_dsp_U20      |voicerec_dadd_64ns_64ns_64_5_full_dsp      |        0|      3|   445|  1149|
    |voicerec_dcmp_64ns_64ns_1_1_U23                |voicerec_dcmp_64ns_64ns_1_1                |        0|      0|   130|   469|
    |voicerec_dmul_64ns_64ns_64_6_max_dsp_U21       |voicerec_dmul_64ns_64ns_64_6_max_dsp       |        0|     11|   317|   578|
    |voicerec_dmul_64ns_64ns_64_6_max_dsp_U22       |voicerec_dmul_64ns_64ns_64_6_max_dsp       |        0|     11|   317|   578|
    |voicerec_faddfsub_32ns_32ns_32_5_full_dsp_U14  |voicerec_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |voicerec_fdiv_32ns_32ns_32_16_U16              |voicerec_fdiv_32ns_32ns_32_16              |        0|      0|   761|   994|
    |voicerec_fmul_32ns_32ns_32_4_max_dsp_U15       |voicerec_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |voicerec_fpext_32ns_64_1_U19                   |voicerec_fpext_32ns_64_1                   |        0|      0|   100|   138|
    |voicerec_fptrunc_64ns_32_1_U18                 |voicerec_fptrunc_64ns_32_1                 |        0|      0|   128|   277|
    |voicerec_sitofp_64ns_32_6_U17                  |voicerec_sitofp_64ns_32_6                  |        0|      0|   340|   554|
    +-----------------------------------------------+-------------------------------------------+---------+-------+------+------+
    |Total                                          |                                           |        4|     80|  6814| 12054|
    +-----------------------------------------------+-------------------------------------------+---------+-------+------+------+

    * Memory: 
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |              Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |c_U          |voicerec_processChunk_c          |        4|  0|   0|   512|   64|     1|        32768|
    |d_U          |voicerec_processChunk_d          |        2|  0|   0|   256|   64|     1|        16384|
    |dctMatrix_U  |voicerec_processChunk_dctMatrix  |        4|  0|   0|   676|   64|     1|        43264|
    |e_U          |voicerec_processChunk_e          |        2|  0|   0|    26|   64|     1|         1664|
    |mell_U       |voicerec_processChunk_mell       |        0|  8|   4|    27|    8|     1|          216|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                                 |       12|  8|   4|  1497|  264|     5|        94296|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |dctMatrix_addr4_fu_893_p2  |     +    |      0|  0|   9|           9|           9|
    |grp_fu_475_p2              |     +    |      0|  0|  32|          32|           1|
    |i_5_fu_538_p2              |     +    |      0|  0|   9|           9|           1|
    |i_6_fu_582_p2              |     +    |      0|  0|   9|           9|           1|
    |i_7_fu_621_p2              |     +    |      0|  0|   5|           5|           1|
    |i_8_fu_723_p2              |     +    |      0|  0|   5|           5|           1|
    |i_9_fu_642_p2              |     +    |      0|  0|   9|           9|           1|
    |k_fu_848_p2                |     +    |      0|  0|   4|           4|           1|
    |n_fu_878_p2                |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_836_p2         |     +    |      0|  0|   9|           9|           5|
    |p_addr1_fu_899_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp1_fu_544_p2             |     +    |      0|  0|  13|          13|          13|
    |p_addr_fu_756_p2           |     -    |      0|  0|  11|          11|          11|
    |p_mellIdx_fu_710_p3        |  Select  |      0|  0|  32|           1|          32|
    |s_fu_860_p3                |  Select  |      0|  0|  62|           1|          62|
    |tmp_47_fu_802_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_636_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond2_fu_615_p2        |   icmp   |      0|  0|   2|           5|           4|
    |exitcond3_fu_576_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond4_fu_532_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond4_i_fu_842_p2      |   icmp   |      0|  0|   2|           4|           3|
    |exitcond_fu_717_p2         |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_i_fu_872_p2       |   icmp   |      0|  0|   2|           5|           4|
    |notlhs_fu_784_p2           |   icmp   |      0|  0|   4|          11|           2|
    |notrhs_fu_790_p2           |   icmp   |      0|  0|  18|          52|           1|
    |tmp_76_fu_661_p2           |   icmp   |      0|  0|   4|          10|          10|
    |tmp_80_fu_671_p2           |   icmp   |      0|  0|   3|           9|           9|
    |tmp_84_fu_685_p2           |   icmp   |      0|  0|   3|           9|           9|
    |tmp_88_fu_705_p2           |   icmp   |      0|  0|   4|          10|          10|
    |tmp_i1_fu_854_p2           |   icmp   |      0|  0|   2|           4|           1|
    |tmp_45_fu_796_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_64_fu_565_p2           |    or    |      0|  0|   9|           9|           1|
    |tmp_68_fu_599_p2           |    or    |      0|  0|   9|           9|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 304|         305|         243|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  231|        106|    1|        106|
    |c_address0          |    9|          4|    9|         36|
    |c_address1          |    9|          4|    9|         36|
    |c_ce0               |    1|          3|    1|          3|
    |c_ce1               |    1|          3|    1|          3|
    |c_d0                |   64|          3|   64|        192|
    |c_d1                |   64|          3|   64|        192|
    |c_we0               |    1|          3|    1|          3|
    |c_we1               |    1|          3|    1|          3|
    |d_address0          |    8|          4|    8|         32|
    |e_address0          |   10|          8|    5|         40|
    |e_d0                |   64|          5|   64|        320|
    |grp_fu_427_opcode   |    2|          3|    2|          6|
    |grp_fu_427_p0       |   32|          4|   32|        128|
    |grp_fu_427_p1       |   32|          5|   32|        160|
    |grp_fu_433_p0       |   32|          4|   32|        128|
    |grp_fu_433_p1       |   32|          4|   32|        128|
    |grp_fu_454_p0       |   64|          4|   64|        256|
    |grp_fu_454_p1       |   64|          4|   64|        256|
    |grp_fu_459_p0       |   64|          6|   64|        384|
    |grp_fu_459_p1       |   64|          6|   64|        384|
    |i_1_reg_301         |    9|          2|    9|         18|
    |i_2_reg_313         |    5|          2|    5|         10|
    |i_3_reg_324         |    9|          2|    9|         18|
    |i_4_reg_348         |    5|          2|    5|         10|
    |i_reg_289           |    9|          2|    9|         18|
    |k_i_reg_371         |    4|          2|    4|          8|
    |mellIdx_reg_336     |   32|          2|   32|         64|
    |mell_address0       |    5|          4|    5|         20|
    |n_i_reg_406         |    5|          2|    5|         10|
    |phi_mul_reg_382     |    9|          2|    9|         18|
    |storemerge_reg_359  |   64|          2|   64|        128|
    |sum_i_reg_394       |   64|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               | 1069|        215|  834|       3246|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |  105|   0|  105|          0|
    |c_load_2_reg_963                               |   64|   0|   64|          0|
    |c_load_reg_957                                 |   64|   0|   64|          0|
    |dctMatrix_addr4_reg_1156                       |    9|   0|    9|          0|
    |dctMatrix_load_reg_1171                        |   64|   0|   64|          0|
    |e_addr_1_reg_1071                              |    5|   0|    5|          0|
    |e_addr_2_reg_1038                              |    5|   0|    5|          0|
    |grp_voicerec_FFT_fu_417_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_301                                    |    9|   0|    9|          0|
    |i_2_reg_313                                    |    5|   0|    5|          0|
    |i_3_cast_reg_982                               |    9|   0|   10|          1|
    |i_3_reg_324                                    |    9|   0|    9|          0|
    |i_4_reg_348                                    |    5|   0|    5|          0|
    |i_5_reg_929                                    |    9|   0|    9|          0|
    |i_6_reg_942                                    |    9|   0|    9|          0|
    |i_8_reg_1066                                   |    5|   0|    5|          0|
    |i_9_reg_991                                    |    9|   0|    9|          0|
    |i_reg_289                                      |    9|   0|    9|          0|
    |k_i_reg_371                                    |    4|   0|    4|          0|
    |k_reg_1128                                     |    4|   0|    4|          0|
    |mellIdx_1_reg_1048                             |   32|   0|   32|          0|
    |mellIdx_reg_336                                |   32|   0|   32|          0|
    |mell_load_cast_cast_reg_1006                   |    8|   0|    9|          1|
    |n_i_reg_406                                    |    5|   0|    5|          0|
    |n_reg_1146                                     |    5|   0|    5|          0|
    |next_mul_reg_1120                              |    9|   0|    9|          0|
    |p_addr1_reg_1161                               |   12|   0|   12|          0|
    |p_addr_cast_reg_1076                           |   11|   0|   12|          1|
    |phi_mul_reg_382                                |    9|   0|    9|          0|
    |reg_481                                        |   64|   0|   64|          0|
    |reg_490                                        |   64|   0|   64|          0|
    |reg_497                                        |   64|   0|   64|          0|
    |reg_502                                        |   64|   0|   64|          0|
    |reg_510                                        |   32|   0|   32|          0|
    |reg_516                                        |   32|   0|   32|          0|
    |reg_523                                        |   32|   0|   32|          0|
    |s_reg_1133                                     |   30|   0|   64|         34|
    |storemerge_reg_359                             |   64|   0|   64|          0|
    |sum_i_reg_394                                  |   64|   0|   64|          0|
    |tmp_27_i_trn2_cast_reg_1138                    |    4|   0|   12|          8|
    |tmp_2_i_i_reg_1099                             |   23|   0|   32|          9|
    |tmp_46_reg_1081                                |    1|   0|    1|          0|
    |tmp_6_i_i_reg_1110                             |   32|   0|   32|          0|
    |tmp_70_reg_969                                 |   64|   0|   64|          0|
    |tmp_75_reg_996                                 |   64|   0|   64|          0|
    |tmp_76_reg_1011                                |    1|   0|    1|          0|
    |tmp_80_reg_1020                                |    1|   0|    1|          0|
    |tmp_84_reg_1029                                |    1|   0|    1|          0|
    |tmp_86_reg_1043                                |   64|   0|   64|          0|
    |x_assign_reg_1089                              |   32|   0|   32|          0|
    |y_reg_1105                                     |   32|   0|   32|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 1355|   0| 1409|         54|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|ap_start             |  in |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|ap_done              | out |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|ap_idle              | out |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|ap_ready             | out |    1| ap_ctrl_hs | voicerec_processChunk | return value |
|sp                   |  in |   13|   ap_none  |           sp          |    scalar    |
|ret_address0         | out |   10|  ap_memory |          ret          |     array    |
|ret_ce0              | out |    1|  ap_memory |          ret          |     array    |
|ret_we0              | out |    1|  ap_memory |          ret          |     array    |
|ret_d0               | out |   64|  ap_memory |          ret          |     array    |
|tmp                  |  in |    6|   ap_none  |          tmp          |    scalar    |
|inputSound_address0  | out |   13|  ap_memory |       inputSound      |     array    |
|inputSound_ce0       | out |    1|  ap_memory |       inputSound      |     array    |
|inputSound_q0        |  in |   64|  ap_memory |       inputSound      |     array    |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 105
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond3)
	25  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	5  / true
25 --> 
	26  / (exitcond2)
	25  / (!exitcond2)
26 --> 
	27  / (!exitcond1)
	44  / (exitcond1)
27 --> 
	28  / (tmp_76)
	34  / (!tmp_76)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / (tmp_80)
	42  / (!tmp_80)
35 --> 
	36  / (!tmp_84)
	42  / (tmp_84)
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	26  / true
44 --> 
	45  / (!exitcond)
	80  / (exitcond)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / (!tmp_47)
	79  / (tmp_47)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	44  / true
80 --> 
	81  / (!exitcond4_i)
81 --> 
	82  / (!exitcond_i)
	100  / (exitcond_i)
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	81  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	80  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp_read [1/1] 0.00ns
:0  %tmp_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tmp)

ST_1: sp_read [1/1] 0.00ns
:1  %sp_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %sp)

ST_1: stg_108 [1/1] 1.57ns
:2  br label %1


 <State 2>: 4.67ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_5, %2 ]

ST_2: i_cast7 [1/1] 0.00ns
:1  %i_cast7 = zext i9 %i to i13

ST_2: exitcond4 [1/1] 2.03ns
:2  %exitcond4 = icmp eq i9 %i, -256

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_5 [1/1] 1.84ns
:4  %i_5 = add i9 %i, 1

ST_2: stg_114 [1/1] 0.00ns
:5  br i1 %exitcond4, label %3, label %2

ST_2: tmp1 [1/1] 1.96ns
:0  %tmp1 = add i13 %sp_read, %i_cast7

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i13 %tmp1 to i64

ST_2: inputSound_addr [1/1] 0.00ns
:2  %inputSound_addr = getelementptr [8000 x double]* %inputSound, i64 0, i64 %tmp_s

ST_2: inputSound_load [2/2] 2.71ns
:3  %inputSound_load = load double* %inputSound_addr, align 8

ST_2: stg_119 [2/2] 0.00ns
:0  call fastcc void @voicerec_FFT([512 x double]* @c)


 <State 3>: 5.42ns
ST_3: inputSound_load [1/2] 2.71ns
:3  %inputSound_load = load double* %inputSound_addr, align 8

ST_3: tmp_33 [1/1] 0.00ns
:4  %tmp_33 = shl i9 %i, 1

ST_3: tmp_63 [1/1] 0.00ns
:5  %tmp_63 = zext i9 %tmp_33 to i64

ST_3: c_addr [1/1] 0.00ns
:6  %c_addr = getelementptr inbounds [512 x double]* @c, i64 0, i64 %tmp_63

ST_3: stg_124 [1/1] 2.71ns
:7  store double %inputSound_load, double* %c_addr, align 16

ST_3: tmp_64 [1/1] 0.00ns
:8  %tmp_64 = or i9 %tmp_33, 1

ST_3: tmp_65 [1/1] 0.00ns
:9  %tmp_65 = zext i9 %tmp_64 to i64

ST_3: c_addr_4 [1/1] 0.00ns
:10  %c_addr_4 = getelementptr inbounds [512 x double]* @c, i64 0, i64 %tmp_65

ST_3: stg_128 [1/1] 2.71ns
:11  store double 0.000000e+00, double* %c_addr_4, align 8

ST_3: stg_129 [1/1] 0.00ns
:12  br label %1


 <State 4>: 1.57ns
ST_4: stg_130 [1/2] 0.00ns
:0  call fastcc void @voicerec_FFT([512 x double]* @c)

ST_4: stg_131 [1/1] 1.57ns
:1  br label %4


 <State 5>: 3.60ns
ST_5: i_1 [1/1] 0.00ns
:0  %i_1 = phi i9 [ 0, %3 ], [ %i_6, %5 ]

ST_5: exitcond3 [1/1] 2.03ns
:1  %exitcond3 = icmp eq i9 %i_1, -256

ST_5: empty_24 [1/1] 0.00ns
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_5: i_6 [1/1] 1.84ns
:3  %i_6 = add i9 %i_1, 1

ST_5: stg_136 [1/1] 1.57ns
:4  br i1 %exitcond3, label %.preheader6, label %5

ST_5: tmp_34 [1/1] 0.00ns
:0  %tmp_34 = shl i9 %i_1, 1

ST_5: tmp_66 [1/1] 0.00ns
:1  %tmp_66 = zext i9 %tmp_34 to i64

ST_5: c_addr_5 [1/1] 0.00ns
:2  %c_addr_5 = getelementptr inbounds [512 x double]* @c, i64 0, i64 %tmp_66

ST_5: c_load [2/2] 2.71ns
:3  %c_load = load double* %c_addr_5, align 16

ST_5: tmp_68 [1/1] 0.00ns
:5  %tmp_68 = or i9 %tmp_34, 1

ST_5: tmp_69 [1/1] 0.00ns
:6  %tmp_69 = zext i9 %tmp_68 to i64

ST_5: c_addr_6 [1/1] 0.00ns
:7  %c_addr_6 = getelementptr inbounds [512 x double]* @c, i64 0, i64 %tmp_69

ST_5: c_load_2 [2/2] 2.71ns
:8  %c_load_2 = load double* %c_addr_6, align 8


 <State 6>: 2.71ns
ST_6: c_load [1/2] 2.71ns
:3  %c_load = load double* %c_addr_5, align 16

ST_6: c_load_2 [1/2] 2.71ns
:8  %c_load_2 = load double* %c_addr_6, align 8


 <State 7>: 8.95ns
ST_7: tmp_67 [6/6] 8.95ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_7: tmp_70 [6/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 8>: 7.79ns
ST_8: tmp_67 [5/6] 7.79ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_8: tmp_70 [5/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 9>: 7.79ns
ST_9: tmp_67 [4/6] 7.79ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_9: tmp_70 [4/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 10>: 7.79ns
ST_10: tmp_67 [3/6] 7.79ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_10: tmp_70 [3/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 11>: 7.79ns
ST_11: tmp_67 [2/6] 7.79ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_11: tmp_70 [2/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 12>: 7.79ns
ST_12: tmp_67 [1/6] 7.79ns
:4  %tmp_67 = fmul double %c_load, %c_load

ST_12: tmp_70 [1/6] 7.79ns
:9  %tmp_70 = fmul double %c_load_2, %c_load_2


 <State 13>: 8.23ns
ST_13: tmp_71 [5/5] 8.23ns
:10  %tmp_71 = fadd double %tmp_67, %tmp_70


 <State 14>: 8.23ns
ST_14: tmp_71 [4/5] 8.23ns
:10  %tmp_71 = fadd double %tmp_67, %tmp_70


 <State 15>: 8.23ns
ST_15: tmp_71 [3/5] 8.23ns
:10  %tmp_71 = fadd double %tmp_67, %tmp_70


 <State 16>: 8.23ns
ST_16: tmp_71 [2/5] 8.23ns
:10  %tmp_71 = fadd double %tmp_67, %tmp_70


 <State 17>: 8.23ns
ST_17: tmp_71 [1/5] 8.23ns
:10  %tmp_71 = fadd double %tmp_67, %tmp_70


 <State 18>: 8.95ns
ST_18: tmp_72 [6/6] 8.95ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 19>: 7.79ns
ST_19: tmp_72 [5/6] 7.79ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 20>: 7.79ns
ST_20: tmp_72 [4/6] 7.79ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 21>: 7.79ns
ST_21: tmp_72 [3/6] 7.79ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 22>: 7.79ns
ST_22: tmp_72 [2/6] 7.79ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 23>: 7.79ns
ST_23: tmp_72 [1/6] 7.79ns
:11  %tmp_72 = fmul double %tmp_71, 3.906250e-03


 <State 24>: 2.71ns
ST_24: tmp_73 [1/1] 0.00ns
:12  %tmp_73 = zext i9 %i_1 to i64

ST_24: d_addr [1/1] 0.00ns
:13  %d_addr = getelementptr inbounds [256 x double]* @d, i64 0, i64 %tmp_73

ST_24: stg_172 [1/1] 2.71ns
:14  store double %tmp_72, double* %d_addr, align 8

ST_24: stg_173 [1/1] 0.00ns
:15  br label %4


 <State 25>: 3.48ns
ST_25: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i5 [ %i_7, %6 ], [ 0, %4 ]

ST_25: exitcond2 [1/1] 1.91ns
.preheader6:1  %exitcond2 = icmp eq i5 %i_2, -6

ST_25: empty_25 [1/1] 0.00ns
.preheader6:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

ST_25: i_7 [1/1] 1.72ns
.preheader6:3  %i_7 = add i5 %i_2, 1

ST_25: stg_178 [1/1] 1.57ns
.preheader6:4  br i1 %exitcond2, label %.preheader5, label %6

ST_25: tmp_74 [1/1] 0.00ns
:0  %tmp_74 = zext i5 %i_2 to i64

ST_25: e_addr [1/1] 0.00ns
:1  %e_addr = getelementptr inbounds [26 x double]* @e, i64 0, i64 %tmp_74

ST_25: stg_181 [1/1] 2.71ns
:2  store double 0.000000e+00, double* %e_addr, align 8

ST_25: stg_182 [1/1] 0.00ns
:3  br label %.preheader6


 <State 26>: 3.60ns
ST_26: i_3 [1/1] 0.00ns
.preheader5:0  %i_3 = phi i9 [ %i_9, %._crit_edge7 ], [ 0, %.preheader6 ]

ST_26: mellIdx [1/1] 0.00ns
.preheader5:1  %mellIdx = phi i32 [ %p_mellIdx, %._crit_edge7 ], [ 0, %.preheader6 ]

ST_26: i_3_cast [1/1] 0.00ns
.preheader5:2  %i_3_cast = zext i9 %i_3 to i10

ST_26: exitcond1 [1/1] 2.03ns
.preheader5:3  %exitcond1 = icmp eq i9 %i_3, -256

ST_26: empty_26 [1/1] 0.00ns
.preheader5:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_26: i_9 [1/1] 1.84ns
.preheader5:5  %i_9 = add i9 %i_3, 1

ST_26: stg_189 [1/1] 1.57ns
.preheader5:6  br i1 %exitcond1, label %.preheader, label %7

ST_26: tmp_75 [1/1] 0.00ns
:0  %tmp_75 = sext i32 %mellIdx to i64

ST_26: mell_addr [1/1] 0.00ns
:1  %mell_addr = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_75

ST_26: mell_load [2/2] 2.39ns
:2  %mell_load = load i8* %mell_addr, align 1


 <State 27>: 4.42ns
ST_27: mell_load [1/2] 2.39ns
:2  %mell_load = load i8* %mell_addr, align 1

ST_27: mell_load_cast [1/1] 0.00ns
:3  %mell_load_cast = zext i8 %mell_load to i10

ST_27: mell_load_cast_cast [1/1] 0.00ns
:4  %mell_load_cast_cast = zext i8 %mell_load to i9

ST_27: tmp_76 [1/1] 2.03ns
:5  %tmp_76 = icmp eq i10 %i_3_cast, %mell_load_cast

ST_27: stg_197 [1/1] 0.00ns
:6  br i1 %tmp_76, label %8, label %._crit_edge

ST_27: tmp_78 [1/1] 0.00ns
:0  %tmp_78 = zext i9 %i_3 to i64

ST_27: d_addr_1 [1/1] 0.00ns
:1  %d_addr_1 = getelementptr inbounds [256 x double]* @d, i64 0, i64 %tmp_78

ST_27: d_load [2/2] 2.71ns
:2  %d_load = load double* %d_addr_1, align 8

ST_27: e_load [2/2] 2.71ns
:3  %e_load = load double* getelementptr inbounds ([26 x double]* @e, i64 0, i64 0), align 16


 <State 28>: 2.71ns
ST_28: d_load [1/2] 2.71ns
:2  %d_load = load double* %d_addr_1, align 8

ST_28: e_load [1/2] 2.71ns
:3  %e_load = load double* getelementptr inbounds ([26 x double]* @e, i64 0, i64 0), align 16


 <State 29>: 8.23ns
ST_29: tmp_79 [5/5] 8.23ns
:4  %tmp_79 = fadd double %e_load, %d_load


 <State 30>: 8.23ns
ST_30: tmp_79 [4/5] 8.23ns
:4  %tmp_79 = fadd double %e_load, %d_load


 <State 31>: 8.23ns
ST_31: tmp_79 [3/5] 8.23ns
:4  %tmp_79 = fadd double %e_load, %d_load


 <State 32>: 8.23ns
ST_32: tmp_79 [2/5] 8.23ns
:4  %tmp_79 = fadd double %e_load, %d_load


 <State 33>: 8.23ns
ST_33: tmp_79 [1/5] 8.23ns
:4  %tmp_79 = fadd double %e_load, %d_load


 <State 34>: 4.83ns
ST_34: stg_209 [1/1] 2.71ns
:5  store double %tmp_79, double* getelementptr inbounds ([26 x double]* @e, i64 0, i64 0), align 16

ST_34: stg_210 [1/1] 0.00ns
:6  br label %._crit_edge

ST_34: tmp_80 [1/1] 2.03ns
._crit_edge:0  %tmp_80 = icmp ugt i9 %i_3, %mell_load_cast_cast

ST_34: stg_212 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_80, label %9, label %._crit_edge7

ST_34: tmp_82 [1/1] 2.44ns
:0  %tmp_82 = add nsw i32 %mellIdx, 1

ST_34: tmp_83 [1/1] 0.00ns
:1  %tmp_83 = sext i32 %tmp_82 to i64

ST_34: mell_addr_1 [1/1] 0.00ns
:2  %mell_addr_1 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_83

ST_34: mell_load_1 [2/2] 2.39ns
:3  %mell_load_1 = load i8* %mell_addr_1, align 1


 <State 35>: 4.42ns
ST_35: mell_load_1 [1/2] 2.39ns
:3  %mell_load_1 = load i8* %mell_addr_1, align 1

ST_35: mell_load_1_cast_cast [1/1] 0.00ns
:4  %mell_load_1_cast_cast = zext i8 %mell_load_1 to i9

ST_35: tmp_84 [1/1] 2.03ns
:5  %tmp_84 = icmp ugt i9 %i_3, %mell_load_1_cast_cast

ST_35: stg_220 [1/1] 0.00ns
:6  br i1 %tmp_84, label %._crit_edge7, label %10

ST_35: tmp_85 [1/1] 0.00ns
:0  %tmp_85 = zext i9 %i_3 to i64

ST_35: d_addr_2 [1/1] 0.00ns
:1  %d_addr_2 = getelementptr inbounds [256 x double]* @d, i64 0, i64 %tmp_85

ST_35: d_load_1 [2/2] 2.71ns
:2  %d_load_1 = load double* %d_addr_2, align 8

ST_35: e_addr_2 [1/1] 0.00ns
:3  %e_addr_2 = getelementptr inbounds [26 x double]* @e, i64 0, i64 %tmp_75

ST_35: e_load_2 [2/2] 2.71ns
:4  %e_load_2 = load double* %e_addr_2, align 8


 <State 36>: 2.71ns
ST_36: d_load_1 [1/2] 2.71ns
:2  %d_load_1 = load double* %d_addr_2, align 8

ST_36: e_load_2 [1/2] 2.71ns
:4  %e_load_2 = load double* %e_addr_2, align 8


 <State 37>: 8.23ns
ST_37: tmp_86 [5/5] 8.23ns
:5  %tmp_86 = fadd double %e_load_2, %d_load_1


 <State 38>: 8.23ns
ST_38: tmp_86 [4/5] 8.23ns
:5  %tmp_86 = fadd double %e_load_2, %d_load_1


 <State 39>: 8.23ns
ST_39: tmp_86 [3/5] 8.23ns
:5  %tmp_86 = fadd double %e_load_2, %d_load_1


 <State 40>: 8.23ns
ST_40: tmp_86 [2/5] 8.23ns
:5  %tmp_86 = fadd double %e_load_2, %d_load_1


 <State 41>: 8.23ns
ST_41: tmp_86 [1/5] 8.23ns
:5  %tmp_86 = fadd double %e_load_2, %d_load_1


 <State 42>: 4.83ns
ST_42: stg_233 [1/1] 2.71ns
:6  store double %tmp_86, double* %e_addr_2, align 8

ST_42: stg_234 [1/1] 0.00ns
:7  br label %._crit_edge7

ST_42: mellIdx_1 [1/1] 2.44ns
._crit_edge7:0  %mellIdx_1 = add nsw i32 %mellIdx, 1

ST_42: tmp_87 [1/1] 0.00ns
._crit_edge7:1  %tmp_87 = sext i32 %mellIdx_1 to i64

ST_42: mell_addr_2 [1/1] 0.00ns
._crit_edge7:2  %mell_addr_2 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_87

ST_42: mell_load_2 [2/2] 2.39ns
._crit_edge7:3  %mell_load_2 = load i8* %mell_addr_2, align 1


 <State 43>: 5.79ns
ST_43: mell_load_2 [1/2] 2.39ns
._crit_edge7:3  %mell_load_2 = load i8* %mell_addr_2, align 1

ST_43: mell_load_2_cast [1/1] 0.00ns
._crit_edge7:4  %mell_load_2_cast = zext i8 %mell_load_2 to i10

ST_43: tmp_88 [1/1] 2.03ns
._crit_edge7:5  %tmp_88 = icmp eq i10 %i_3_cast, %mell_load_2_cast

ST_43: p_mellIdx [1/1] 1.37ns
._crit_edge7:6  %p_mellIdx = select i1 %tmp_88, i32 %mellIdx_1, i32 %mellIdx

ST_43: stg_243 [1/1] 0.00ns
._crit_edge7:7  br label %.preheader5


 <State 44>: 2.71ns
ST_44: i_4 [1/1] 0.00ns
.preheader:0  %i_4 = phi i5 [ %i_8, %13 ], [ 0, %.preheader5 ]

ST_44: exitcond [1/1] 1.91ns
.preheader:1  %exitcond = icmp eq i5 %i_4, -6

ST_44: empty_27 [1/1] 0.00ns
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

ST_44: i_8 [1/1] 1.72ns
.preheader:3  %i_8 = add i5 %i_4, 1

ST_44: stg_248 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.preheader2.preheader, label %11

ST_44: tmp_77 [1/1] 0.00ns
:0  %tmp_77 = zext i5 %i_4 to i64

ST_44: e_addr_1 [1/1] 0.00ns
:1  %e_addr_1 = getelementptr inbounds [26 x double]* @e, i64 0, i64 %tmp_77

ST_44: e_load_1 [2/2] 2.71ns
:2  %e_load_1 = load double* %e_addr_1, align 8

ST_44: tmp_55 [1/1] 0.00ns
.preheader2.preheader:0  %tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_read, i4 0)

ST_44: p_shl_cast [1/1] 0.00ns
.preheader2.preheader:1  %p_shl_cast = zext i10 %tmp_55 to i11

ST_44: tmp_56 [1/1] 0.00ns
.preheader2.preheader:2  %tmp_56 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_read, i1 false)

ST_44: p_shl5_cast [1/1] 0.00ns
.preheader2.preheader:3  %p_shl5_cast = zext i7 %tmp_56 to i11

ST_44: p_addr [1/1] 1.84ns
.preheader2.preheader:4  %p_addr = sub i11 %p_shl_cast, %p_shl5_cast

ST_44: p_addr_cast [1/1] 0.00ns
.preheader2.preheader:5  %p_addr_cast = sext i11 %p_addr to i12

ST_44: stg_258 [1/1] 1.57ns
.preheader2.preheader:6  br label %.preheader2


 <State 45>: 2.71ns
ST_45: e_load_1 [1/2] 2.71ns
:2  %e_load_1 = load double* %e_addr_1, align 8


 <State 46>: 6.83ns
ST_46: tmp_46 [1/1] 6.83ns
:9  %tmp_46 = fcmp ole double %e_load_1, 0.000000e+00


 <State 47>: 6.95ns
ST_47: e_load_1_to_int [1/1] 0.00ns
:3  %e_load_1_to_int = bitcast double %e_load_1 to i64

ST_47: tmp_43 [1/1] 0.00ns
:4  %tmp_43 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %e_load_1_to_int, i32 52, i32 62)

ST_47: tmp_35 [1/1] 0.00ns
:5  %tmp_35 = trunc i64 %e_load_1_to_int to i52

ST_47: notlhs [1/1] 2.11ns
:6  %notlhs = icmp ne i11 %tmp_43, -1

ST_47: notrhs [1/1] 2.64ns
:7  %notrhs = icmp eq i52 %tmp_35, 0

ST_47: tmp_45 [1/1] 1.37ns
:8  %tmp_45 = or i1 %notrhs, %notlhs

ST_47: tmp_47 [1/1] 1.37ns
:10  %tmp_47 = and i1 %tmp_45, %tmp_46

ST_47: stg_268 [1/1] 1.57ns
:11  br i1 %tmp_47, label %13, label %12

ST_47: x_assign [1/1] 6.50ns
:0  %x_assign = fptrunc double %e_load_1 to float


 <State 48>: 7.26ns
ST_48: tmp_i_i [1/1] 0.00ns
:1  %tmp_i_i = bitcast float %x_assign to i32

ST_48: tmp_36 [1/1] 0.00ns
:2  %tmp_36 = trunc i32 %tmp_i_i to i23

ST_48: mx_i_i [1/1] 0.00ns
:3  %mx_i_i = call i30 @_ssdm_op_BitConcatenate.i30.i7.i23(i7 -2, i23 %tmp_36)

ST_48: mx_i_i_cast [1/1] 0.00ns
:4  %mx_i_i_cast = zext i30 %mx_i_i to i32

ST_48: tmp_i_i2 [1/1] 0.00ns
:5  %tmp_i_i2 = zext i32 %tmp_i_i to i64

ST_48: y [6/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_48: tmp_2_i_i [1/1] 0.00ns
:9  %tmp_2_i_i = bitcast i32 %mx_i_i_cast to float

ST_48: tmp_5_i_i [5/5] 7.26ns
:12  %tmp_5_i_i = fadd float %tmp_2_i_i, 0x3FD6889F20000000


 <State 49>: 7.26ns
ST_49: y [5/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_49: tmp_5_i_i [4/5] 7.26ns
:12  %tmp_5_i_i = fadd float %tmp_2_i_i, 0x3FD6889F20000000


 <State 50>: 7.26ns
ST_50: y [4/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_50: tmp_5_i_i [3/5] 7.26ns
:12  %tmp_5_i_i = fadd float %tmp_2_i_i, 0x3FD6889F20000000


 <State 51>: 7.26ns
ST_51: y [3/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_51: tmp_5_i_i [2/5] 7.26ns
:12  %tmp_5_i_i = fadd float %tmp_2_i_i, 0x3FD6889F20000000


 <State 52>: 7.26ns
ST_52: y [2/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_52: tmp_5_i_i [1/5] 7.26ns
:12  %tmp_5_i_i = fadd float %tmp_2_i_i, 0x3FD6889F20000000


 <State 53>: 6.41ns
ST_53: y [1/6] 6.41ns
:6  %y = sitofp i64 %tmp_i_i2 to float

ST_53: tmp_6_i_i [16/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 54>: 6.08ns
ST_54: y_1 [4/4] 5.70ns
:7  %y_1 = fmul float %y, 0x3E80000000000000

ST_54: tmp_6_i_i [15/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 55>: 6.08ns
ST_55: y_1 [3/4] 5.70ns
:7  %y_1 = fmul float %y, 0x3E80000000000000

ST_55: tmp_6_i_i [14/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 56>: 6.08ns
ST_56: y_1 [2/4] 5.70ns
:7  %y_1 = fmul float %y, 0x3E80000000000000

ST_56: tmp_6_i_i [13/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 57>: 6.08ns
ST_57: y_1 [1/4] 5.70ns
:7  %y_1 = fmul float %y, 0x3E80000000000000

ST_57: tmp_6_i_i [12/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 58>: 7.26ns
ST_58: tmp_1_i_i [5/5] 7.26ns
:8  %tmp_1_i_i = fadd float %y_1, 0xC05F0E6EE0000000

ST_58: tmp_6_i_i [11/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 59>: 7.26ns
ST_59: tmp_1_i_i [4/5] 7.26ns
:8  %tmp_1_i_i = fadd float %y_1, 0xC05F0E6EE0000000

ST_59: tmp_3_i_i [4/4] 5.70ns
:10  %tmp_3_i_i = fmul float %tmp_2_i_i, 0x3FF7F7EEA0000000

ST_59: tmp_6_i_i [10/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 60>: 7.26ns
ST_60: tmp_1_i_i [3/5] 7.26ns
:8  %tmp_1_i_i = fadd float %y_1, 0xC05F0E6EE0000000

ST_60: tmp_3_i_i [3/4] 5.70ns
:10  %tmp_3_i_i = fmul float %tmp_2_i_i, 0x3FF7F7EEA0000000

ST_60: tmp_6_i_i [9/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 61>: 7.26ns
ST_61: tmp_1_i_i [2/5] 7.26ns
:8  %tmp_1_i_i = fadd float %y_1, 0xC05F0E6EE0000000

ST_61: tmp_3_i_i [2/4] 5.70ns
:10  %tmp_3_i_i = fmul float %tmp_2_i_i, 0x3FF7F7EEA0000000

ST_61: tmp_6_i_i [8/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 62>: 7.26ns
ST_62: tmp_1_i_i [1/5] 7.26ns
:8  %tmp_1_i_i = fadd float %y_1, 0xC05F0E6EE0000000

ST_62: tmp_3_i_i [1/4] 5.70ns
:10  %tmp_3_i_i = fmul float %tmp_2_i_i, 0x3FF7F7EEA0000000

ST_62: tmp_6_i_i [7/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 63>: 7.26ns
ST_63: tmp_4_i_i [5/5] 7.26ns
:11  %tmp_4_i_i = fsub float %tmp_1_i_i, %tmp_3_i_i

ST_63: tmp_6_i_i [6/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 64>: 7.26ns
ST_64: tmp_4_i_i [4/5] 7.26ns
:11  %tmp_4_i_i = fsub float %tmp_1_i_i, %tmp_3_i_i

ST_64: tmp_6_i_i [5/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 65>: 7.26ns
ST_65: tmp_4_i_i [3/5] 7.26ns
:11  %tmp_4_i_i = fsub float %tmp_1_i_i, %tmp_3_i_i

ST_65: tmp_6_i_i [4/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 66>: 7.26ns
ST_66: tmp_4_i_i [2/5] 7.26ns
:11  %tmp_4_i_i = fsub float %tmp_1_i_i, %tmp_3_i_i

ST_66: tmp_6_i_i [3/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 67>: 7.26ns
ST_67: tmp_4_i_i [1/5] 7.26ns
:11  %tmp_4_i_i = fsub float %tmp_1_i_i, %tmp_3_i_i

ST_67: tmp_6_i_i [2/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 68>: 6.08ns
ST_68: tmp_6_i_i [1/16] 6.08ns
:13  %tmp_6_i_i = fdiv float 0x3FFB9D3460000000, %tmp_5_i_i


 <State 69>: 7.26ns
ST_69: tmp_7_i_i [5/5] 7.26ns
:14  %tmp_7_i_i = fsub float %tmp_4_i_i, %tmp_6_i_i


 <State 70>: 7.26ns
ST_70: tmp_7_i_i [4/5] 7.26ns
:14  %tmp_7_i_i = fsub float %tmp_4_i_i, %tmp_6_i_i


 <State 71>: 7.26ns
ST_71: tmp_7_i_i [3/5] 7.26ns
:14  %tmp_7_i_i = fsub float %tmp_4_i_i, %tmp_6_i_i


 <State 72>: 7.26ns
ST_72: tmp_7_i_i [2/5] 7.26ns
:14  %tmp_7_i_i = fsub float %tmp_4_i_i, %tmp_6_i_i


 <State 73>: 7.26ns
ST_73: tmp_7_i_i [1/5] 7.26ns
:14  %tmp_7_i_i = fsub float %tmp_4_i_i, %tmp_6_i_i


 <State 74>: 5.70ns
ST_74: tmp_i [4/4] 5.70ns
:15  %tmp_i = fmul float %tmp_7_i_i, 0x3FE62E4300000000


 <State 75>: 5.70ns
ST_75: tmp_i [3/4] 5.70ns
:15  %tmp_i = fmul float %tmp_7_i_i, 0x3FE62E4300000000


 <State 76>: 5.70ns
ST_76: tmp_i [2/4] 5.70ns
:15  %tmp_i = fmul float %tmp_7_i_i, 0x3FE62E4300000000


 <State 77>: 5.70ns
ST_77: tmp_i [1/4] 5.70ns
:15  %tmp_i = fmul float %tmp_7_i_i, 0x3FE62E4300000000


 <State 78>: 7.12ns
ST_78: tmp_81 [1/1] 5.55ns
:16  %tmp_81 = fpext float %tmp_i to double

ST_78: stg_331 [1/1] 1.57ns
:17  br label %13


 <State 79>: 2.71ns
ST_79: storemerge [1/1] 0.00ns
:0  %storemerge = phi double [ %tmp_81, %12 ], [ 0.000000e+00, %11 ]

ST_79: stg_333 [1/1] 2.71ns
:1  store double %storemerge, double* %e_addr_1, align 8

ST_79: stg_334 [1/1] 0.00ns
:2  br label %.preheader


 <State 80>: 3.25ns
ST_80: k_i [1/1] 0.00ns
.preheader2:0  %k_i = phi i4 [ %k, %17 ], [ 0, %.preheader2.preheader ]

ST_80: phi_mul [1/1] 0.00ns
.preheader2:1  %phi_mul = phi i9 [ %next_mul, %17 ], [ 0, %.preheader2.preheader ]

ST_80: next_mul [1/1] 1.84ns
.preheader2:2  %next_mul = add i9 %phi_mul, 26

ST_80: exitcond4_i [1/1] 1.88ns
.preheader2:3  %exitcond4_i = icmp eq i4 %k_i, -2

ST_80: empty_28 [1/1] 0.00ns
.preheader2:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

ST_80: k [1/1] 0.80ns
.preheader2:5  %k = add i4 %k_i, 1

ST_80: stg_341 [1/1] 0.00ns
.preheader2:6  br i1 %exitcond4_i, label %dct_ii.exit, label %14

ST_80: tmp_i1 [1/1] 1.88ns
:0  %tmp_i1 = icmp eq i4 %k_i, 0

ST_80: s [1/1] 1.37ns
:1  %s = select i1 %tmp_i1, double 0x3FE6A09E667F3BD1, double 1.000000e+00

ST_80: tmp_27_i_trn2_cast [1/1] 0.00ns
:2  %tmp_27_i_trn2_cast = zext i4 %k_i to i12

ST_80: stg_345 [1/1] 1.57ns
:3  br label %15

ST_80: stg_346 [1/1] 0.00ns
dct_ii.exit:0  ret void


 <State 81>: 8.95ns
ST_81: sum_i [1/1] 0.00ns
:0  %sum_i = phi double [ 0.000000e+00, %14 ], [ %sum, %16 ]

ST_81: n_i [1/1] 0.00ns
:1  %n_i = phi i5 [ 0, %14 ], [ %n, %16 ]

ST_81: exitcond_i [1/1] 1.91ns
:2  %exitcond_i = icmp eq i5 %n_i, -6

ST_81: empty_29 [1/1] 0.00ns
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

ST_81: n [1/1] 1.72ns
:4  %n = add i5 %n_i, 1

ST_81: stg_352 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %17, label %16

ST_81: tmp_29_i [1/1] 0.00ns
:0  %tmp_29_i = zext i5 %n_i to i64

ST_81: e_addr_3 [1/1] 0.00ns
:1  %e_addr_3 = getelementptr [26 x double]* @e, i64 0, i64 %tmp_29_i

ST_81: e_load_3 [2/2] 2.71ns
:2  %e_load_3 = load double* %e_addr_3, align 8

ST_81: tmp_29_i_trn_cast [1/1] 0.00ns
:4  %tmp_29_i_trn_cast = zext i5 %n_i to i9

ST_81: dctMatrix_addr4 [1/1] 1.84ns
:5  %dctMatrix_addr4 = add i9 %tmp_29_i_trn_cast, %phi_mul

ST_81: tmp_32_i [6/6] 8.95ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E

ST_81: p_addr1 [1/1] 1.84ns
:1  %p_addr1 = add i12 %p_addr_cast, %tmp_27_i_trn2_cast


 <State 82>: 2.71ns
ST_82: e_load_3 [1/2] 2.71ns
:2  %e_load_3 = load double* %e_addr_3, align 8


 <State 83>: 8.95ns
ST_83: tmp_30_i [6/6] 8.95ns
:3  %tmp_30_i = fmul double %s, %e_load_3


 <State 84>: 7.79ns
ST_84: tmp_30_i [5/6] 7.79ns
:3  %tmp_30_i = fmul double %s, %e_load_3


 <State 85>: 7.79ns
ST_85: tmp_30_i [4/6] 7.79ns
:3  %tmp_30_i = fmul double %s, %e_load_3


 <State 86>: 7.79ns
ST_86: tmp_30_i [3/6] 7.79ns
:3  %tmp_30_i = fmul double %s, %e_load_3


 <State 87>: 7.79ns
ST_87: tmp_30_i [2/6] 7.79ns
:3  %tmp_30_i = fmul double %s, %e_load_3

ST_87: tmp_58 [1/1] 0.00ns
:6  %tmp_58 = zext i9 %dctMatrix_addr4 to i64

ST_87: dctMatrix_addr [1/1] 0.00ns
:7  %dctMatrix_addr = getelementptr [676 x double]* @dctMatrix, i64 0, i64 %tmp_58

ST_87: dctMatrix_load [2/2] 2.39ns
:8  %dctMatrix_load = load double* %dctMatrix_addr, align 8


 <State 88>: 7.79ns
ST_88: tmp_30_i [1/6] 7.79ns
:3  %tmp_30_i = fmul double %s, %e_load_3

ST_88: dctMatrix_load [1/2] 2.39ns
:8  %dctMatrix_load = load double* %dctMatrix_addr, align 8


 <State 89>: 8.95ns
ST_89: tmp_31_i [6/6] 8.95ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 90>: 7.79ns
ST_90: tmp_31_i [5/6] 7.79ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 91>: 7.79ns
ST_91: tmp_31_i [4/6] 7.79ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 92>: 7.79ns
ST_92: tmp_31_i [3/6] 7.79ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 93>: 7.79ns
ST_93: tmp_31_i [2/6] 7.79ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 94>: 7.79ns
ST_94: tmp_31_i [1/6] 7.79ns
:9  %tmp_31_i = fmul double %tmp_30_i, %dctMatrix_load


 <State 95>: 8.23ns
ST_95: sum [5/5] 8.23ns
:10  %sum = fadd double %sum_i, %tmp_31_i


 <State 96>: 8.23ns
ST_96: sum [4/5] 8.23ns
:10  %sum = fadd double %sum_i, %tmp_31_i


 <State 97>: 8.23ns
ST_97: sum [3/5] 8.23ns
:10  %sum = fadd double %sum_i, %tmp_31_i


 <State 98>: 8.23ns
ST_98: sum [2/5] 8.23ns
:10  %sum = fadd double %sum_i, %tmp_31_i


 <State 99>: 8.23ns
ST_99: sum [1/5] 8.23ns
:10  %sum = fadd double %sum_i, %tmp_31_i

ST_99: stg_382 [1/1] 0.00ns
:11  br label %15


 <State 100>: 7.79ns
ST_100: tmp_32_i [5/6] 7.79ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E


 <State 101>: 7.79ns
ST_101: tmp_32_i [4/6] 7.79ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E


 <State 102>: 7.79ns
ST_102: tmp_32_i [3/6] 7.79ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E


 <State 103>: 7.79ns
ST_103: tmp_32_i [2/6] 7.79ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E


 <State 104>: 7.79ns
ST_104: tmp_32_i [1/6] 7.79ns
:0  %tmp_32_i = fmul double %sum_i, 0x3FD1C01AA03BE89E


 <State 105>: 2.71ns
ST_105: p_addr1_cast [1/1] 0.00ns
:2  %p_addr1_cast = sext i12 %p_addr1 to i32

ST_105: tmp_57 [1/1] 0.00ns
:3  %tmp_57 = zext i32 %p_addr1_cast to i64

ST_105: ret_addr [1/1] 0.00ns
:4  %ret_addr = getelementptr [882 x double]* %ret, i64 0, i64 %tmp_57

ST_105: stg_391 [1/1] 2.71ns
:5  store double %tmp_32_i, double* %ret_addr, align 8

ST_105: stg_392 [1/1] 0.00ns
:6  br label %.preheader2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2fc7f0b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x2fc7fe40; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2fc809d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputSound]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2fc81850; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x2fc81e20; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ cosVec]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x2fc823f0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sinVec]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x2fc829c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x2fc82f90; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ e]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0x2fc83560; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mell]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x2fc83b30; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dctMatrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x2fc84100; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
sp_read               (read             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_108               (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (phi              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast7               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4             (icmp             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                   (add              ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_114               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputSound_addr       (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputSound_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr                (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_124               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_4              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_128               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_129               (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_130               (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_131               (br               ) [ 0000111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                   (phi              ) [ 0000011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3             (icmp             ) [ 0000011111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_24              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                   (add              ) [ 0000111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_136               (br               ) [ 0000011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_5              (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_addr_6              (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load                (load             ) [ 0000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_load_2              (load             ) [ 0000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67                (dmul             ) [ 0000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70                (dmul             ) [ 0000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71                (dadd             ) [ 0000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_72                (dmul             ) [ 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_addr                (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_172               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_173               (br               ) [ 0000111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                   (phi              ) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2             (icmp             ) [ 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_25              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                   (add              ) [ 0000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_178               (br               ) [ 0000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000]
tmp_74                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr                (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_181               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_182               (br               ) [ 0000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                   (phi              ) [ 0000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000]
mellIdx               (phi              ) [ 0000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
i_3_cast              (zext             ) [ 0000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000]
exitcond1             (icmp             ) [ 0000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
empty_26              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_9                   (add              ) [ 0000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000]
stg_189               (br               ) [ 0000000000000000000000000011111111111111111111111111111111111111111111111111111100000000000000000000000000]
tmp_75                (sext             ) [ 0000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr             (getelementptr    ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load             (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_cast_cast   (zext             ) [ 0000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76                (icmp             ) [ 0000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
stg_197               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_addr_1              (getelementptr    ) [ 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
d_load                (load             ) [ 0000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
e_load                (load             ) [ 0000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_79                (dadd             ) [ 0000000000000000000000000011000000111111111100000000000000000000000000000000000000000000000000000000000000]
stg_209               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_210               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80                (icmp             ) [ 0000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
stg_212               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_83                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr_1           (getelementptr    ) [ 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_1           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_1_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_84                (icmp             ) [ 0000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000]
stg_220               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_addr_2              (getelementptr    ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
e_addr_2              (getelementptr    ) [ 0000000000000000000000000011111111101111111100000000000000000000000000000000000000000000000000000000000000]
d_load_1              (load             ) [ 0000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
e_load_2              (load             ) [ 0000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
tmp_86                (dadd             ) [ 0000000000000000000000000011111111110000001100000000000000000000000000000000000000000000000000000000000000]
stg_233               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_234               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mellIdx_1             (add              ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
tmp_87                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_addr_2           (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
mell_load_2           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mell_load_2_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mellIdx             (select           ) [ 0000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000]
stg_243               (br               ) [ 0000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000]
i_4                   (phi              ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
exitcond              (icmp             ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000]
empty_27              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_8                   (add              ) [ 0000000000000000000000000010000000000000000011111111111111111111111111111111111100000000000000000000000000]
stg_248               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr_1              (getelementptr    ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000]
tmp_55                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl5_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_addr                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_addr_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
stg_258               (br               ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111]
e_load_1              (load             ) [ 0000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
tmp_46                (dcmp             ) [ 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
e_load_1_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47                (and              ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000]
stg_268               (br               ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000]
x_assign              (fptrunc          ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
tmp_i_i               (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mx_i_i                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mx_i_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2              (zext             ) [ 0000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
tmp_2_i_i             (bitcast          ) [ 0000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000]
tmp_5_i_i             (fadd             ) [ 0000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000]
y                     (sitofp           ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
y_1                   (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
tmp_1_i_i             (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_3_i_i             (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
tmp_4_i_i             (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_6_i_i             (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
tmp_7_i_i             (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000]
tmp_i                 (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
tmp_81                (fpext            ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000]
stg_331               (br               ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111100000000000000000000000000]
storemerge            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
stg_333               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_334               (br               ) [ 0000000000000000000000000010000000000000000011111111111111111111111111111111111100000000000000000000000000]
k_i                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
phi_mul               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111000000]
next_mul              (add              ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111]
exitcond4_i           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
empty_28              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111]
stg_341               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000]
tmp_27_i_trn2_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000]
stg_345               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
stg_346               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_i                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110]
n_i                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
exitcond_i            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
empty_29              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
stg_352               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_i              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_addr_3              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
tmp_29_i_trn_cast     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dctMatrix_addr4       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000]
p_addr1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
e_load_3              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000]
tmp_58                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dctMatrix_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_30_i              (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000]
dctMatrix_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000]
tmp_31_i              (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
sum                   (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
stg_382               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
tmp_32_i              (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
p_addr1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_391               (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_392               (br               ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ret">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputSound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputSound"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cosVec">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sinVec">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinVec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="e">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mell">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mell"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dctMatrix">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dctMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voicerec_FFT"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i7.i23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sp_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="13" slack="0"/>
<pin id="115" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sp_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputSound_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="13" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputSound_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputSound_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="9" slack="0"/>
<pin id="134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="3" bw="9" slack="0"/>
<pin id="151" dir="0" index="4" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
<pin id="152" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_124/3 stg_128/3 c_load/5 c_load_2/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="c_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_5/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="c_addr_6_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_6/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="d_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/24 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_172/24 d_load/27 d_load_1/35 "/>
</bind>
</comp>

<comp id="183" class="1004" name="e_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr/25 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_181/25 e_load/27 stg_209/34 e_load_2/35 stg_233/42 e_load_1/44 stg_333/79 e_load_3/81 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mell_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr/26 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mell_load/26 mell_load_1/34 mell_load_2/42 "/>
</bind>
</comp>

<comp id="208" class="1004" name="d_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_1/27 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mell_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr_1/34 "/>
</bind>
</comp>

<comp id="225" class="1004" name="d_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr_2/35 "/>
</bind>
</comp>

<comp id="233" class="1004" name="e_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="9"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_2/35 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mell_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mell_addr_2/42 "/>
</bind>
</comp>

<comp id="249" class="1004" name="e_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_1/44 "/>
</bind>
</comp>

<comp id="257" class="1004" name="e_addr_3_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr_3/81 "/>
</bind>
</comp>

<comp id="265" class="1004" name="dctMatrix_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dctMatrix_addr/87 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dctMatrix_load/87 "/>
</bind>
</comp>

<comp id="277" class="1004" name="ret_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ret_addr/105 "/>
</bind>
</comp>

<comp id="284" class="1004" name="stg_391_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_391/105 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="1"/>
<pin id="291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="9" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="1"/>
<pin id="303" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_1_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_2_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/25 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/26 "/>
</bind>
</comp>

<comp id="336" class="1005" name="mellIdx_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mellIdx (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="mellIdx_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mellIdx/26 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_4_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_4_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/44 "/>
</bind>
</comp>

<comp id="359" class="1005" name="storemerge_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="32"/>
<pin id="361" dir="1" index="1" bw="64" slack="32"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="storemerge_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="64" slack="32"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/79 "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="k_i_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/80 "/>
</bind>
</comp>

<comp id="382" class="1005" name="phi_mul_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="1"/>
<pin id="384" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="phi_mul_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/80 "/>
</bind>
</comp>

<comp id="394" class="1005" name="sum_i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_i (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="sum_i_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="64" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_i/81 "/>
</bind>
</comp>

<comp id="406" class="1005" name="n_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="n_i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_i/81 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_voicerec_FFT_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="0" index="2" bw="64" slack="0"/>
<pin id="421" dir="0" index="3" bw="64" slack="0"/>
<pin id="422" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_119/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_5_i_i/48 tmp_1_i_i/58 tmp_4_i_i/63 tmp_7_i_i/69 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_1/54 tmp_3_i_i/59 tmp_i/74 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6_i_i/53 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="y/48 "/>
</bind>
</comp>

<comp id="448" class="1004" name="x_assign_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="x_assign/47 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_81_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_81/78 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="0" index="1" bw="64" slack="1"/>
<pin id="457" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_71/13 tmp_79/29 tmp_86/37 sum/95 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_67/7 tmp_72/18 tmp_32_i/81 tmp_30_i/83 tmp_31_i/89 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="0" index="1" bw="64" slack="1"/>
<pin id="466" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_46_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_46/46 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="8"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/34 mellIdx_1/42 "/>
</bind>
</comp>

<comp id="481" class="1005" name="reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 tmp_72 tmp_30_i tmp_31_i tmp_32_i "/>
</bind>
</comp>

<comp id="490" class="1005" name="reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 tmp_79 sum "/>
</bind>
</comp>

<comp id="497" class="1005" name="reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_load d_load_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_load e_load_2 e_load_1 e_load_3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i tmp_7_i_i "/>
</bind>
</comp>

<comp id="516" class="1005" name="reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 tmp_3_i_i tmp_i "/>
</bind>
</comp>

<comp id="523" class="1005" name="reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i tmp_4_i_i "/>
</bind>
</comp>

<comp id="528" class="1004" name="i_cast7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="exitcond4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="i_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="1"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_33_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_63_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_64_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="0" index="1" bw="9" slack="0"/>
<pin id="568" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_65_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="exitcond3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_34_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_66_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_68_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_69_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_73_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="19"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/24 "/>
</bind>
</comp>

<comp id="615" class="1004" name="exitcond2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/25 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/25 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_74_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/25 "/>
</bind>
</comp>

<comp id="632" class="1004" name="i_3_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/26 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="0" index="1" bw="9" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/26 "/>
</bind>
</comp>

<comp id="642" class="1004" name="i_9_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/26 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_75_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_75/26 "/>
</bind>
</comp>

<comp id="653" class="1004" name="mell_load_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_cast/27 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mell_load_cast_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_cast_cast/27 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_76_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="1"/>
<pin id="663" dir="0" index="1" bw="9" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_76/27 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_78_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78/27 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_80_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="8"/>
<pin id="673" dir="0" index="1" bw="9" slack="7"/>
<pin id="674" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/34 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_83_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_83/34 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mell_load_1_cast_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_1_cast_cast/35 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_84_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="9"/>
<pin id="687" dir="0" index="1" bw="9" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84/35 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_85_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="9"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85/35 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_87_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_87/42 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mell_load_2_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mell_load_2_cast/43 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_88_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="17"/>
<pin id="707" dir="0" index="1" bw="9" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/43 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_mellIdx_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="0" index="2" bw="32" slack="17"/>
<pin id="714" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mellIdx/43 "/>
</bind>
</comp>

<comp id="717" class="1004" name="exitcond_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="0" index="1" bw="5" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/44 "/>
</bind>
</comp>

<comp id="723" class="1004" name="i_8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/44 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_77_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/44 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_55_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="6"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/44 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_shl_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/44 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_56_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="6" slack="6"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/44 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_shl5_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/44 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_addr_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr/44 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_addr_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr_cast/44 "/>
</bind>
</comp>

<comp id="766" class="1004" name="e_load_1_to_int_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="2"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="e_load_1_to_int/47 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_43_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="0" index="1" bw="64" slack="0"/>
<pin id="773" dir="0" index="2" bw="7" slack="0"/>
<pin id="774" dir="0" index="3" bw="7" slack="0"/>
<pin id="775" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/47 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_35_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="0"/>
<pin id="782" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/47 "/>
</bind>
</comp>

<comp id="784" class="1004" name="notlhs_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="11" slack="0"/>
<pin id="786" dir="0" index="1" bw="11" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/47 "/>
</bind>
</comp>

<comp id="790" class="1004" name="notrhs_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="52" slack="0"/>
<pin id="792" dir="0" index="1" bw="52" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/47 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_45_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/47 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_47_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="1"/>
<pin id="805" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/47 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_i_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i_i/48 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_36_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/48 "/>
</bind>
</comp>

<comp id="814" class="1004" name="mx_i_i_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="30" slack="0"/>
<pin id="816" dir="0" index="1" bw="2" slack="0"/>
<pin id="817" dir="0" index="2" bw="23" slack="0"/>
<pin id="818" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mx_i_i/48 "/>
</bind>
</comp>

<comp id="822" class="1004" name="mx_i_i_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="30" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mx_i_i_cast/48 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_i_i2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i2/48 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_2_i_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="30" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_2_i_i/48 "/>
</bind>
</comp>

<comp id="836" class="1004" name="next_mul_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="6" slack="0"/>
<pin id="839" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/80 "/>
</bind>
</comp>

<comp id="842" class="1004" name="exitcond4_i_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="0" index="1" bw="4" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/80 "/>
</bind>
</comp>

<comp id="848" class="1004" name="k_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/80 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_i1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="0" index="1" bw="4" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/80 "/>
</bind>
</comp>

<comp id="860" class="1004" name="s_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="64" slack="0"/>
<pin id="863" dir="0" index="2" bw="64" slack="0"/>
<pin id="864" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s/80 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_27_i_trn2_cast_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="0"/>
<pin id="870" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_i_trn2_cast/80 "/>
</bind>
</comp>

<comp id="872" class="1004" name="exitcond_i_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="0"/>
<pin id="874" dir="0" index="1" bw="5" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/81 "/>
</bind>
</comp>

<comp id="878" class="1004" name="n_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/81 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_29_i_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/81 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_29_i_trn_cast_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i_trn_cast/81 "/>
</bind>
</comp>

<comp id="893" class="1004" name="dctMatrix_addr4_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="0" index="1" bw="9" slack="1"/>
<pin id="896" dir="1" index="2" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dctMatrix_addr4/81 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_addr1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="11" slack="2"/>
<pin id="901" dir="0" index="1" bw="4" slack="1"/>
<pin id="902" dir="1" index="2" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/81 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_58_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="9" slack="6"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/87 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_addr1_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="6"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr1_cast/105 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_57_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="12" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/105 "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_read_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="6"/>
<pin id="917" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="sp_read_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="13" slack="1"/>
<pin id="923" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sp_read "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_5_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="9" slack="0"/>
<pin id="931" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="934" class="1005" name="inputSound_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="13" slack="1"/>
<pin id="936" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="inputSound_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="i_6_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="9" slack="0"/>
<pin id="944" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="947" class="1005" name="c_addr_5_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="1"/>
<pin id="949" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_5 "/>
</bind>
</comp>

<comp id="952" class="1005" name="c_addr_6_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="1"/>
<pin id="954" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_6 "/>
</bind>
</comp>

<comp id="957" class="1005" name="c_load_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="1"/>
<pin id="959" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="963" class="1005" name="c_load_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="1"/>
<pin id="965" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_70_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="1"/>
<pin id="971" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="977" class="1005" name="i_7_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="982" class="1005" name="i_3_cast_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="1"/>
<pin id="984" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast "/>
</bind>
</comp>

<comp id="991" class="1005" name="i_9_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="9" slack="0"/>
<pin id="993" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_75_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="9"/>
<pin id="998" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="mell_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="mell_load_cast_cast_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="9" slack="7"/>
<pin id="1008" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="mell_load_cast_cast "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_76_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="7"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="d_addr_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="1"/>
<pin id="1017" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_80_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="8"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mell_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="1"/>
<pin id="1026" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_84_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="7"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="d_addr_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_addr_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="e_addr_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="1"/>
<pin id="1040" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_86_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="1"/>
<pin id="1045" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mellIdx_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mellIdx_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="mell_addr_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="1"/>
<pin id="1055" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mell_addr_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="p_mellIdx_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mellIdx "/>
</bind>
</comp>

<comp id="1066" class="1005" name="i_8_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="0"/>
<pin id="1068" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="e_addr_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="5" slack="1"/>
<pin id="1073" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="p_addr_cast_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="12" slack="2"/>
<pin id="1078" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_46_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="x_assign_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_i_i2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="1"/>
<pin id="1096" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_2_i_i_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i "/>
</bind>
</comp>

<comp id="1105" class="1005" name="y_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_6_i_i_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_81_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="1"/>
<pin id="1117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="next_mul_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="0"/>
<pin id="1122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1128" class="1005" name="k_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="0"/>
<pin id="1130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1133" class="1005" name="s_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="64" slack="3"/>
<pin id="1135" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_27_i_trn2_cast_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="12" slack="1"/>
<pin id="1140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_trn2_cast "/>
</bind>
</comp>

<comp id="1146" class="1005" name="n_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="0"/>
<pin id="1148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1151" class="1005" name="e_addr_3_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="5" slack="1"/>
<pin id="1153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="e_addr_3 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="dctMatrix_addr4_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="6"/>
<pin id="1158" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="dctMatrix_addr4 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="p_addr1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="12" slack="6"/>
<pin id="1163" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="p_addr1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="dctMatrix_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="1"/>
<pin id="1168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dctMatrix_addr "/>
</bind>
</comp>

<comp id="1171" class="1005" name="dctMatrix_load_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="64" slack="1"/>
<pin id="1173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dctMatrix_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="125" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="137" pin=3"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="137" pin=3"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="431"><net_src comp="80" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="432"><net_src comp="86" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="438"><net_src comp="88" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="90" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="458"><net_src comp="394" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="398" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="104" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="336" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="459" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="493"><net_src comp="454" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="500"><net_src comp="178" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="505"><net_src comp="190" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="513"><net_src comp="427" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="519"><net_src comp="433" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="526"><net_src comp="427" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="531"><net_src comp="293" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="293" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="293" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="528" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="558"><net_src comp="289" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="569"><net_src comp="554" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="34" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="580"><net_src comp="305" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="305" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="34" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="305" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="34" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="603"><net_src comp="588" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="34" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="613"><net_src comp="301" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="619"><net_src comp="317" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="46" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="317" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="317" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="635"><net_src comp="328" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="328" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="328" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="34" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="340" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="656"><net_src comp="203" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="203" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="653" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="324" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="675"><net_src comp="324" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="475" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="684"><net_src comp="203" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="324" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="324" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="699"><net_src comp="475" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="704"><net_src comp="203" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="336" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="352" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="46" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="352" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="50" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="352" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="739"><net_src comp="58" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="60" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="734" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="62" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="64" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="755"><net_src comp="745" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="741" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="502" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="776"><net_src comp="66" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="68" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="70" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="783"><net_src comp="766" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="770" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="72" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="780" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="76" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="78" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="807" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="834"><net_src comp="822" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="840"><net_src comp="386" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="92" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="375" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="94" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="375" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="98" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="375" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="60" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="100" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="102" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="375" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="410" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="46" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="410" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="50" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="410" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="892"><net_src comp="410" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="382" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="906"><net_src comp="903" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="918"><net_src comp="106" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="924"><net_src comp="112" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="932"><net_src comp="538" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="937"><net_src comp="118" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="945"><net_src comp="582" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="950"><net_src comp="155" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="955"><net_src comp="163" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="960"><net_src comp="137" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="966"><net_src comp="137" pin="5"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="972"><net_src comp="463" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="980"><net_src comp="621" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="985"><net_src comp="632" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="994"><net_src comp="642" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="999"><net_src comp="648" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1004"><net_src comp="196" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1009"><net_src comp="657" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1014"><net_src comp="661" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="208" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1023"><net_src comp="671" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="217" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1032"><net_src comp="685" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="225" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1041"><net_src comp="233" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1046"><net_src comp="454" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1051"><net_src comp="475" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1056"><net_src comp="241" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1061"><net_src comp="710" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1069"><net_src comp="723" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1074"><net_src comp="249" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1079"><net_src comp="762" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1084"><net_src comp="470" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1092"><net_src comp="448" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1097"><net_src comp="826" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1102"><net_src comp="831" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1108"><net_src comp="445" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1113"><net_src comp="440" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1118"><net_src comp="451" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1123"><net_src comp="836" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1131"><net_src comp="848" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1136"><net_src comp="860" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1141"><net_src comp="868" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1149"><net_src comp="878" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1154"><net_src comp="257" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1159"><net_src comp="893" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1164"><net_src comp="899" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1169"><net_src comp="265" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1174"><net_src comp="272" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="459" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ret | {}
	Port: c | {}
	Port: cosVec | {}
	Port: sinVec | {}
	Port: d | {}
	Port: e | {}
	Port: mell | {}
	Port: dctMatrix | {}
  - Chain level:
	State 1
	State 2
		i_cast7 : 1
		exitcond4 : 1
		i_5 : 1
		stg_114 : 2
		tmp1 : 2
		tmp_s : 3
		inputSound_addr : 4
		inputSound_load : 5
	State 3
		c_addr : 1
		stg_124 : 2
		c_addr_4 : 1
		stg_128 : 2
	State 4
	State 5
		exitcond3 : 1
		i_6 : 1
		stg_136 : 2
		tmp_34 : 1
		tmp_66 : 1
		c_addr_5 : 2
		c_load : 3
		tmp_68 : 1
		tmp_69 : 1
		c_addr_6 : 2
		c_load_2 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		d_addr : 1
		stg_172 : 2
	State 25
		exitcond2 : 1
		i_7 : 1
		stg_178 : 2
		tmp_74 : 1
		e_addr : 2
		stg_181 : 3
	State 26
		i_3_cast : 1
		exitcond1 : 1
		i_9 : 1
		stg_189 : 2
		tmp_75 : 1
		mell_addr : 2
		mell_load : 3
	State 27
		mell_load_cast : 1
		mell_load_cast_cast : 1
		tmp_76 : 2
		stg_197 : 3
		d_addr_1 : 1
		d_load : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		stg_212 : 1
		tmp_83 : 1
		mell_addr_1 : 2
		mell_load_1 : 3
	State 35
		mell_load_1_cast_cast : 1
		tmp_84 : 2
		stg_220 : 3
		d_addr_2 : 1
		d_load_1 : 2
		e_load_2 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		tmp_87 : 1
		mell_addr_2 : 2
		mell_load_2 : 3
	State 43
		mell_load_2_cast : 1
		tmp_88 : 2
		p_mellIdx : 3
	State 44
		exitcond : 1
		i_8 : 1
		stg_248 : 2
		tmp_77 : 1
		e_addr_1 : 2
		e_load_1 : 3
		p_shl_cast : 1
		p_shl5_cast : 1
		p_addr : 2
		p_addr_cast : 3
	State 45
	State 46
	State 47
		tmp_43 : 1
		tmp_35 : 1
		notlhs : 2
		notrhs : 2
		tmp_45 : 3
		tmp_47 : 3
		stg_268 : 3
	State 48
		tmp_36 : 1
		mx_i_i : 2
		mx_i_i_cast : 3
		tmp_i_i2 : 1
		y : 2
		tmp_2_i_i : 4
		tmp_5_i_i : 5
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		stg_333 : 1
	State 80
		next_mul : 1
		exitcond4_i : 1
		k : 1
		stg_341 : 2
		tmp_i1 : 1
		s : 2
		tmp_27_i_trn2_cast : 1
	State 81
		exitcond_i : 1
		n : 1
		stg_352 : 2
		tmp_29_i : 1
		e_addr_3 : 2
		e_load_3 : 3
		tmp_29_i_trn_cast : 1
		dctMatrix_addr4 : 2
		tmp_32_i : 1
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		dctMatrix_addr : 1
		dctMatrix_load : 2
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		tmp_57 : 1
		ret_addr : 2
		stg_391 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |    grp_voicerec_FFT_fu_417   |    50   |  36.869 |   4047  |   6323  |
|----------|------------------------------|---------|---------|---------|---------|
|   dmul   |          grp_fu_459          |    11   |    0    |   317   |   578   |
|          |          grp_fu_463          |    11   |    0    |   317   |   578   |
|----------|------------------------------|---------|---------|---------|---------|
|   fdiv   |          grp_fu_440          |    0    |    0    |   761   |   994   |
|----------|------------------------------|---------|---------|---------|---------|
|   dadd   |          grp_fu_454          |    3    |    0    |   445   |   1149  |
|----------|------------------------------|---------|---------|---------|---------|
|  sitofp  |          grp_fu_445          |    0    |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|---------|
|   dcmp   |         tmp_46_fu_470        |    0    |    0    |   130   |   469   |
|----------|------------------------------|---------|---------|---------|---------|
|   fadd   |          grp_fu_427          |    2    |    0    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|---------|
|   fmul   |          grp_fu_433          |    3    |    0    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|---------|
|  fptrunc |        x_assign_fu_448       |    0    |    0    |   128   |   277   |
|----------|------------------------------|---------|---------|---------|---------|
|   fpext  |         tmp_81_fu_451        |    0    |    0    |   100   |   138   |
|----------|------------------------------|---------|---------|---------|---------|
|          |          grp_fu_475          |    0    |    0    |    0    |    32   |
|          |          i_5_fu_538          |    0    |    0    |    0    |    9    |
|          |          tmp1_fu_544         |    0    |    0    |    0    |    13   |
|          |          i_6_fu_582          |    0    |    0    |    0    |    9    |
|          |          i_7_fu_621          |    0    |    0    |    0    |    5    |
|    add   |          i_9_fu_642          |    0    |    0    |    0    |    9    |
|          |          i_8_fu_723          |    0    |    0    |    0    |    5    |
|          |        next_mul_fu_836       |    0    |    0    |    0    |    9    |
|          |           k_fu_848           |    0    |    0    |    0    |    4    |
|          |           n_fu_878           |    0    |    0    |    0    |    5    |
|          |    dctMatrix_addr4_fu_893    |    0    |    0    |    0    |    9    |
|          |        p_addr1_fu_899        |    0    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |       p_mellIdx_fu_710       |    0    |    0    |    0    |    32   |
|          |           s_fu_860           |    0    |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       exitcond4_fu_532       |    0    |    0    |    0    |    3    |
|          |       exitcond3_fu_576       |    0    |    0    |    0    |    3    |
|          |       exitcond2_fu_615       |    0    |    0    |    0    |    2    |
|          |       exitcond1_fu_636       |    0    |    0    |    0    |    3    |
|          |         tmp_76_fu_661        |    0    |    0    |    0    |    3    |
|          |         tmp_80_fu_671        |    0    |    0    |    0    |    3    |
|   icmp   |         tmp_84_fu_685        |    0    |    0    |    0    |    3    |
|          |         tmp_88_fu_705        |    0    |    0    |    0    |    3    |
|          |        exitcond_fu_717       |    0    |    0    |    0    |    2    |
|          |         notlhs_fu_784        |    0    |    0    |    0    |    4    |
|          |         notrhs_fu_790        |    0    |    0    |    0    |    18   |
|          |      exitcond4_i_fu_842      |    0    |    0    |    0    |    2    |
|          |         tmp_i1_fu_854        |    0    |    0    |    0    |    2    |
|          |       exitcond_i_fu_872      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    sub   |         p_addr_fu_756        |    0    |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_64_fu_565        |    0    |    0    |    0    |    0    |
|    or    |         tmp_68_fu_599        |    0    |    0    |    0    |    0    |
|          |         tmp_45_fu_796        |    0    |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|---------|
|    and   |         tmp_47_fu_802        |    0    |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |     tmp_read_read_fu_106     |    0    |    0    |    0    |    0    |
|          |      sp_read_read_fu_112     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |        i_cast7_fu_528        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_549         |    0    |    0    |    0    |    0    |
|          |         tmp_63_fu_560        |    0    |    0    |    0    |    0    |
|          |         tmp_65_fu_571        |    0    |    0    |    0    |    0    |
|          |         tmp_66_fu_594        |    0    |    0    |    0    |    0    |
|          |         tmp_69_fu_605        |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_610        |    0    |    0    |    0    |    0    |
|          |         tmp_74_fu_627        |    0    |    0    |    0    |    0    |
|          |        i_3_cast_fu_632       |    0    |    0    |    0    |    0    |
|          |     mell_load_cast_fu_653    |    0    |    0    |    0    |    0    |
|          |  mell_load_cast_cast_fu_657  |    0    |    0    |    0    |    0    |
|          |         tmp_78_fu_666        |    0    |    0    |    0    |    0    |
|   zext   | mell_load_1_cast_cast_fu_681 |    0    |    0    |    0    |    0    |
|          |         tmp_85_fu_691        |    0    |    0    |    0    |    0    |
|          |    mell_load_2_cast_fu_701   |    0    |    0    |    0    |    0    |
|          |         tmp_77_fu_729        |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_741      |    0    |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_752      |    0    |    0    |    0    |    0    |
|          |      mx_i_i_cast_fu_822      |    0    |    0    |    0    |    0    |
|          |        tmp_i_i2_fu_826       |    0    |    0    |    0    |    0    |
|          |   tmp_27_i_trn2_cast_fu_868  |    0    |    0    |    0    |    0    |
|          |        tmp_29_i_fu_884       |    0    |    0    |    0    |    0    |
|          |   tmp_29_i_trn_cast_fu_889   |    0    |    0    |    0    |    0    |
|          |         tmp_58_fu_903        |    0    |    0    |    0    |    0    |
|          |         tmp_57_fu_910        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|    shl   |         tmp_33_fu_554        |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_588        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_75_fu_648        |    0    |    0    |    0    |    0    |
|          |         tmp_83_fu_676        |    0    |    0    |    0    |    0    |
|   sext   |         tmp_87_fu_696        |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_762      |    0    |    0    |    0    |    0    |
|          |      p_addr1_cast_fu_907     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_55_fu_734        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_56_fu_745        |    0    |    0    |    0    |    0    |
|          |         mx_i_i_fu_814        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|         tmp_43_fu_770        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_35_fu_780        |    0    |    0    |    0    |    0    |
|          |         tmp_36_fu_810        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    80   |  36.869 |   6933  |  12052  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      c_addr_5_reg_947      |    9   |
|      c_addr_6_reg_952      |    9   |
|      c_load_2_reg_963      |   64   |
|       c_load_reg_957       |   64   |
|      d_addr_1_reg_1015     |    8   |
|      d_addr_2_reg_1033     |    8   |
|  dctMatrix_addr4_reg_1156  |    9   |
|   dctMatrix_addr_reg_1166  |   10   |
|   dctMatrix_load_reg_1171  |   64   |
|      e_addr_1_reg_1071     |    5   |
|      e_addr_2_reg_1038     |    5   |
|      e_addr_3_reg_1151     |    5   |
|         i_1_reg_301        |    9   |
|         i_2_reg_313        |    5   |
|      i_3_cast_reg_982      |   10   |
|         i_3_reg_324        |    9   |
|         i_4_reg_348        |    5   |
|         i_5_reg_929        |    9   |
|         i_6_reg_942        |    9   |
|         i_7_reg_977        |    5   |
|        i_8_reg_1066        |    5   |
|         i_9_reg_991        |    9   |
|          i_reg_289         |    9   |
|   inputSound_addr_reg_934  |   13   |
|         k_i_reg_371        |    4   |
|         k_reg_1128         |    4   |
|     mellIdx_1_reg_1048     |   32   |
|       mellIdx_reg_336      |   32   |
|    mell_addr_1_reg_1024    |    5   |
|    mell_addr_2_reg_1053    |    5   |
|     mell_addr_reg_1001     |    5   |
|mell_load_cast_cast_reg_1006|    9   |
|         n_i_reg_406        |    5   |
|         n_reg_1146         |    5   |
|      next_mul_reg_1120     |    9   |
|      p_addr1_reg_1161      |   12   |
|    p_addr_cast_reg_1076    |   12   |
|     p_mellIdx_reg_1058     |   32   |
|       phi_mul_reg_382      |    9   |
|           reg_481          |   64   |
|           reg_490          |   64   |
|           reg_497          |   64   |
|           reg_502          |   64   |
|           reg_510          |   32   |
|           reg_516          |   32   |
|           reg_523          |   32   |
|         s_reg_1133         |   64   |
|       sp_read_reg_921      |   13   |
|     storemerge_reg_359     |   64   |
|        sum_i_reg_394       |   64   |
| tmp_27_i_trn2_cast_reg_1138|   12   |
|     tmp_2_i_i_reg_1099     |   32   |
|       tmp_46_reg_1081      |    1   |
|     tmp_6_i_i_reg_1110     |   32   |
|       tmp_70_reg_969       |   64   |
|       tmp_75_reg_996       |   64   |
|       tmp_76_reg_1011      |    1   |
|       tmp_80_reg_1020      |    1   |
|       tmp_81_reg_1115      |   64   |
|       tmp_84_reg_1029      |    1   |
|       tmp_86_reg_1043      |   64   |
|      tmp_i_i2_reg_1094     |   64   |
|      tmp_read_reg_915      |    6   |
|      x_assign_reg_1089     |   32   |
|         y_reg_1105         |   32   |
+----------------------------+--------+
|            Total           |  1564  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_137 |  p0  |   3  |   9  |   27   ||    9    |
| grp_access_fu_137 |  p3  |   3  |   9  |   27   ||    9    |
| grp_access_fu_178 |  p0  |   5  |   8  |   40   ||    8    |
| grp_access_fu_190 |  p0  |   8  |   5  |   40   ||    10   |
| grp_access_fu_190 |  p1  |   4  |  64  |   256  ||    64   |
| grp_access_fu_203 |  p0  |   6  |   5  |   30   ||    5    |
| grp_access_fu_272 |  p0  |   2  |  10  |   20   ||    10   |
|     i_reg_289     |  p0  |   2  |   9  |   18   ||    9    |
|    i_1_reg_301    |  p0  |   2  |   9  |   18   ||    9    |
|    i_3_reg_324    |  p0  |   2  |   9  |   18   ||    9    |
|  mellIdx_reg_336  |  p0  |   2  |  32  |   64   ||    32   |
|  phi_mul_reg_382  |  p0  |   2  |   9  |   18   ||    9    |
|   sum_i_reg_394   |  p0  |   2  |  64  |   128  ||    64   |
|     grp_fu_427    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_427    |  p1  |   4  |  32  |   128  ||    32   |
|     grp_fu_433    |  p0  |   3  |  32  |   96   ||    32   |
|     grp_fu_433    |  p1  |   3  |  32  |   96   |
|     grp_fu_445    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_454    |  p0  |   3  |  64  |   192  ||    64   |
|     grp_fu_454    |  p1  |   3  |  64  |   192  ||    64   |
|     grp_fu_459    |  p0  |   5  |  64  |   320  ||    64   |
|     grp_fu_459    |  p1  |   5  |  64  |   320  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2266  ||  37.973 ||   644   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |   36   |  6933  |  12052 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   37   |    -   |   644  |
|  Register |    -   |    -   |  1564  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   74   |  8497  |  12696 |
+-----------+--------+--------+--------+--------+
