
*** Running vivado
    with args -log Lab_1_axi_regmap_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_1_axi_regmap_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab_1_axi_regmap_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.cache/ip 
Command: synth_design -top Lab_1_axi_regmap_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 149788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 390.742 ; gain = 98.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_1_axi_regmap_0_1' [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_axi_regmap_0_1/synth/Lab_1_axi_regmap_0_1.vhd:98]
	Parameter WIDTH0 bound to: 32 - type: integer 
	Parameter WIDTH1 bound to: 32 - type: integer 
	Parameter WIDTH2 bound to: 4 - type: integer 
	Parameter WIDTH3 bound to: 1 - type: integer 
	Parameter WIDTH4 bound to: 32 - type: integer 
	Parameter WIDTH5 bound to: 32 - type: integer 
	Parameter WIDTH6 bound to: 32 - type: integer 
	Parameter WIDTH7 bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axi_regmap' declared at 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/axi_regmap.vhd:74' bound to instance 'U0' of component 'axi_regmap' [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_axi_regmap_0_1/synth/Lab_1_axi_regmap_0_1.vhd:204]
INFO: [Synth 8-638] synthesizing module 'axi_regmap' [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/axi_regmap.vhd:159]
	Parameter WIDTH0 bound to: 32 - type: integer 
	Parameter WIDTH1 bound to: 32 - type: integer 
	Parameter WIDTH2 bound to: 4 - type: integer 
	Parameter WIDTH3 bound to: 1 - type: integer 
	Parameter WIDTH4 bound to: 32 - type: integer 
	Parameter WIDTH5 bound to: 32 - type: integer 
	Parameter WIDTH6 bound to: 32 - type: integer 
	Parameter WIDTH7 bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter WIDTH0 bound to: 32 - type: integer 
	Parameter WIDTH1 bound to: 32 - type: integer 
	Parameter WIDTH2 bound to: 4 - type: integer 
	Parameter WIDTH3 bound to: 1 - type: integer 
	Parameter WIDTH4 bound to: 32 - type: integer 
	Parameter WIDTH5 bound to: 32 - type: integer 
	Parameter WIDTH6 bound to: 32 - type: integer 
	Parameter WIDTH7 bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'mm_regmap' declared at 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:74' bound to instance 'MM_i' of component 'mm_regmap' [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/axi_regmap.vhd:277]
INFO: [Synth 8-638] synthesizing module 'mm_regmap' [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:150]
	Parameter WIDTH0 bound to: 32 - type: integer 
	Parameter WIDTH1 bound to: 32 - type: integer 
	Parameter WIDTH2 bound to: 4 - type: integer 
	Parameter WIDTH3 bound to: 1 - type: integer 
	Parameter WIDTH4 bound to: 32 - type: integer 
	Parameter WIDTH5 bound to: 32 - type: integer 
	Parameter WIDTH6 bound to: 32 - type: integer 
	Parameter WIDTH7 bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:176]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:182]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:200]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:206]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:212]
WARNING: [Synth 8-3919] null assignment ignored [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'mm_regmap' (1#1) [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:150]
INFO: [Synth 8-226] default block is never used [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/axi_regmap.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'axi_regmap' (2#1) [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/axi_regmap.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'Lab_1_axi_regmap_0_1' (3#1) [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_axi_regmap_0_1/synth/Lab_1_axi_regmap_0_1.vhd:98]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_regmap has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 446.852 ; gain = 154.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 446.852 ; gain = 154.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 446.852 ; gain = 154.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 795.285 ; gain = 3.332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 795.285 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 795.285 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 795.285 ; gain = 503.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axi_regmap'
INFO: [Synth 8-5544] ROM "axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    addr |                              001 |                               00
                    data |                              010 |                               01
                    resp |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axi_regmap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 795.285 ; gain = 503.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mm_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module axi_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'U0/MM_i/slv_read_reg' and it is trimmed from '8' to '4' bits. [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:178]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/MM_i/slv_write_reg' and it is trimmed from '8' to '4' bits. [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/5a01/src/mm_regmap.vhd:177]
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_AWREADY driven by constant 1
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_ARREADY driven by constant 1
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design Lab_1_axi_regmap_0_1 has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Lab_1_axi_regmap_0_1 has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 795.285 ; gain = 503.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 799.355 ; gain = 507.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 799.578 ; gain = 507.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     7|
|4     |LUT4 |    35|
|5     |LUT5 |     4|
|6     |LUT6 |    11|
|7     |FDRE |   109|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   169|
|2     |  U0     |axi_regmap |   169|
|3     |    MM_i |mm_regmap  |    96|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 810.020 ; gain = 169.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 810.020 ; gain = 517.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 827.406 ; gain = 543.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.runs/Lab_1_axi_regmap_0_1_synth_1/Lab_1_axi_regmap_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Lab_1_axi_regmap_0_1, cache-ID = 2984ea70297f0744
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_1/Lab_1.runs/Lab_1_axi_regmap_0_1_synth_1/Lab_1_axi_regmap_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_1_axi_regmap_0_1_utilization_synth.rpt -pb Lab_1_axi_regmap_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 27 12:18:22 2023...
