{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549502304202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549502304207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 01:18:24 2019 " "Processing started: Thu Feb 07 01:18:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549502304207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502304207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_master -c spi_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502304207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549502304572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549502304573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-CLK_DIVIDER_V1 " "Found design unit 1: CLK_DIVIDER-CLK_DIVIDER_V1" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/CLK_DIVIDER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313424 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/CLK_DIVIDER.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502313424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "value_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file value_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 value_generator-value_generator1 " "Found design unit 1: value_generator-value_generator1" {  } { { "value_generator.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/value_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313436 ""} { "Info" "ISGN_ENTITY_NAME" "1 value_generator " "Found entity 1: value_generator" {  } { { "value_generator.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/value_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502313436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502313446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master1-spi_master1 " "Found design unit 1: spi_master1-spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313448 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master1 " "Found entity 1: spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549502313448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502313448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master " "Elaborating entity \"spi_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549502313482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master1 spi_master1:inst " "Elaborating entity \"spi_master1\" for hierarchy \"spi_master1:inst\"" {  } { { "spi_master.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master.bdf" { { 216 520 744 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549502313490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(75) " "VHDL Process Statement warning at spi_master1.vhd(75): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(75) " "VHDL Process Statement warning at spi_master1.vhd(75): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(98) " "VHDL Process Statement warning at spi_master1.vhd(98): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(98) " "VHDL Process Statement warning at spi_master1.vhd(98): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(138) " "VHDL Process Statement warning at spi_master1.vhd(138): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(138) " "VHDL Process Statement warning at spi_master1.vhd(138): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rtc spi_master1.vhd(160) " "VHDL Process Statement warning at spi_master1.vhd(160): signal \"rtc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(187) " "VHDL Process Statement warning at spi_master1.vhd(187): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(187) " "VHDL Process Statement warning at spi_master1.vhd(187): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(231) " "VHDL Process Statement warning at spi_master1.vhd(231): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(231) " "VHDL Process Statement warning at spi_master1.vhd(231): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313500 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wt spi_master1.vhd(251) " "VHDL Process Statement warning at spi_master1.vhd(251): signal \"wt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_master1.vhd(251) " "VHDL Process Statement warning at spi_master1.vhd(251): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rtl spi_master1.vhd(267) " "VHDL Process Statement warning at spi_master1.vhd(267): signal \"rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 "|spi_master|spi_master1:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done spi_master1.vhd(295) " "VHDL Process Statement warning at spi_master1.vhd(295): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 295 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 "|spi_master|spi_master1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done spi_master1.vhd(295) " "Inferred latch for \"done\" at spi_master1.vhd(295)" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master1.vhd" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 "|spi_master|spi_master1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER CLK_DIVIDER:inst2 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"CLK_DIVIDER:inst2\"" {  } { { "spi_master.bdf" "inst2" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master.bdf" { { 168 24 208 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549502313501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_generator value_generator:inst3 " "Elaborating entity \"value_generator\" for hierarchy \"value_generator:inst3\"" {  } { { "spi_master.bdf" "inst3" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/spi_master/spi_master.bdf" { { 344 24 192 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549502313527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549502314427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549502315091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549502315091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "679 " "Implemented 679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549502315179 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549502315179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "665 " "Implemented 665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549502315179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549502315179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549502315219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 07 01:18:35 2019 " "Processing ended: Thu Feb 07 01:18:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549502315219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549502315219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549502315219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549502315219 ""}
