{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:44:55 2015 " "Info: Processing started: Sat Dec 26 16:44:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EnhanceProcessor -c EnhanceProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EnhanceProcessor -c EnhanceProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanceprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanceprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnhanceProcessor " "Info: Found entity 1: EnhanceProcessor" {  } { { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Info: Found entity 1: proc_tb" {  } { { "proc_tb.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/proc_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insloadforram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insloadforram.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsLoadForRam " "Info: Found entity 1: InsLoadForRam" {  } { { "InsLoadForRam.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/InsLoadForRam.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminit_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raminit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamInit_tb " "Info: Found entity 1: RamInit_tb" {  } { { "RamInit_tb.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/RamInit_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "RamError.v " "Warning: Can't analyze file -- file RamError.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "EnhanceProcessor " "Info: Elaborating entity \"EnhanceProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub processorcu.v(5) " "Info (10281): Verilog HDL Declaration information at processorcu.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt processorcu.v(7) " "Info (10281): Verilog HDL Declaration information at processorcu.v(7): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "processorcu.v 1 1 " "Warning: Using design file processorcu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processorCU " "Info: Found entity 1: processorCU" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorCU processorCU:cu " "Info: Elaborating entity \"processorCU\" for hierarchy \"processorCU:cu\"" {  } { { "EnhanceProcessor.v" "cu" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dp.v 1 1 " "Warning: Using design file dp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RamOut dp.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at dp.v(28): created implicit net for \"RamOut\"" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RamAddress dp.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at dp.v(29): created implicit net for \"RamAddress\"" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:dp " "Info: Elaborating entity \"DP\" for hierarchy \"DP:dp\"" {  } { { "EnhanceProcessor.v" "dp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RamOut dp.v(28) " "Warning (10036): Verilog HDL or VHDL warning at dp.v(28): object \"RamOut\" assigned a value but never read" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RamAddress dp.v(29) " "Warning (10036): Verilog HDL or VHDL warning at dp.v(29): object \"RamAddress\" assigned a value but never read" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 dp.v(28) " "Warning (10230): Verilog HDL assignment warning at dp.v(28): truncated value with size 8 to match size of target (1)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 dp.v(29) " "Warning (10230): Verilog HDL assignment warning at dp.v(29): truncated value with size 5 to match size of target (1)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dp.v(30) " "Warning (10230): Verilog HDL assignment warning at dp.v(30): truncated value with size 32 to match size of target (8)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inscycop.v 1 1 " "Warning: Using design file inscycop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Info: Found entity 1: InsCycOp" {  } { { "inscycop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCycOp DP:dp\|InsCycOp:insCycOp " "Info: Elaborating entity \"InsCycOp\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\"" {  } { { "dp.v" "insCycOp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Warning: Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DP:dp\|InsCycOp:insCycOp\|Register:reg_IR " "Info: Elaborating entity \"Register\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\"" {  } { { "inscycop.v" "reg_IR" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DP:dp\|InsCycOp:insCycOp\|Register:reg_PC " "Info: Elaborating entity \"Register\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Register:reg_PC\"" {  } { { "inscycop.v" "reg_PC" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_mod.v 1 1 " "Warning: Using design file mux_mod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mod " "Info: Found entity 1: mux_mod" {  } { { "mux_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/mux_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mod DP:dp\|InsCycOp:insCycOp\|mux_mod:mux_JMP " "Info: Elaborating entity \"mux_mod\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|mux_mod:mux_JMP\"" {  } { { "inscycop.v" "mux_JMP" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "increment_module.v 1 1 " "Warning: Using design file increment_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Increment_module " "Info: Found entity 1: Increment_module" {  } { { "increment_module.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/increment_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment_module DP:dp\|InsCycOp:insCycOp\|Increment_module:inc5bit " "Info: Elaborating entity \"Increment_module\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Increment_module:inc5bit\"" {  } { { "inscycop.v" "inc5bit" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment_module.v(8) " "Warning (10230): Verilog HDL assignment warning at increment_module.v(8): truncated value with size 32 to match size of target (5)" {  } { { "increment_module.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/increment_module.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inssetop.v 1 1 " "Warning: Using design file inssetop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InsSetOp " "Info: Found entity 1: InsSetOp" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Load inssetop.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at inssetop.v(22): created implicit net for \"Load\"" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsSetOp DP:dp\|InsSetOp:insSetOp " "Info: Elaborating entity \"InsSetOp\" for hierarchy \"DP:dp\|InsSetOp:insSetOp\"" {  } { { "dp.v" "insSetOp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Selector inssetop.v(15) " "Warning (10036): Verilog HDL or VHDL warning at inssetop.v(15): object \"Selector\" assigned a value but never read" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd inssetop.v(16) " "Warning (10036): Verilog HDL or VHDL warning at inssetop.v(16): object \"gnd\" assigned a value but never read" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inssetop.v(20) " "Warning (10230): Verilog HDL assignment warning at inssetop.v(20): truncated value with size 32 to match size of target (1)" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "addsub_mod.v 1 1 " "Warning: Using design file addsub_mod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_mod " "Info: Found entity 1: AddSub_mod" {  } { { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_mod DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub " "Info: Elaborating entity \"AddSub_mod\" for hierarchy \"DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\"" {  } { { "inssetop.v" "AddSub" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rammemory.v 1 1 " "Warning: Using design file rammemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Info: Found entity 1: RamMemory" {  } { { "rammemory.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory DP:dp\|RamMemory:ram " "Info: Elaborating entity \"RamMemory\" for hierarchy \"DP:dp\|RamMemory:ram\"" {  } { { "dp.v" "ram" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DP:dp\|RamMemory:ram\|Memory~0 " "Warning: Inferred dual-clock RAM node \"DP:dp\|RamMemory:ram\|Memory~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "rammemory.v" "Memory~0" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DP:dp\|RamMemory:ram\|Memory~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DP:dp\|RamMemory:ram\|Memory~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "rammemory.v" "Memory~0" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0 " "Info: Elaborated megafunction instantiation \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0 " "Info: Instantiated megafunction \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Info: Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.map.smsg " "Info: Generated suppressed messages file D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Info: Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:45:01 2015 " "Info: Processing ended: Sat Dec 26 16:45:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:45:02 2015 " "Info: Processing started: Sat Dec 26 16:45:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "EnhanceProcessor EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"EnhanceProcessor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "Critical Warning: No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Halt " "Info: Pin Halt not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Halt } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Halt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[0\] " "Info: Pin Output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[1\] " "Info: Pin Output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[2\] " "Info: Pin Output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[3\] " "Info: Pin Output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[4\] " "Info: Pin Output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[4] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[5\] " "Info: Pin Output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[5] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[6\] " "Info: Pin Output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[6] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[7\] " "Info: Pin Output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[7] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[0\] " "Info: Pin RamIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[1\] " "Info: Pin RamIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[2\] " "Info: Pin RamIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[3\] " "Info: Pin RamIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[4\] " "Info: Pin RamIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[4] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[5\] " "Info: Pin RamIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[5] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[6\] " "Info: Pin RamIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[6] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamIn\[7\] " "Info: Pin RamIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamIn[7] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[0\] " "Info: Pin RamOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[1\] " "Info: Pin RamOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[2\] " "Info: Pin RamOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[3\] " "Info: Pin RamOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[4\] " "Info: Pin RamOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[4] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[5\] " "Info: Pin RamOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[5] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[6\] " "Info: Pin RamOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[6] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamOut\[7\] " "Info: Pin RamOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamOut[7] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamAddress\[0\] " "Info: Pin RamAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamAddress[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamAddress\[1\] " "Info: Pin RamAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamAddress[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamAddress\[2\] " "Info: Pin RamAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamAddress[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamAddress\[3\] " "Info: Pin RamAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamAddress[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamAddress\[4\] " "Info: Pin RamAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamAddress[4] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Info: Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Info: Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Info: Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Info: Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enter " "Info: Pin Enter not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Enter } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clock } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Reset } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[0\] " "Info: Pin Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[0] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 60 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[1\] " "Info: Pin Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[1] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[2\] " "Info: Pin Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[2] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[3\] " "Info: Pin Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[3] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 63 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[4\] " "Info: Pin Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[4] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[5\] " "Info: Pin Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[5] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[6\] " "Info: Pin Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[6] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[7\] " "Info: Pin Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[7] } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamInit " "Info: Pin RamInit not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamInit } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clock } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Reset } } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 10 34 0 " "Info: Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 10 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.269 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg4 1 MEM M4K_X17_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0 2 MEM M4K_X17_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.322 ns) 4.567 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~1 3 COMB LAB_X14_Y5 2 " "Info: 3: + IC(0.871 ns) + CELL(0.322 ns) = 4.567 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~1 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 5.559 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~5 4 COMB LAB_X14_Y5 2 " "Info: 4: + IC(0.475 ns) + CELL(0.517 ns) = 5.559 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~1 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~5 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.639 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~8 5 COMB LAB_X14_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.639 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~5 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~8 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.719 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~11 6 COMB LAB_X14_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.719 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~8 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~11 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.799 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14 7 COMB LAB_X14_Y5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.799 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~11 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.879 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17 8 COMB LAB_X14_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.879 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.959 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20 9 COMB LAB_X14_Y5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.959 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.039 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~23 10 COMB LAB_X14_Y5 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 6.039 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~23 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.497 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~25 11 COMB LAB_X14_Y5 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 6.497 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~23 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~25 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 7.173 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[7\]~7 12 COMB LAB_X14_Y5 1 " "Info: 12: + IC(0.131 ns) + CELL(0.545 ns) = 7.173 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~25 DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]~7 } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.269 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[7\] 13 REG LAB_X14_Y5 5 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 7.269 ns; Loc. = LAB_X14_Y5; Fanout = 5; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]~7 DP:dp|InsSetOp:insSetOp|Register:regA|Output[7] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.792 ns ( 79.68 % ) " "Info: Total cell delay = 5.792 ns ( 79.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 20.32 % ) " "Info: Total interconnect delay = 1.477 ns ( 20.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.269 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~1 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~5 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~8 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~11 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~23 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~25 DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]~7 DP:dp|InsSetOp:insSetOp|Register:regA|Output[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Halt 0 " "Info: Pin \"Halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[0\] 0 " "Info: Pin \"Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[1\] 0 " "Info: Pin \"Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[2\] 0 " "Info: Pin \"Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[3\] 0 " "Info: Pin \"Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[4\] 0 " "Info: Pin \"Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[5\] 0 " "Info: Pin \"Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[6\] 0 " "Info: Pin \"Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[7\] 0 " "Info: Pin \"Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[0\] 0 " "Info: Pin \"RamIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[1\] 0 " "Info: Pin \"RamIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[2\] 0 " "Info: Pin \"RamIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[3\] 0 " "Info: Pin \"RamIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[4\] 0 " "Info: Pin \"RamIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[5\] 0 " "Info: Pin \"RamIn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[6\] 0 " "Info: Pin \"RamIn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamIn\[7\] 0 " "Info: Pin \"RamIn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[0\] 0 " "Info: Pin \"RamOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[1\] 0 " "Info: Pin \"RamOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[2\] 0 " "Info: Pin \"RamOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[3\] 0 " "Info: Pin \"RamOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[4\] 0 " "Info: Pin \"RamOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[5\] 0 " "Info: Pin \"RamOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[6\] 0 " "Info: Pin \"RamOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamOut\[7\] 0 " "Info: Pin \"RamOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamAddress\[0\] 0 " "Info: Pin \"RamAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamAddress\[1\] 0 " "Info: Pin \"RamAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamAddress\[2\] 0 " "Info: Pin \"RamAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamAddress\[3\] 0 " "Info: Pin \"RamAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamAddress\[4\] 0 " "Info: Pin \"RamAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[3\] 0 " "Info: Pin \"state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:45:11 2015 " "Info: Processing ended: Sat Dec 26 16:45:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:45:12 2015 " "Info: Processing started: Sat Dec 26 16:45:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:45:16 2015 " "Info: Processing ended: Sat Dec 26 16:45:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:45:17 2015 " "Info: Processing started: Sat Dec 26 16:45:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 137.68 MHz 7.263 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 137.68 MHz between source memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]\" (period= 7.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.963 ns + Longest memory register " "Info: + Longest memory to register delay is 6.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3 2 MEM M4K_X17_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.178 ns) 4.365 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~12 3 COMB LCCOMB_X13_Y5_N14 2 " "Info: 3: + IC(0.813 ns) + CELL(0.178 ns) = 4.365 ns; Loc. = LCCOMB_X13_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 5.444 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14 4 COMB LCCOMB_X14_Y5_N10 2 " "Info: 4: + IC(0.562 ns) + CELL(0.517 ns) = 5.444 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.524 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17 5 COMB LCCOMB_X14_Y5_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.524 ns; Loc. = LCCOMB_X14_Y5_N12; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.698 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20 6 COMB LCCOMB_X14_Y5_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 5.698 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.156 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22 7 COMB LCCOMB_X14_Y5_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.156 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.178 ns) 6.867 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6 8 COMB LCCOMB_X14_Y5_N30 1 " "Info: 8: + IC(0.533 ns) + CELL(0.178 ns) = 6.867 ns; Loc. = LCCOMB_X14_Y5_N30; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.963 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 9 REG LCFF_X14_Y5_N31 6 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.963 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.055 ns ( 72.60 % ) " "Info: Total cell delay = 5.055 ns ( 72.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 27.40 % ) " "Info: Total interconnect delay = 1.908 ns ( 27.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.813ns 0.562ns 0.000ns 0.000ns 0.000ns 0.533ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.104 ns - Smallest " "Info: - Smallest clock skew is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 3 REG LCFF_X14_Y5_N31 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.965 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.783 ns) 2.965 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.783 ns) = 2.965 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.01 % ) " "Info: Total cell delay = 1.809 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.156 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.813ns 0.562ns 0.000ns 0.000ns 0.000ns 0.533ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] RamInit Clock 4.704 ns register " "Info: tsu for register \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]\" (data pin = \"RamInit\", clock pin = \"Clock\") is 4.704 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.586 ns + Longest pin register " "Info: + Longest pin to register delay is 7.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns RamInit 1 PIN PIN_W11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W11; Fanout = 8; PIN Node = 'RamInit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.220 ns) + CELL(0.427 ns) 7.490 ns DP:dp\|IRD\[3\]~3 2 COMB LCCOMB_X16_Y5_N6 1 " "Info: 2: + IC(6.220 ns) + CELL(0.427 ns) = 7.490 ns; Loc. = LCCOMB_X16_Y5_N6; Fanout = 1; COMB Node = 'DP:dp\|IRD\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { RamInit DP:dp|IRD[3]~3 } "NODE_NAME" } } { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.586 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] 3 REG LCFF_X16_Y5_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.586 ns; Loc. = LCFF_X16_Y5_N7; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.366 ns ( 18.01 % ) " "Info: Total cell delay = 1.366 ns ( 18.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.220 ns ( 81.99 % ) " "Info: Total interconnect delay = 6.220 ns ( 81.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { RamInit DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[3]~3 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 6.220ns 0.000ns } { 0.000ns 0.843ns 0.427ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] 3 REG LCFF_X16_Y5_N7 2 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y5_N7; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { RamInit DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[3]~3 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 6.220ns 0.000ns } { 0.000ns 0.843ns 0.427ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock RamOut\[4\] DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 11.429 ns memory " "Info: tco from clock \"Clock\" to destination pin \"RamOut\[4\]\" through memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 11.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.965 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.783 ns) 2.965 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.783 ns) = 2.965 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.01 % ) " "Info: Total cell delay = 1.809 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.156 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.230 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(2.820 ns) 8.230 ns RamOut\[4\] 3 PIN PIN_R6 0 " "Info: 3: + IC(2.036 ns) + CELL(2.820 ns) = 8.230 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'RamOut\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.194 ns ( 75.26 % ) " "Info: Total cell delay = 6.194 ns ( 75.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 24.74 % ) " "Info: Total interconnect delay = 2.036 ns ( 24.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} RamOut[4] {} } { 0.000ns 0.000ns 2.036ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} RamOut[4] {} } { 0.000ns 0.000ns 2.036ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] RamInit Clock -3.858 ns register " "Info: th for register \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]\" (data pin = \"RamInit\", clock pin = \"Clock\") is -3.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] 3 REG LCFF_X18_Y5_N9 2 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.994 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns RamInit 1 PIN PIN_W11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W11; Fanout = 8; PIN Node = 'RamInit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.878 ns) + CELL(0.177 ns) 6.898 ns DP:dp\|IRD\[2\]~2 2 COMB LCCOMB_X18_Y5_N8 1 " "Info: 2: + IC(5.878 ns) + CELL(0.177 ns) = 6.898 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 1; COMB Node = 'DP:dp\|IRD\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.055 ns" { RamInit DP:dp|IRD[2]~2 } "NODE_NAME" } } { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.994 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] 3 REG LCFF_X18_Y5_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.994 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 15.96 % ) " "Info: Total cell delay = 1.116 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.878 ns ( 84.04 % ) " "Info: Total interconnect delay = 5.878 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { RamInit DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[2]~2 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 5.878ns 0.000ns } { 0.000ns 0.843ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { RamInit DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[2]~2 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 5.878ns 0.000ns } { 0.000ns 0.843ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:45:19 2015 " "Info: Processing ended: Sat Dec 26 16:45:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Info: Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
