#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 06:38:06 2024
# Process ID: 23684
# Current directory: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1
# Command line: vivado.exe -log top_layer.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace
# Log file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer.vdi
# Journal file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1\vivado.jou
# Running On: DESKTOP-C79CDTU, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16987 MB
#-----------------------------------------------------------
source top_layer.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 413.539 ; gain = 99.062
Command: link_design -top top_layer -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 818.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 962.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 966.637 ; gain = 547.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.948 . Memory (MB): peak = 985.633 ; gain = 18.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fce95adc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.527 ; gain = 543.895

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fce95adc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dfddf15f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 120818b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 120818b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 120818b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 120818b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1859.531 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 197a7866d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1859.531 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 197a7866d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1859.531 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 197a7866d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 197a7866d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1859.531 ; gain = 892.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1859.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
Command: report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c116f92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1859.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1000eb994

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f28cd903

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f28cd903

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f28cd903

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e6d15644

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ce5c5823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce5c5823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ee338a96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 104 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1859.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26c80dec2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1859.531 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2699d2322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1859.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2699d2322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 264459323

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 223abe49a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f696cf1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21744b27d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18a055bfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c71eb808

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a6acdc62

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a6acdc62

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18926667c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-266.276 | TNS=-130755.187 |
Phase 1 Physical Synthesis Initialization | Checksum: 19f0bd338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1875.453 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 125cad446

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1875.453 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18926667c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.453 ; gain = 15.922

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-253.339. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2392f1fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922
Phase 4.1 Post Commit Optimization | Checksum: 2392f1fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2392f1fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2392f1fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922
Phase 4.3 Placer Reporting | Checksum: 2392f1fef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1875.453 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29291d8d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922
Ending Placer Task | Checksum: 1995feb6d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1875.453 ; gain = 15.922
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1875.453 ; gain = 15.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1876.348 ; gain = 0.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1876.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_placed.rpt -pb top_layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1876.348 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.752 . Memory (MB): peak = 1903.637 ; gain = 27.289
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1903.637 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.339 | TNS=-125765.306 |
Phase 1 Physical Synthesis Initialization | Checksum: 18fe27e24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1903.637 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.339 | TNS=-125765.306 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18fe27e24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1903.637 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.339 | TNS=-125765.306 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/memory_inst/ram_inst/w_ram_output[9].  Re-placed instance datapath_inst/memory_inst/ram_inst/o_data_reg[9]
INFO: [Physopt 32-735] Processed net datapath_inst/memory_inst/ram_inst/w_ram_output[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.135 | TNS=-125591.920 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/Q[9].  Re-placed instance datapath_inst/core_register/o_data1_reg[9]
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.133 | TNS=-125589.984 |
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/w_ram_output[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.047 | TNS=-125589.897 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.039 | TNS=-125589.882 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-253.038 | TNS=-125589.882 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_28. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_11_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.933 | TNS=-125586.419 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0.  Re-placed instance datapath_inst/core_register/i__carry__6_i_18
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.928 | TNS=-125586.259 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][29]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][29]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][29]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.906 | TNS=-125584.600 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][29]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_116. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.889 | TNS=-125583.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.843 | TNS=-125580.438 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_27. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.828 | TNS=-125579.449 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.810 | TNS=-125578.255 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__6_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.798 | TNS=-125577.470 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_2.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.795 | TNS=-125576.713 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.777 | TNS=-125575.360 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.762 | TNS=-125573.381 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.760 | TNS=-125572.973 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.722 | TNS=-125570.281 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.631 | TNS=-125563.194 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_43.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_43. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.530 | TNS=-125556.166 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.525 | TNS=-125555.962 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_25. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_10_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.482 | TNS=-125551.698 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.474 | TNS=-125550.898 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.315 | TNS=-125535.167 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_17_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.285 | TNS=-125532.199 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][26]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][26]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.219 | TNS=-125524.908 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][26]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][26]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.162 | TNS=-125519.276 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][26]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][26]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.139 | TNS=-125517.181 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][26]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.059 | TNS=-125509.527 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][26]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][26]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.059 | TNS=-125508.086 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.057 | TNS=-125507.053 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.053 | TNS=-125506.660 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_19
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.044 | TNS=-125505.467 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_112. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.032 | TNS=-125503.371 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.993 | TNS=-125497.623 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.972 | TNS=-125494.160 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_23. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.972 | TNS=-125494.160 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.918 | TNS=-125485.254 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.905 | TNS=-125483.435 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.891 | TNS=-125481.107 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.847 | TNS=-125473.860 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_39.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_39. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.847 | TNS=-125472.929 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_95.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_95. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.840 | TNS=-125470.891 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.831 | TNS=-125469.407 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.787 | TNS=-125461.724 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.710 | TNS=-125449.165 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.706 | TNS=-125448.132 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.670 | TNS=-125442.180 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.654 | TNS=-125438.586 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_63.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_63. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.649 | TNS=-125437.422 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_79.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_79. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.647 | TNS=-125436.418 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_7.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.628 | TNS=-125433.391 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.585 | TNS=-125424.864 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.409 | TNS=-125390.026 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_21. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_10_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.406 | TNS=-125389.430 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_17_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.331 | TNS=-125374.572 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.326 | TNS=-125373.583 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.227 | TNS=-125353.065 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.225 | TNS=-125352.191 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.218 | TNS=-125350.212 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.160 | TNS=-125338.367 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.153 | TNS=-125338.644 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.135 | TNS=-125334.846 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-251.093 | TNS=-125325.649 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_19
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.903 | TNS=-125281.760 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_20. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_11_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.784 | TNS=-125254.272 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_19_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.765 | TNS=-125249.877 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.722 | TNS=-125238.643 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_18
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.550 | TNS=-125198.916 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.550 | TNS=-125198.916 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_1.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][21]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.449 | TNS=-125174.280 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.449 | TNS=-125174.134 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.445 | TNS=-125172.737 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.435 | TNS=-125170.423 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.315 | TNS=-125143.153 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.301 | TNS=-125139.763 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.253 | TNS=-125128.136 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.249 | TNS=-125126.578 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_68.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_68. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.197 | TNS=-125114.151 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.195 | TNS=-125113.598 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_20
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-250.096 | TNS=-125087.463 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.970 | TNS=-125054.197 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.842 | TNS=-125020.393 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.837 | TNS=-125019.083 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.784 | TNS=-125005.143 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.772 | TNS=-125002.465 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_19. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.738 | TNS=-124993.487 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.734 | TNS=-124993.225 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.654 | TNS=-124971.775 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.542 | TNS=-124943.326 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][20]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.529 | TNS=-124939.907 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][20]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_11.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.507 | TNS=-124933.489 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.501 | TNS=-124930.579 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_2.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.494 | TNS=-124928.629 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.390 | TNS=-124901.169 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_17. Net driver datapath_inst/core_register/i__carry__3_i_10 was replaced.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.371 | TNS=-124895.538 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_17.  Re-placed instance datapath_inst/core_register/i__carry__3_i_10
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-249.293 | TNS=-124872.371 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_17. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_10_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__3_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_16_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][18]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][18]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][18]_C_i_1__0
INFO: [Physopt 32-710] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Critical path length was reduced through logic transformation on cell datapath_inst/r_reg[1][18]_C_i_1__0_comp_1.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][18]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_97.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][18]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][18]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_81.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_41.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_2
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_16. Net driver datapath_inst/core_register/i__carry__3_i_11 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_16. Net driver datapath_inst/core_register/i__carry__3_i_11 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_18
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_19
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_16. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_11_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_19_comp_1
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][17]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][17]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][17]_C_i_1__0
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][17]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_112.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_2
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_21
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_15. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_12_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_20
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_63.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_13. Net driver datapath_inst/core_register/i__carry__2_i_10 was replaced.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_13.  Re-placed instance datapath_inst/core_register/i__carry__2_i_10
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_13. Net driver datapath_inst/core_register/i__carry__2_i_10 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_17
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_13. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_10_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_17_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][14]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][14]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][14]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][14]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][14]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][14]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_69.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[6][14]_LDC_i_2
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][14]_C_i_1__0_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_45.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][14]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][14]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][14]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_12. Net driver datapath_inst/core_register/i__carry__2_i_11 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_12. Net driver datapath_inst/core_register/i__carry__2_i_11 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_19
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_12. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_11_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][13]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][13]_C_i_1__0
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][13]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_11. Net driver datapath_inst/core_register/i__carry__2_i_12 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_11. Net driver datapath_inst/core_register/i__carry__2_i_12 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_11. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_12_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][12]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][12]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][12]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][12]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_9. Net driver datapath_inst/core_register/i__carry__1_i_10 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_9. Net driver datapath_inst/core_register/i__carry__1_i_10 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_9. Net driver datapath_inst/core_register/i__carry__1_i_10 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_9. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_10_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][10]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_7. Net driver datapath_inst/core_register/i__carry__1_i_12 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_7. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_12_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][8]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_6. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_9_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0. Replicated 3 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_5. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_10_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_85. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_85. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_101. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_4. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_11_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_3. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_12_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_43. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_115. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_2. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_2. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][3]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][3]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Net driver datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_2 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Net driver datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_data_reg[2]_1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Net driver datapath_inst/core_register/i__carry_i_25 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Net driver datapath_inst/core_register/i__carry_i_25 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Net driver datapath_inst/core_register/i__carry_i_25 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Net driver datapath_inst/core_register/i__carry_i_25 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_113. Net driver datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_26_n_0. Net driver datapath_inst/core_register/i__carry_i_26 was replaced.
INFO: [Physopt 32-81] Processed net datapath_inst/o_bits_OBUF[2]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][2]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_113. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_97. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_49. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_13_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_112. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_112. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0. Replicated 3 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_8. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][1]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_48. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_data_reg[2]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry_i_29_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_14_replica_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_30_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Net driver datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_2 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_39. Net driver datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_39. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][0]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][0]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_47. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_95. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_95. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_2_comp.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_7. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_2_comp.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_6. Net driver datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_2 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_6. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_26. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][27]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][27]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][27]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_10. Net driver datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][27]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][27]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_22. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_14. Net driver datapath_inst/instruction_register/r_reg_reg[0][23]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][23]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_18. Net driver datapath_inst/core_register/i__carry__3_i_9 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_18. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][19]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_14. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_14. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_9_comp_1.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_14_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][15]_C_i_1__0_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][15]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_10. Net driver datapath_inst/core_register/i__carry__1_i_9 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_10. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_114. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_8. Net driver datapath_inst/core_register/i__carry__1_i_11 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_8. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][9]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][9]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][9]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][9]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_112. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/o_data_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[4][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/w_ram_output[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][29]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_112. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_117. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][3]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_114. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_data_mux_datapath[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/o_data_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[4][30]_P_0. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 18db37b6a

Time (s): cpu = 00:01:10 ; elapsed = 00:03:38 . Memory (MB): peak = 1913.672 ; gain = 10.035

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_data_mux_datapath[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_data_mux_datapath[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_data_mux_datapath[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_data_mux_datapath[0]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_data_mux_datapath[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][29]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_112. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Critical path length was reduced through logic transformation on cell datapath_inst/alu_inst/i__carry__4_i_28_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_20_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_11_comp_3.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][21]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_116. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Critical path length was reduced through logic transformation on cell datapath_inst/alu_inst/i__carry__4_i_29_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][20]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][20]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][6]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_117. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_117. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_99. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_67. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][3]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_81. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][2]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][2]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_41. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_4. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_9. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_64. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_5. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/o_bits_OBUF[1]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_40. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_40. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_96. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_96. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][0]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_118. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_114. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/o_data_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[4][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_data_mux_datapath[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_112. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][20]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_115. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_68. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][3]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_113. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][1]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_80. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_82. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][11]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_114. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/memory_inst/ram_inst/o_data_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[4][30]_P_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 100a0381d

Time (s): cpu = 00:01:47 ; elapsed = 00:05:39 . Memory (MB): peak = 1914.578 ; gain = 10.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1914.578 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-218.922 | TNS=-104601.349 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         34.417  |      21163.957  |          124  |              0  |                   695  |           0  |           2  |  00:05:39  |
|  Total          |         34.417  |      21163.957  |          124  |              0  |                   695  |           0  |           3  |  00:05:39  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1914.578 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18b9a6d35

Time (s): cpu = 00:01:47 ; elapsed = 00:05:39 . Memory (MB): peak = 1914.578 ; gain = 10.941
INFO: [Common 17-83] Releasing license: Implementation
2092 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:05:40 . Memory (MB): peak = 1914.578 ; gain = 38.230
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 1922.359 ; gain = 7.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d99d8653 ConstDB: 0 ShapeSum: 8f27d87f RouteDB: 0
Post Restoration Checksum: NetGraph: f592f8c0 NumContArr: 2fe4990b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1257791cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.309 ; gain = 28.820

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1257791cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.340 ; gain = 34.852

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1257791cb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.340 ; gain = 34.852
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2127554db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1980.707 ; gain = 49.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-214.863| TNS=-102409.846| WHS=-0.141 | THS=-13.618|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.2051 %
  Global Horizontal Routing Utilization  = 2.73116 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5883
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4917
  Number of Partially Routed Nets     = 966
  Number of Node Overlaps             = 3269

Phase 2 Router Initialization | Checksum: 25e624a6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.000 ; gain = 53.512

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25e624a6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.000 ; gain = 53.512
Phase 3 Initial Routing | Checksum: 1594bbb2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1989.871 ; gain = 58.383
INFO: [Route 35-580] Design has 28 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[5][29]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[2][28]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[1][26]_P/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[6][24]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[3][22]_C/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 763
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-228.507| TNS=-109863.679| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bed02a2e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1989.871 ; gain = 58.383

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-231.396| TNS=-112013.629| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1071535c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1989.887 ; gain = 58.398
Phase 4 Rip-up And Reroute | Checksum: 1071535c8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1989.887 ; gain = 58.398

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f8efea24

Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1989.887 ; gain = 58.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-228.384| TNS=-109772.729| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e2e737e9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e2e737e9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402
Phase 5 Delay and Skew Optimization | Checksum: 1e2e737e9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e08be7a8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-228.232| TNS=-109657.762| WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e08be7a8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402
Phase 6 Post Hold Fix | Checksum: 1e08be7a8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.29772 %
  Global Horizontal Routing Utilization  = 5.02482 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1918126e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1918126e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b38cb864

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1990.891 ; gain = 59.402

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-228.232| TNS=-109657.762| WHS=0.101  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b38cb864

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1990.891 ; gain = 59.402
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1990.891 ; gain = 59.402

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1990.891 ; gain = 68.531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1999.676 ; gain = 8.785
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
Command: report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
Command: report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2023.750 ; gain = 8.926
INFO: [runtcl-4] Executing : report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
Command: report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_layer_route_status.rpt -pb top_layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_layer_timing_summary_routed.rpt -pb top_layer_timing_summary_routed.pb -rpx top_layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_layer_bus_skew_routed.rpt -pb top_layer_bus_skew_routed.pb -rpx top_layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 06:46:09 2024...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 06:46:41 2024
# Process ID: 720
# Current directory: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1
# Command line: vivado.exe -log top_layer.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace
# Log file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1/top_layer.vdi
# Journal file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0/cortex_m0.runs/impl_1\vivado.jou
# Running On: DESKTOP-C79CDTU, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16987 MB
#-----------------------------------------------------------
source top_layer.tcl -notrace
Command: open_checkpoint top_layer_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 315.355 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 818.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.742 . Memory (MB): peak = 1528.531 ; gain = 7.598
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.742 . Memory (MB): peak = 1528.531 ; gain = 7.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1528.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1445e065a
----- Checksum: PlaceDB: 64b7fb5e ShapeSum: 8f27d87f RouteDB: 507e327d 
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1528.531 ; gain = 1213.176
Command: write_bitstream -force top_layer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net control_unit_inst/r_alu_opcode_reg[1]_7 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[0]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][0]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[10]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][10]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[11]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][11]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[12]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][12]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[13]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][13]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[14]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][14]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[15]_2 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][15]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[16]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][16]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[17]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][17]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[18]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][18]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[19]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][19]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[1]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][1]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[20]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][20]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[21]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][21]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[22]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][22]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[23]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][23]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[24]_2 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][24]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[25]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][25]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[26]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][26]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[27]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][27]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[28]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][28]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[29]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][29]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[2]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][2]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[30]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][30]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[31]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][31]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[3]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][3]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[4]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][4]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[5]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][5]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[6]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][6]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[7]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][7]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[8]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][8]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/core_register/o_data1_reg[9]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][9]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 866 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_layer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.770 ; gain = 507.238
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 06:47:18 2024...
