// Seed: 2221010986
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    output wor id_12,
    input supply0 id_13,
    input wand id_14,
    input wand id_15,
    output tri0 id_16,
    input tri id_17,
    output tri id_18,
    input wor id_19,
    output uwire id_20,
    input wor id_21,
    output uwire id_22,
    output uwire id_23,
    output tri id_24,
    input supply1 id_25,
    output tri id_26
);
  tri1 id_28 = id_13 + id_0;
  always @(1 or posedge 1) id_22 = 1'd0;
  always @(posedge id_25 or posedge 1 < id_5) id_16 = id_11;
  wire id_29;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    output supply1 id_12,
    output wor id_13,
    output tri id_14,
    input tri0 id_15,
    output uwire id_16,
    input wor id_17,
    output tri1 id_18,
    input wand id_19,
    input uwire id_20,
    output tri1 id_21,
    output supply1 id_22,
    output wand id_23,
    input wor id_24,
    input supply0 id_25,
    input wand id_26,
    output wor id_27,
    output tri id_28,
    input uwire id_29
);
  wire id_31;
  assign id_28 = 1;
  module_0(
      id_6,
      id_14,
      id_5,
      id_11,
      id_19,
      id_0,
      id_8,
      id_28,
      id_6,
      id_22,
      id_25,
      id_4,
      id_21,
      id_0,
      id_25,
      id_20,
      id_23,
      id_4,
      id_11,
      id_0,
      id_11,
      id_29,
      id_14,
      id_14,
      id_12,
      id_0,
      id_11
  );
  always @(posedge 1 - id_20) begin
    id_28 = 1;
    id_21 = id_6;
  end
  assign id_18 = !id_4;
endmodule
