Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 23 17:59:29 2022
| Host         : Colourful running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.834        0.000                      0                  567        0.109        0.000                      0                  567        1.102        0.000                       0                   353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_adda_pll       {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll      {0.000 6.737}        13.474          74.219          
    rgb2dvi/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clk_out2_adda_pll       {0.000 5.000}        10.000          100.000         
  clk_out2_video_pll      {0.000 1.347}        2.695           371.094         
  clkfbout_adda_pll       {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     7.000        0.000                       0                     2  
  clk_out1_adda_pll            27.580        0.000                      0                  108        0.199        0.000                      0                  108       15.125        0.000                       0                    57  
  clk_out1_video_pll            8.405        0.000                      0                  396        0.109        0.000                      0                  396        5.883        0.000                       0                   261  
    rgb2dvi/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clk_out2_adda_pll             7.834        0.000                      0                   63        0.115        0.000                      0                   63        4.500        0.000                       0                    17  
  clk_out2_video_pll                                                                                                                                                        1.102        0.000                       0                     2  
  clkfbout_adda_pll                                                                                                                                                        18.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.580ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.995ns (54.708%)  route 1.652ns (45.292%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 30.300 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.900 r  ad9280_sample/wait_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.975     2.875    ad9280_sample/wait_cnt0_carry__5_n_4
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.267     3.142 r  ad9280_sample/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.142    ad9280_sample/wait_cnt__0[28]
    SLICE_X64Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.312    30.300    ad9280_sample/CLK
    SLICE_X64Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[28]/C
                         clock pessimism              0.418    30.717    
                         clock uncertainty           -0.101    30.616    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.106    30.722    ad9280_sample/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         30.722    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                 27.580    

Slack (MET) :             27.626ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 2.092ns (58.098%)  route 1.509ns (41.902%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 30.300 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  ad9280_sample/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.738    ad9280_sample/wait_cnt0_carry__5_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.003 r  ad9280_sample/wait_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.832     2.835    ad9280_sample/wait_cnt0_carry__6_n_6
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.261     3.096 r  ad9280_sample/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     3.096    ad9280_sample/wait_cnt__0[30]
    SLICE_X64Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.312    30.300    ad9280_sample/CLK
    SLICE_X64Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[30]/C
                         clock pessimism              0.418    30.717    
                         clock uncertainty           -0.101    30.616    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.106    30.722    ad9280_sample/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         30.722    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                 27.626    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.995ns (57.706%)  route 1.462ns (42.294%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  ad9280_sample/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.738    ad9280_sample/wait_cnt0_carry__5_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.918 r  ad9280_sample/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.785     2.704    ad9280_sample/wait_cnt0_carry__6_n_7
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.249     2.953 r  ad9280_sample/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.953    ad9280_sample/wait_cnt__0[29]
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[29]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)        0.033    30.648    ad9280_sample/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         30.648    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.737ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.038ns (59.046%)  route 1.414ns (40.954%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  ad9280_sample/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.738    ad9280_sample/wait_cnt0_carry__5_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.938 r  ad9280_sample/wait_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.737     2.675    ad9280_sample/wait_cnt0_carry__6_n_5
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.272     2.947 r  ad9280_sample/wait_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     2.947    ad9280_sample/wait_cnt__0[31]
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[31]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)        0.069    30.684    ad9280_sample/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 27.737    

Slack (MET) :             27.748ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.983ns (57.514%)  route 1.465ns (42.486%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.905 r  ad9280_sample/wait_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.788     2.693    ad9280_sample/wait_cnt0_carry__5_n_6
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.250     2.943 r  ad9280_sample/wait_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.943    ad9280_sample/wait_cnt__0[26]
    SLICE_X64Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X64Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[26]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.076    30.691    ad9280_sample/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         30.691    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                 27.748    

Slack (MET) :             27.767ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.694ns (20.219%)  route 2.738ns (79.781%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 30.301 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.418    -0.509    ad9280_sample/CLK
    SLICE_X65Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.379    -0.130 f  ad9280_sample/wait_cnt_reg[18]/Q
                         net (fo=2, routed)           0.920     0.790    ad9280_sample/wait_cnt[18]
    SLICE_X60Y64         LUT4 (Prop_lut4_I1_O)        0.105     0.895 r  ad9280_sample/FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.791     1.686    ad9280_sample/FSM_onehot_state[2]_i_11_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.105     1.791 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.028     2.819    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.105     2.924 r  ad9280_sample/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.924    ad9280_sample/wait_cnt__0[2]
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.313    30.301    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[2]/C
                         clock pessimism              0.418    30.718    
                         clock uncertainty           -0.101    30.617    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)        0.074    30.691    ad9280_sample/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.691    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 27.767    

Slack (MET) :             27.785ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.708ns (20.543%)  route 2.738ns (79.457%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 30.301 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.418    -0.509    ad9280_sample/CLK
    SLICE_X65Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.379    -0.130 f  ad9280_sample/wait_cnt_reg[18]/Q
                         net (fo=2, routed)           0.920     0.790    ad9280_sample/wait_cnt[18]
    SLICE_X60Y64         LUT4 (Prop_lut4_I1_O)        0.105     0.895 r  ad9280_sample/FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.791     1.686    ad9280_sample/FSM_onehot_state[2]_i_11_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.105     1.791 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.028     2.819    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.119     2.938 r  ad9280_sample/wait_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.938    ad9280_sample/wait_cnt__0[4]
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.313    30.301    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/C
                         clock pessimism              0.418    30.718    
                         clock uncertainty           -0.101    30.617    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)        0.106    30.723    ad9280_sample/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.723    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 27.785    

Slack (MET) :             27.800ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 1.934ns (57.072%)  route 1.455ns (42.928%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.840 r  ad9280_sample/wait_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.778     2.618    ad9280_sample/wait_cnt0_carry__5_n_5
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.266     2.884 r  ad9280_sample/wait_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.884    ad9280_sample/wait_cnt__0[27]
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[27]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)        0.069    30.684    ad9280_sample/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                 27.800    

Slack (MET) :             27.829ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.907ns (56.758%)  route 1.453ns (43.242%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.422    -0.505    ad9280_sample/CLK
    SLICE_X64Y63         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDCE (Prop_fdce_C_Q)         0.433    -0.072 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.677     0.605    ad9280_sample/wait_cnt[1]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.150 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.150    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.248 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.248    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.346 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.346    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.444 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.444    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.542 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.542    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.640 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.640    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.820 r  ad9280_sample/wait_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.776     2.596    ad9280_sample/wait_cnt0_carry__5_n_7
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.259     2.855 r  ad9280_sample/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.855    ad9280_sample/wait_cnt__0[25]
    SLICE_X65Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X65Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[25]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X65Y66         FDCE (Setup_fdce_C_D)        0.069    30.684    ad9280_sample/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                 27.829    

Slack (MET) :             27.848ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.694ns (20.981%)  route 2.614ns (79.019%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 30.299 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.418    -0.509    ad9280_sample/CLK
    SLICE_X65Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.379    -0.130 f  ad9280_sample/wait_cnt_reg[18]/Q
                         net (fo=2, routed)           0.920     0.790    ad9280_sample/wait_cnt[18]
    SLICE_X60Y64         LUT4 (Prop_lut4_I1_O)        0.105     0.895 r  ad9280_sample/FSM_onehot_state[2]_i_11/O
                         net (fo=1, routed)           0.791     1.686    ad9280_sample/FSM_onehot_state[2]_i_11_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.105     1.791 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.903     2.694    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X63Y65         LUT3 (Prop_lut3_I2_O)        0.105     2.799 r  ad9280_sample/wait_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.799    ad9280_sample/wait_cnt__0[16]
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.311    30.299    ad9280_sample/CLK
    SLICE_X63Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[16]/C
                         clock pessimism              0.418    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)        0.032    30.647    ad9280_sample/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         30.647    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 27.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ad9280_sample/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.051%)  route 0.064ns (21.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.557    ad9280_sample/CLK
    SLICE_X61Y66         FDPE                                         r  ad9280_sample/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDPE (Prop_fdpe_C_Q)         0.128    -0.429 r  ad9280_sample/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.064    -0.365    ad9280_sample/state__0[0]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.099    -0.266 r  ad9280_sample/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ad9280_sample/FSM_onehot_state[1]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.855    -0.796    ad9280_sample/CLK
    SLICE_X61Y66         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.239    -0.557    
    SLICE_X61Y66         FDCE (Hold_fdce_C_D)         0.092    -0.465    ad9280_sample/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ad9280_sample/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.784%)  route 0.065ns (22.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.587    -0.557    ad9280_sample/CLK
    SLICE_X61Y66         FDPE                                         r  ad9280_sample/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDPE (Prop_fdpe_C_Q)         0.128    -0.429 r  ad9280_sample/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.364    ad9280_sample/state__0[0]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.099    -0.265 r  ad9280_sample/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ad9280_sample/FSM_onehot_state[2]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.855    -0.796    ad9280_sample/CLK
    SLICE_X61Y66         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.239    -0.557    
    SLICE_X61Y66         FDCE (Hold_fdce_C_D)         0.091    -0.466    ad9280_sample/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.196%)  route 0.311ns (68.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[6]/Q
                         net (fo=8, routed)           0.311    -0.104    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.330    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.324%)  route 0.150ns (44.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[5]/Q
                         net (fo=9, routed)           0.150    -0.265    ad9280_sample/Q[5]
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  ad9280_sample/sample_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    ad9280_sample/sample_cnt__0[8]
    SLICE_X58Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.794    ad9280_sample/CLK
    SLICE_X58Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[8]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X58Y64         FDCE (Hold_fdce_C_D)         0.092    -0.449    ad9280_sample/sample_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.151%)  route 0.327ns (69.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[2]/Q
                         net (fo=7, routed)           0.327    -0.089    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.330    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.095%)  route 0.328ns (69.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[5]/Q
                         net (fo=9, routed)           0.328    -0.088    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.330    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.248    ad9280_sample/Q[0]
    SLICE_X59Y63         LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  ad9280_sample/sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    ad9280_sample/sample_cnt__0[1]
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.794    ad9280_sample/CLK
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[1]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X59Y63         FDCE (Hold_fdce_C_D)         0.107    -0.449    ad9280_sample/sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.422%)  route 0.488ns (77.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.559    -0.585    ad9280_sample/CLK
    SLICE_X55Y66         FDCE                                         r  ad9280_sample/adc_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  ad9280_sample/adc_data_d0_reg[1]/Q
                         net (fo=1, routed)           0.488     0.044    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.217    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.415 f  ad9280_sample/sample_cnt_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.248    ad9280_sample/Q[0]
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  ad9280_sample/sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    ad9280_sample/sample_cnt__0[0]
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.794    ad9280_sample/CLK
    SLICE_X59Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[0]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X59Y63         FDCE (Hold_fdce_C_D)         0.091    -0.465    ad9280_sample/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.720%)  route 0.450ns (73.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.587    ad9280_sample/CLK
    SLICE_X56Y70         FDCE                                         r  ad9280_sample/adc_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  ad9280_sample/adc_data_d0_reg[6]/Q
                         net (fo=1, routed)           0.450     0.027    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.236    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         31.250      29.080     RAMB18_X2Y26     wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         31.250      29.658     BUFGCTRL_X0Y0    adda_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         31.250      30.250     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y66     ad9280_sample/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y66     ad9280_sample/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X56Y66     ad9280_sample/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X56Y66     ad9280_sample/adc_data_d0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y71     ad9280_sample/adc_data_d0_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X59Y63     ad9280_sample/sample_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X59Y63     ad9280_sample/sample_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X59Y65     ad9280_sample/sample_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X64Y64     ad9280_sample/wait_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X64Y64     ad9280_sample/wait_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X64Y64     ad9280_sample/wait_cnt_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X61Y66     ad9280_sample/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y70     ad9280_sample/adc_data_d0_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y70     ad9280_sample/adc_data_d0_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y70     ad9280_sample/adc_data_d0_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y71     ad9280_sample/adc_data_d0_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X56Y71     ad9280_sample/adc_data_d0_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X59Y63     ad9280_sample/sample_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X59Y63     ad9280_sample/sample_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 2.792ns (57.529%)  route 2.061ns (42.471%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 12.619 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.829     2.522    wav_display/timing_gen_xy/doutb[5]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.627 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.627    wav_display/timing_gen_xy_n_6
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.084 f  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           1.232     4.317    wav_display/timing_gen_xy/CO[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.105     4.422 r  wav_display/timing_gen_xy/v_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.422    wav_display/p_0_in__0[15]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.306    12.619    wav_display/i_data_d1_reg[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[15]/C
                         clock pessimism              0.406    13.025    
                         clock uncertainty           -0.230    12.795    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.032    12.827    wav_display/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 2.802ns (57.617%)  route 2.061ns (42.383%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 12.619 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.829     2.522    wav_display/timing_gen_xy/doutb[5]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.627 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.627    wav_display/timing_gen_xy_n_6
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.084 r  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           1.232     4.317    wav_display/timing_gen_xy/CO[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.115     4.432 r  wav_display/timing_gen_xy/v_data[23]_i_1/O
                         net (fo=1, routed)           0.000     4.432    wav_display/p_0_in__0[23]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.306    12.619    wav_display/i_data_d1_reg[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[23]/C
                         clock pessimism              0.406    13.025    
                         clock uncertainty           -0.230    12.795    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.069    12.864    wav_display/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.792ns (59.963%)  route 1.864ns (40.037%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 12.619 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.829     2.522    wav_display/timing_gen_xy/doutb[5]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.627 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.627    wav_display/timing_gen_xy_n_6
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.084 f  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           1.035     4.120    wav_display/timing_gen_xy/CO[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.105     4.225 r  wav_display/timing_gen_xy/v_data[14]_i_1/O
                         net (fo=1, routed)           0.000     4.225    wav_display/p_0_in__0[14]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.306    12.619    wav_display/i_data_d1_reg[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[14]/C
                         clock pessimism              0.406    13.025    
                         clock uncertainty           -0.230    12.795    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.030    12.825    wav_display/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.618ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 2.813ns (60.143%)  route 1.864ns (39.857%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 12.619 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.829     2.522    wav_display/timing_gen_xy/doutb[5]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.627 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.627    wav_display/timing_gen_xy_n_6
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.084 r  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           1.035     4.120    wav_display/timing_gen_xy/CO[0]
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.126     4.246 r  wav_display/timing_gen_xy/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000     4.246    wav_display/p_0_in__0[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.306    12.619    wav_display/i_data_d1_reg[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[22]/C
                         clock pessimism              0.406    13.025    
                         clock uncertainty           -0.230    12.795    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)        0.069    12.864    wav_display/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  8.618    

Slack (MET) :             9.684ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.016ns (29.026%)  route 2.484ns (70.974%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 12.614 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.409    -0.411    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.398    -0.013 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.689     0.676    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X65Y70         LUT4 (Prop_lut4_I2_O)        0.232     0.908 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.933     1.840    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X61Y72         LUT3 (Prop_lut3_I1_O)        0.119     1.959 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.491     2.450    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.267     2.717 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.372     3.089    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X63Y73         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.301    12.614    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X63Y73         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.422    13.036    
                         clock uncertainty           -0.230    12.806    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)       -0.032    12.774    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  9.684    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.025ns (30.630%)  route 2.321ns (69.370%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 12.617 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.412    -0.408    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y69         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.398    -0.010 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.942     0.932    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in0_in
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.254     1.186 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.552     1.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.268     2.006 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.827     2.833    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.105     2.938 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.938    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1_n_0
    SLICE_X61Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.304    12.617    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X61Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.406    13.023    
                         clock uncertainty           -0.230    12.793    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)        0.032    12.825    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.896ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.025ns (30.578%)  route 2.327ns (69.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 12.618 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.412    -0.408    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y69         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.398    -0.010 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.942     0.932    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in0_in
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.254     1.186 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.552     1.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.268     2.006 f  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.833     2.839    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.105     2.944 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.944    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1_n_0
    SLICE_X62Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.305    12.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X62Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.422    13.040    
                         clock uncertainty           -0.230    12.810    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.030    12.840    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  9.896    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 grid_display/timing_gen_xy/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.875ns (26.968%)  route 2.370ns (73.032%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.420    -0.400    grid_display/timing_gen_xy/clk_out1
    SLICE_X63Y62         FDCE                                         r  grid_display/timing_gen_xy/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.021 f  grid_display/timing_gen_xy/y_cnt_reg[3]/Q
                         net (fo=5, routed)           0.789     0.768    grid_display/timing_gen_xy/pos_y[3]
    SLICE_X64Y62         LUT5 (Prop_lut5_I1_O)        0.105     0.873 f  grid_display/timing_gen_xy/i_data_d0_reg[23]_srl2_i_7/O
                         net (fo=3, routed)           0.415     1.289    grid_display/timing_gen_xy/i_data_d0_reg[23]_srl2_i_7_n_0
    SLICE_X65Y62         LUT5 (Prop_lut5_I4_O)        0.124     1.413 f  grid_display/timing_gen_xy/i_data_d0_reg[23]_srl2_i_4/O
                         net (fo=1, routed)           0.670     2.083    grid_display/timing_gen_xy/i_data_d0_reg[23]_srl2_i_4_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.267     2.350 r  grid_display/timing_gen_xy/i_data_d0_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.495     2.844    wav_display/timing_gen_xy/i_data_d1_reg[23]_0
    SLICE_X60Y64         SRL16E                                       r  wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    wav_display/timing_gen_xy/i_data_d1_reg[22]_0
    SLICE_X60Y64         SRL16E                                       r  wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.406    13.028    
                         clock uncertainty           -0.230    12.798    
    SLICE_X60Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    12.744    wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  9.899    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.016ns (30.485%)  route 2.317ns (69.515%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 12.613 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.409    -0.411    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.398    -0.013 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.689     0.676    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X65Y70         LUT4 (Prop_lut4_I2_O)        0.232     0.908 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.933     1.840    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X61Y72         LUT3 (Prop_lut3_I1_O)        0.119     1.959 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.695     2.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.267     2.922 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.922    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X64Y74         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.300    12.613    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y74         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.422    13.035    
                         clock uncertainty           -0.230    12.805    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.074    12.879    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.972ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.016ns (30.623%)  route 2.302ns (69.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 12.613 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.409    -0.411    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.398    -0.013 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.689     0.676    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X65Y70         LUT4 (Prop_lut4_I2_O)        0.232     0.908 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.933     1.840    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X61Y72         LUT3 (Prop_lut3_I1_O)        0.119     1.959 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.680     2.640    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.267     2.907 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.907    rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X64Y74         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.300    12.613    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y74         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.422    13.035    
                         clock uncertainty           -0.230    12.805    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.074    12.879    rgb2dvi/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  9.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 color_bar/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/timing_gen_xy/hs_d0_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.581    -0.527    color_bar/clk_out1
    SLICE_X59Y70         FDCE                                         r  color_bar/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  color_bar/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.098    -0.289    wav_display/timing_gen_xy/hs_reg_d0
    SLICE_X60Y71         SRL16E                                       r  wav_display/timing_gen_xy/hs_d0_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.848    -0.762    wav_display/timing_gen_xy/i_data_d1_reg[22]_0
    SLICE_X60Y71         SRL16E                                       r  wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
                         clock pessimism              0.248    -0.514    
    SLICE_X60Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.397    wav_display/timing_gen_xy/hs_d0_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.579    -0.529    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y73         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.333    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y73         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.846    -0.763    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y73         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.529    
    SLICE_X65Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.454    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            color_bar/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.661%)  route 0.095ns (40.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.581    -0.527    color_bar/clk_out1
    SLICE_X58Y70         FDCE                                         r  color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.095    -0.291    color_bar/hs_reg
    SLICE_X59Y70         FDCE                                         r  color_bar/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.849    -0.761    color_bar/clk_out1
    SLICE_X59Y70         FDCE                                         r  color_bar/hs_reg_d0_reg/C
                         clock pessimism              0.247    -0.514    
    SLICE_X59Y70         FDCE (Hold_fdce_C_D)         0.057    -0.457    color_bar/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.750%)  route 0.131ns (41.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.583    -0.525    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y69         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.254    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.853    -0.757    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121    -0.389    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.486%)  route 0.107ns (36.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.581    -0.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.107    -0.279    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X65Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X65Y71         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.850    -0.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y71         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X65Y71         FDSE (Hold_fdse_C_D)         0.092    -0.421    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 color_bar/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            grid_display/timing_gen_xy/de_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.582    -0.526    color_bar/clk_out1
    SLICE_X60Y69         FDCE                                         r  color_bar/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  color_bar/video_active_d0_reg/Q
                         net (fo=1, routed)           0.110    -0.252    grid_display/timing_gen_xy/video_active_d0
    SLICE_X61Y68         FDRE                                         r  grid_display/timing_gen_xy/de_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.851    -0.759    grid_display/timing_gen_xy/clk_out1
    SLICE_X61Y68         FDRE                                         r  grid_display/timing_gen_xy/de_d0_reg/C
                         clock pessimism              0.248    -0.511    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.070    -0.441    grid_display/timing_gen_xy/de_d0_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.866%)  route 0.110ns (37.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.582    -0.526    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.275    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.045    -0.230 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.230    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X65Y72         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.849    -0.761    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y72         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.247    -0.514    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.091    -0.423    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.128ns (17.423%)  route 0.607ns (82.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.579    -0.529    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y73         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.401 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.607     0.205    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y72         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.847    -0.763    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y72         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.268    -0.495    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     0.010    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 wav_display/v_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.227ns (64.277%)  route 0.126ns (35.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.583    -0.525    wav_display/i_data_d1_reg[22]
    SLICE_X61Y68         FDRE                                         r  wav_display/v_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  wav_display/v_data_reg[22]/Q
                         net (fo=8, routed)           0.126    -0.271    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.099    -0.172 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.853    -0.757    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.268    -0.489    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.120    -0.369    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 grid_display/grid_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            grid_display/grid_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.472%)  route 0.134ns (41.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.589    -0.519    grid_display/clk_out1
    SLICE_X63Y61         FDRE                                         r  grid_display/grid_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  grid_display/grid_x_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.244    grid_display/grid_x[1]
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.048    -0.196 r  grid_display/grid_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    grid_display/grid_x[4]_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  grid_display/grid_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.860    -0.750    grid_display/clk_out1
    SLICE_X62Y61         FDRE                                         r  grid_display/grid_x_reg[4]/C
                         clock pessimism              0.244    -0.506    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.107    -0.399    grid_display/grid_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { video_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.474      11.304     RAMB18_X2Y26     wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   video_pll/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y64     rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y63     rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y71     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y71     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     color_bar/v_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     color_bar/v_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     color_bar/v_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     color_bar/v_cnt_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y71     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y64     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y71     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X57Y69     color_bar/h_active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y69     color_bar/v_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y69     color_bar/v_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y68     color_bar/v_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y64  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y63  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.433ns (27.083%)  route 1.166ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[3]/Q
                         net (fo=7, routed)           1.166     1.181    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.426     9.164    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.427     9.590    
                         clock uncertainty           -0.085     9.505    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     9.015    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.433ns (27.083%)  route 1.166ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[3]/Q
                         net (fo=7, routed)           1.166     1.181    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.426     9.164    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.427     9.590    
                         clock uncertainty           -0.085     9.505    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     9.015    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.433ns (27.198%)  route 1.159ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.159     1.174    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490     9.010    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.433ns (27.198%)  route 1.159ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.159     1.174    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490     9.010    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.433ns (29.971%)  route 1.012ns (70.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[3]/Q
                         net (fo=7, routed)           1.012     1.027    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     9.010    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.433ns (29.971%)  route 1.012ns (70.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[3]/Q
                         net (fo=7, routed)           1.012     1.027    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     9.010    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.433ns (30.082%)  route 1.006ns (69.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.006     1.022    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.426     9.164    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.427     9.590    
                         clock uncertainty           -0.085     9.505    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     9.015    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.433ns (30.082%)  route 1.006ns (69.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.509    -0.418    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.433     0.015 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.006     1.022    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.426     9.164    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.427     9.590    
                         clock uncertainty           -0.085     9.505    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     9.015    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.433ns (31.355%)  route 0.948ns (68.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.510    -0.417    ad9708_clk_OBUF
    SLICE_X8Y130         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.433     0.016 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.948     0.964    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     9.010    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_adda_pll rise@10.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.433ns (31.355%)  route 0.948ns (68.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.510    -0.417    ad9708_clk_OBUF
    SLICE_X8Y130         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.433     0.016 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.948     0.964    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    12.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     6.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     7.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          1.421     9.159    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.427     9.585    
                         clock uncertainty           -0.085     9.500    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     9.010    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.370%)  route 0.182ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.161    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.945    -0.706    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.275    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.370%)  route 0.182ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.161    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.945    -0.706    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.458    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.275    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.152%)  route 0.225ns (57.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.638    -0.506    ad9708_clk_OBUF
    SLICE_X8Y130         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.225    -0.117    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.951    -0.700    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.452    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.269    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.638    -0.506    ad9708_clk_OBUF
    SLICE_X8Y130         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.232    -0.110    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.953    -0.698    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.450    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.267    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.599%)  route 0.240ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.240    -0.103    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.953    -0.698    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.450    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.267    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.742%)  route 0.239ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.239    -0.104    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.951    -0.700    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.452    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.269    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.399%)  route 0.252ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.252    -0.091    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.948    -0.703    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.455    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.272    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.399%)  route 0.252ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.252    -0.091    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.948    -0.703    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.455    
    RAMB18_X0Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.272    tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.824%)  route 0.281ns (63.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637    -0.507    ad9708_clk_OBUF
    SLICE_X8Y129         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  rom_addr_reg[0]/Q
                         net (fo=7, routed)           0.281    -0.061    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.953    -0.698    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.450    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.267    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.445%)  route 0.286ns (63.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.638    -0.506    ad9708_clk_OBUF
    SLICE_X8Y130         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.286    -0.056    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=16, routed)          0.953    -0.698    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.248    -0.450    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.267    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y50     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y50     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y51     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y51     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y52     saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y52     saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    adda_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y129     rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y129     rom_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y131     rom_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y130     rom_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129     rom_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { video_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   video_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    adda_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   video_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBOUT



