ABC-UC Berkley. 2013. A system for sequential synthesis and verification. http://www.eecs.berkeley. edu/âˆ¼alanmi/abc/.
Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]
Alam, M. A. 2003. A critical examination of the mechanics of dynamic NBTI for PMOSFETs. In Proceedings of the International Electronic Devices Meeting. 345--348.
Alam, M. A. and Mahapatra, S. 2005. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliabil. 45, 1, 71--81.
Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006a. Differentiating the roles of IR measurement and simulation for power and temperature-aware design. In Proceedings of the Custom Integrated Circuits Conference. 189--192.
Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006b. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference. 189--192.
David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Chanhee Oh , Rajendran Panda, Slope propagation in static timing analysis, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Shekhar Borkar, Electronics beyond nano-scale CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147115]
Chakravarthi, S., Krishnan, A. T., Reddy, V., Machala, C. F., and Krishnan, S. 2004. A comprehensive framework for predictive modeling of negative bias temperature instability. In Proceedings of the International Reliability Physics Symposium. 273--282.
Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003[doi>10.1109/ICCAD.2003.129]
Chen, G., Chuah, K. Y., Li, M. F., Chan, D. S., Ang, C. H., Zheng, J. Z., Jin, Y., and Kwong, D. L. 2003. Dynamic NBTI of PMOS transistors and its impact on device lifetime. In Proceedings of the International Reliability Physics Symposium. 196--202.
Chen, H. C. and Du, D. H.-C. 1993. Path sensitization in critical path problem. In Proceedings of the IEEE International Conference on Computer Aided Design (Digest of Technical Papers).
Byungwoo Choi , D. M. H. Walker, Timing Analysis of Combinational Circuits Including Capacitive Coupling and Statistical Process Variation, Proceedings of the 18th IEEE VLSI Test Symposium, p.49, April 30-May 04, 2000
Srinivas Devadas , Horng-Fei Jyu , Kurt Keutzer , Sharad Malik, Statistical Timing Analysis of Combinational Circuits, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.38-43, October 11-14, 1992
Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th Design Automation Conference, p.594-604, January 1982
Jha, N. K. and Rao, V. R. 2005. A new oxide trap-assisted NBTI degradation model. IEEE Electron. Dev. Lett. 26, 9, 687--689.
Norman P. Jouppi, Timing analysis for nMOS VLSI, Proceedings of the 20th Design Automation Conference, p.411-418, June 27-29, 1983, Miami Beach, Florida, USA
Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the VLSI Technical Symposium. 73--74.
Krishnan, A. T., Chancellor, C., Chakravarthi, S., Nicollian, P. E., Reddy, V., and Varghese, A. 2005. Material dependence of hydrogen diffusion: Implication for NBTI degradation. In Proceedings of the International Electronic Devices Meeting. 688--691.
Yuji Kukimoto , Robert K. Brayton, Hierarchical functional timing analysis, Proceedings of the 35th annual Design Automation Conference, p.580-585, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277197]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996665]
Li, C. and Messerschmitt, D. G. 1992. Statistical analysis of timing rules for high-speed synchronous interconnects. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 37--40.
Li, S., Ahn, J. H., Strong, R. D., Brockman, J. B., Tullsen, D. M., and Jouppi, N. P. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. ACM Trans. Archit. Code Optim. 10, 1, 469--480.
Xin Li , Jiayong Le , Mustafa Celik , L. T. Pileggi, Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.844-851, November 06-10, 2005, San Jose, CA
Rung-Bin Lin , Meng-Chiou Wu, A New Statistical Approach to Timing Analysis of VLSI Circuits, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.507, January 04-07, 1998
Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379043]
Nassif, S. R. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the Custom Integrated Circuits Conference. 223--228.
Opensparc T1. 2013. http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609. html.
Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514059]
Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron. Dev. Lett. 26, 8, 560--562.
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Puchner, J. and Hinh, L. 2004. NBTI reliability analysis for a 90nm CMOS technology. In Proceedings of the European Solid-State Device Research Conference. 257--260.
Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004
Schroder, D. K. and Babcock, J. A. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1, 1--18.
Shuji Tsukiyama , Masakazu Tanaka , Masahiro Fukui, A statistical static timing analysis considering correlations between delays, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.353-358, January 2001, Yokohama, Japan[doi>10.1145/370155.370390]
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Chandu Visweswariah , Andrew R. Conn, Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.244-252, November 07-11, 1999, San Jose, California, USA
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]
Wang, W., Reddy, V., Krishnan, A. T., Vattikonda, R., Krishnan, S., and Cao, Y. 2007a. An integrated modeling paradigm of circuit reliability for 65nm CMOS technology. In Proceedings of the Custom Integrated Circuits Conference. 511--514.
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Jinjun Xiong , Vladimir Zolotov , Natesan Venkateswaran , Chandu Visweswariah, Criticality computation in parameterized statistical timing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146929]
S. H. Yen , D. H. Du , S. Ghanta, Efficient algorithms for extracting the K most critical paths in timing analysis, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.649-654, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74497]
Yaping Zhan , A. J. Strojwas , M. Sharma , D. Newmark, Statistical critical path analysis considering correlations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.699-704, November 06-10, 2005, San Jose, CA
Zhao, W. and Cao, Y. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816--2823.
